
OPTIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f924  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800fac4  0800fac4  00010ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010030  08010030  000125bc  2**0
                  CONTENTS
  4 .ARM          00000008  08010030  08010030  00011030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010038  08010038  000125bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010038  08010038  00011038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801003c  0801003c  0001103c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005bc  20000000  08010040  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd4  200005bc  080105fc  000125bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001390  080105fc  00013390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000125bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e64d  00000000  00000000  000125ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc0  00000000  00000000  00030c39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a70  00000000  00000000  00035c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000144d  00000000  00000000  00037670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c0dc  00000000  00000000  00038abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023df5  00000000  00000000  00054b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d22f  00000000  00000000  0007898e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115bbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007470  00000000  00000000  00115c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0011d070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005bc 	.word	0x200005bc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800faac 	.word	0x0800faac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005c0 	.word	0x200005c0
 80001dc:	0800faac 	.word	0x0800faac

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <etx_ota_download_and_flash>:
  * @brief Download the application from UART and flash it.
  * @param None
  * @retval ETX_OTA_EX_
  */
ETX_OTA_EX_ etx_ota_download_and_flash( void )
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  ETX_OTA_EX_ ret  = ETX_OTA_EX_OK;
 8000576:	2300      	movs	r3, #0
 8000578:	71fb      	strb	r3, [r7, #7]
  uint16_t    len;

  printf("Waiting for the OTA data...\r\n");
 800057a:	481f      	ldr	r0, [pc, #124]	@ (80005f8 <etx_ota_download_and_flash+0x88>)
 800057c:	f00e fc8e 	bl	800ee9c <puts>

  /* Reset the variables */
  ota_fw_total_size    = 0u;
 8000580:	4b1e      	ldr	r3, [pc, #120]	@ (80005fc <etx_ota_download_and_flash+0x8c>)
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
  ota_fw_received_size = 0u;
 8000586:	4b1e      	ldr	r3, [pc, #120]	@ (8000600 <etx_ota_download_and_flash+0x90>)
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
  ota_fw_crc           = 0u;
 800058c:	4b1d      	ldr	r3, [pc, #116]	@ (8000604 <etx_ota_download_and_flash+0x94>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
  ota_state            = ETX_OTA_STATE_START;
 8000592:	4b1d      	ldr	r3, [pc, #116]	@ (8000608 <etx_ota_download_and_flash+0x98>)
 8000594:	2201      	movs	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]

  do
  {
    //clear the buffer
    memset( Rx_Buffer, 0, ETX_OTA_PACKET_MAX_SIZE );
 8000598:	f240 4209 	movw	r2, #1033	@ 0x409
 800059c:	2100      	movs	r1, #0
 800059e:	481b      	ldr	r0, [pc, #108]	@ (800060c <etx_ota_download_and_flash+0x9c>)
 80005a0:	f00e fc94 	bl	800eecc <memset>

    len = etx_receive_chunk( Rx_Buffer, ETX_OTA_PACKET_MAX_SIZE );
 80005a4:	f240 4109 	movw	r1, #1033	@ 0x409
 80005a8:	4818      	ldr	r0, [pc, #96]	@ (800060c <etx_ota_download_and_flash+0x9c>)
 80005aa:	f000 f905 	bl	80007b8 <etx_receive_chunk>
 80005ae:	4603      	mov	r3, r0
 80005b0:	80bb      	strh	r3, [r7, #4]

    if( len != 0u )
 80005b2:	88bb      	ldrh	r3, [r7, #4]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d007      	beq.n	80005c8 <etx_ota_download_and_flash+0x58>
    {
      ret = etx_process_data( Rx_Buffer, len );
 80005b8:	88bb      	ldrh	r3, [r7, #4]
 80005ba:	4619      	mov	r1, r3
 80005bc:	4813      	ldr	r0, [pc, #76]	@ (800060c <etx_ota_download_and_flash+0x9c>)
 80005be:	f000 f829 	bl	8000614 <etx_process_data>
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
 80005c6:	e001      	b.n	80005cc <etx_ota_download_and_flash+0x5c>
    }
    else
    {
      //didn't received data. break.
      ret = ETX_OTA_EX_ERR;
 80005c8:	2301      	movs	r3, #1
 80005ca:	71fb      	strb	r3, [r7, #7]
    }

    //Send ACK or NACK
    if( ret != ETX_OTA_EX_OK )
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d006      	beq.n	80005e0 <etx_ota_download_and_flash+0x70>
    {
      printf("Sending NACK\r\n");
 80005d2:	480f      	ldr	r0, [pc, #60]	@ (8000610 <etx_ota_download_and_flash+0xa0>)
 80005d4:	f00e fc62 	bl	800ee9c <puts>
      etx_ota_send_resp( ETX_OTA_NACK );
 80005d8:	2001      	movs	r0, #1
 80005da:	f000 f9a9 	bl	8000930 <etx_ota_send_resp>
      break;
 80005de:	e006      	b.n	80005ee <etx_ota_download_and_flash+0x7e>
    }
    else
    {
      //printf("Sending ACK\r\n");
      etx_ota_send_resp( ETX_OTA_ACK );
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 f9a5 	bl	8000930 <etx_ota_send_resp>
    }

  }while( ota_state != ETX_OTA_STATE_IDLE );
 80005e6:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <etx_ota_download_and_flash+0x98>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d1d4      	bne.n	8000598 <etx_ota_download_and_flash+0x28>

  return ret;
 80005ee:	79fb      	ldrb	r3, [r7, #7]
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	0800fac4 	.word	0x0800fac4
 80005fc:	200009e4 	.word	0x200009e4
 8000600:	200009ec 	.word	0x200009ec
 8000604:	200009e8 	.word	0x200009e8
 8000608:	200009e1 	.word	0x200009e1
 800060c:	200005d8 	.word	0x200005d8
 8000610:	0800fae4 	.word	0x0800fae4

08000614 <etx_process_data>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval ETX_OTA_EX_
  */
static ETX_OTA_EX_ etx_process_data( uint8_t *buf, uint16_t len )
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
  ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8000620:	2301      	movs	r3, #1
 8000622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do
  {
    if( ( buf == NULL ) || ( len == 0u) )
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b00      	cmp	r3, #0
 800062a:	f000 80ad 	beq.w	8000788 <etx_process_data+0x174>
 800062e:	887b      	ldrh	r3, [r7, #2]
 8000630:	2b00      	cmp	r3, #0
 8000632:	f000 80a9 	beq.w	8000788 <etx_process_data+0x174>
    {
      break;
    }

    //Check we received OTA Abort command
    ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	623b      	str	r3, [r7, #32]
    if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 800063a:	6a3b      	ldr	r3, [r7, #32]
 800063c:	785b      	ldrb	r3, [r3, #1]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d104      	bne.n	800064c <etx_process_data+0x38>
    {
      if( cmd->cmd == ETX_OTA_CMD_ABORT )
 8000642:	6a3b      	ldr	r3, [r7, #32]
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	2b02      	cmp	r3, #2
 8000648:	f000 8095 	beq.w	8000776 <etx_process_data+0x162>
        //received OTA Abort command. Stop the process
        break;
      }
    }

    switch( ota_state )
 800064c:	4b51      	ldr	r3, [pc, #324]	@ (8000794 <etx_process_data+0x180>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b04      	cmp	r3, #4
 8000652:	f200 808c 	bhi.w	800076e <etx_process_data+0x15a>
 8000656:	a201      	add	r2, pc, #4	@ (adr r2, 800065c <etx_process_data+0x48>)
 8000658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065c:	08000671 	.word	0x08000671
 8000660:	0800067f 	.word	0x0800067f
 8000664:	080006a7 	.word	0x080006a7
 8000668:	080006dd 	.word	0x080006dd
 800066c:	08000747 	.word	0x08000747
    {
      case ETX_OTA_STATE_IDLE:
      {
        printf("ETX_OTA_STATE_IDLE...\r\n");
 8000670:	4849      	ldr	r0, [pc, #292]	@ (8000798 <etx_process_data+0x184>)
 8000672:	f00e fc13 	bl	800ee9c <puts>
        ret = ETX_OTA_EX_OK;
 8000676:	2300      	movs	r3, #0
 8000678:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 800067c:	e084      	b.n	8000788 <etx_process_data+0x174>

      case ETX_OTA_STATE_START:
      {
        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	60fb      	str	r3, [r7, #12]

        if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	785b      	ldrb	r3, [r3, #1]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d177      	bne.n	800077a <etx_process_data+0x166>
        {
          if( cmd->cmd == ETX_OTA_CMD_START )
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d173      	bne.n	800077a <etx_process_data+0x166>
          {
            printf("Received OTA START Command\r\n");
 8000692:	4842      	ldr	r0, [pc, #264]	@ (800079c <etx_process_data+0x188>)
 8000694:	f00e fc02 	bl	800ee9c <puts>
            ota_state = ETX_OTA_STATE_HEADER;
 8000698:	4b3e      	ldr	r3, [pc, #248]	@ (8000794 <etx_process_data+0x180>)
 800069a:	2202      	movs	r2, #2
 800069c:	701a      	strb	r2, [r3, #0]
            ret = ETX_OTA_EX_OK;
 800069e:	2300      	movs	r3, #0
 80006a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }
      }
      break;
 80006a4:	e069      	b.n	800077a <etx_process_data+0x166>

      case ETX_OTA_STATE_HEADER:
      {
        ETX_OTA_HEADER_ *header = (ETX_OTA_HEADER_*)buf;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	613b      	str	r3, [r7, #16]
        if( header->packet_type == ETX_OTA_PACKET_TYPE_HEADER )
 80006aa:	693b      	ldr	r3, [r7, #16]
 80006ac:	785b      	ldrb	r3, [r3, #1]
 80006ae:	2b02      	cmp	r3, #2
 80006b0:	d165      	bne.n	800077e <etx_process_data+0x16a>
        {
          ota_fw_total_size = header->meta_data.package_size;
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	4a3a      	ldr	r2, [pc, #232]	@ (80007a0 <etx_process_data+0x18c>)
 80006b8:	6013      	str	r3, [r2, #0]
          ota_fw_crc        = header->meta_data.package_crc;
 80006ba:	693b      	ldr	r3, [r7, #16]
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	4a39      	ldr	r2, [pc, #228]	@ (80007a4 <etx_process_data+0x190>)
 80006c0:	6013      	str	r3, [r2, #0]
          printf("Received OTA Header. FW Size = %ld\r\n", ota_fw_total_size);
 80006c2:	4b37      	ldr	r3, [pc, #220]	@ (80007a0 <etx_process_data+0x18c>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4619      	mov	r1, r3
 80006c8:	4837      	ldr	r0, [pc, #220]	@ (80007a8 <etx_process_data+0x194>)
 80006ca:	f00e fb77 	bl	800edbc <iprintf>
          ota_state = ETX_OTA_STATE_DATA;
 80006ce:	4b31      	ldr	r3, [pc, #196]	@ (8000794 <etx_process_data+0x180>)
 80006d0:	2203      	movs	r2, #3
 80006d2:	701a      	strb	r2, [r3, #0]
          ret = ETX_OTA_EX_OK;
 80006d4:	2300      	movs	r3, #0
 80006d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
      }
      break;
 80006da:	e050      	b.n	800077e <etx_process_data+0x16a>

      case ETX_OTA_STATE_DATA:
      {
        ETX_OTA_DATA_     *data     = (ETX_OTA_DATA_*)buf;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	61bb      	str	r3, [r7, #24]
        uint16_t          data_len = data->data_len;
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	789a      	ldrb	r2, [r3, #2]
 80006e4:	78db      	ldrb	r3, [r3, #3]
 80006e6:	021b      	lsls	r3, r3, #8
 80006e8:	4313      	orrs	r3, r2
 80006ea:	82fb      	strh	r3, [r7, #22]
        HAL_StatusTypeDef ex;

        if( data->packet_type == ETX_OTA_PACKET_TYPE_DATA )
 80006ec:	69bb      	ldr	r3, [r7, #24]
 80006ee:	785b      	ldrb	r3, [r3, #1]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d146      	bne.n	8000782 <etx_process_data+0x16e>
        {
          /* write the chunk to the Flash (App location) */
          ex = write_data_to_flash_app( buf+4, data_len, ( ota_fw_received_size == 0) );
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	1d18      	adds	r0, r3, #4
 80006f8:	4b2c      	ldr	r3, [pc, #176]	@ (80007ac <etx_process_data+0x198>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	bf0c      	ite	eq
 8000700:	2301      	moveq	r3, #1
 8000702:	2300      	movne	r3, #0
 8000704:	b2da      	uxtb	r2, r3
 8000706:	8afb      	ldrh	r3, [r7, #22]
 8000708:	4619      	mov	r1, r3
 800070a:	f000 f937 	bl	800097c <write_data_to_flash_app>
 800070e:	4603      	mov	r3, r0
 8000710:	757b      	strb	r3, [r7, #21]

          if( ex == HAL_OK )
 8000712:	7d7b      	ldrb	r3, [r7, #21]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d134      	bne.n	8000782 <etx_process_data+0x16e>
          {
            printf("[%ld/%ld]\r\n", ota_fw_received_size/ETX_OTA_DATA_MAX_SIZE, ota_fw_total_size/ETX_OTA_DATA_MAX_SIZE);
 8000718:	4b24      	ldr	r3, [pc, #144]	@ (80007ac <etx_process_data+0x198>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	0a99      	lsrs	r1, r3, #10
 800071e:	4b20      	ldr	r3, [pc, #128]	@ (80007a0 <etx_process_data+0x18c>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	0a9b      	lsrs	r3, r3, #10
 8000724:	461a      	mov	r2, r3
 8000726:	4822      	ldr	r0, [pc, #136]	@ (80007b0 <etx_process_data+0x19c>)
 8000728:	f00e fb48 	bl	800edbc <iprintf>
            if( ota_fw_received_size >= ota_fw_total_size )
 800072c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <etx_process_data+0x198>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <etx_process_data+0x18c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	429a      	cmp	r2, r3
 8000736:	d302      	bcc.n	800073e <etx_process_data+0x12a>
            {
              //received the full data. So, move to end
              ota_state = ETX_OTA_STATE_END;
 8000738:	4b16      	ldr	r3, [pc, #88]	@ (8000794 <etx_process_data+0x180>)
 800073a:	2204      	movs	r2, #4
 800073c:	701a      	strb	r2, [r3, #0]
            }
            ret = ETX_OTA_EX_OK;
 800073e:	2300      	movs	r3, #0
 8000740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }
      }
      break;
 8000744:	e01d      	b.n	8000782 <etx_process_data+0x16e>

      case ETX_OTA_STATE_END:
      {

        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	61fb      	str	r3, [r7, #28]

        if( cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD )
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	785b      	ldrb	r3, [r3, #1]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d119      	bne.n	8000786 <etx_process_data+0x172>
        {
          if( cmd->cmd == ETX_OTA_CMD_END )
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	791b      	ldrb	r3, [r3, #4]
 8000756:	2b01      	cmp	r3, #1
 8000758:	d115      	bne.n	8000786 <etx_process_data+0x172>
          {
            printf("Received OTA END Command\r\n");
 800075a:	4816      	ldr	r0, [pc, #88]	@ (80007b4 <etx_process_data+0x1a0>)
 800075c:	f00e fb9e 	bl	800ee9c <puts>

            //TODO: Very full package CRC

            ota_state = ETX_OTA_STATE_IDLE;
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <etx_process_data+0x180>)
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
            ret = ETX_OTA_EX_OK;
 8000766:	2300      	movs	r3, #0
 8000768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          }
        }
      }
      break;
 800076c:	e00b      	b.n	8000786 <etx_process_data+0x172>

      default:
      {
        /* Should not come here */
        ret = ETX_OTA_EX_ERR;
 800076e:	2301      	movs	r3, #1
 8000770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8000774:	e008      	b.n	8000788 <etx_process_data+0x174>
        break;
 8000776:	bf00      	nop
 8000778:	e006      	b.n	8000788 <etx_process_data+0x174>
      break;
 800077a:	bf00      	nop
 800077c:	e004      	b.n	8000788 <etx_process_data+0x174>
      break;
 800077e:	bf00      	nop
 8000780:	e002      	b.n	8000788 <etx_process_data+0x174>
      break;
 8000782:	bf00      	nop
 8000784:	e000      	b.n	8000788 <etx_process_data+0x174>
      break;
 8000786:	bf00      	nop
    };
  }while( false );

  return ret;
 8000788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800078c:	4618      	mov	r0, r3
 800078e:	3728      	adds	r7, #40	@ 0x28
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200009e1 	.word	0x200009e1
 8000798:	0800faf4 	.word	0x0800faf4
 800079c:	0800fb0c 	.word	0x0800fb0c
 80007a0:	200009e4 	.word	0x200009e4
 80007a4:	200009e8 	.word	0x200009e8
 80007a8:	0800fb28 	.word	0x0800fb28
 80007ac:	200009ec 	.word	0x200009ec
 80007b0:	0800fb50 	.word	0x0800fb50
 80007b4:	0800fb5c 	.word	0x0800fb5c

080007b8 <etx_receive_chunk>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval ETX_OTA_EX_
  */
static uint16_t etx_receive_chunk( uint8_t *buf, uint16_t max_len )
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	807b      	strh	r3, [r7, #2]
  int16_t  ret;
  uint16_t index     = 0u;
 80007c4:	2300      	movs	r3, #0
 80007c6:	81bb      	strh	r3, [r7, #12]
  uint16_t data_len;

  do
  {
    //receive SOF byte (1byte)
    ret = HAL_UART_Receive( &huart2, &buf[index], 1, HAL_MAX_DELAY );
 80007c8:	89bb      	ldrh	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	18d1      	adds	r1, r2, r3
 80007ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007d2:	2201      	movs	r2, #1
 80007d4:	4854      	ldr	r0, [pc, #336]	@ (8000928 <etx_receive_chunk+0x170>)
 80007d6:	f00d f98a 	bl	800daee <HAL_UART_Receive>
 80007da:	4603      	mov	r3, r0
 80007dc:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 80007de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d17f      	bne.n	80008e6 <etx_receive_chunk+0x12e>
    {
      break;
    }

    if( buf[index++] != ETX_OTA_SOF )
 80007e6:	89bb      	ldrh	r3, [r7, #12]
 80007e8:	1c5a      	adds	r2, r3, #1
 80007ea:	81ba      	strh	r2, [r7, #12]
 80007ec:	461a      	mov	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2baa      	cmp	r3, #170	@ 0xaa
 80007f6:	d002      	beq.n	80007fe <etx_receive_chunk+0x46>
    {
      //Not received start of frame
      ret = ETX_OTA_EX_ERR;
 80007f8:	2301      	movs	r3, #1
 80007fa:	81fb      	strh	r3, [r7, #14]
      break;
 80007fc:	e07c      	b.n	80008f8 <etx_receive_chunk+0x140>
    }

    //Receive the packet type (1byte).
    ret = HAL_UART_Receive( &huart2, &buf[index++], 1, HAL_MAX_DELAY );
 80007fe:	89bb      	ldrh	r3, [r7, #12]
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	81ba      	strh	r2, [r7, #12]
 8000804:	461a      	mov	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	1899      	adds	r1, r3, r2
 800080a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800080e:	2201      	movs	r2, #1
 8000810:	4845      	ldr	r0, [pc, #276]	@ (8000928 <etx_receive_chunk+0x170>)
 8000812:	f00d f96c 	bl	800daee <HAL_UART_Receive>
 8000816:	4603      	mov	r3, r0
 8000818:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 800081a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d163      	bne.n	80008ea <etx_receive_chunk+0x132>
    {
      break;
    }

    //Get the data length (2bytes).
    ret = HAL_UART_Receive( &huart2, &buf[index], 2, HAL_MAX_DELAY );
 8000822:	89bb      	ldrh	r3, [r7, #12]
 8000824:	687a      	ldr	r2, [r7, #4]
 8000826:	18d1      	adds	r1, r2, r3
 8000828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800082c:	2202      	movs	r2, #2
 800082e:	483e      	ldr	r0, [pc, #248]	@ (8000928 <etx_receive_chunk+0x170>)
 8000830:	f00d f95d 	bl	800daee <HAL_UART_Receive>
 8000834:	4603      	mov	r3, r0
 8000836:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 8000838:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d156      	bne.n	80008ee <etx_receive_chunk+0x136>
    {
      break;
    }
    data_len = *(uint16_t *)&buf[index];
 8000840:	89bb      	ldrh	r3, [r7, #12]
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	4413      	add	r3, r2
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	813b      	strh	r3, [r7, #8]
    index += 2u;
 800084a:	89bb      	ldrh	r3, [r7, #12]
 800084c:	3302      	adds	r3, #2
 800084e:	81bb      	strh	r3, [r7, #12]

    for( uint16_t i = 0u; i < data_len; i++ )
 8000850:	2300      	movs	r3, #0
 8000852:	817b      	strh	r3, [r7, #10]
 8000854:	e014      	b.n	8000880 <etx_receive_chunk+0xc8>
    {
      ret = HAL_UART_Receive( &huart2, &buf[index++], 1, HAL_MAX_DELAY );
 8000856:	89bb      	ldrh	r3, [r7, #12]
 8000858:	1c5a      	adds	r2, r3, #1
 800085a:	81ba      	strh	r2, [r7, #12]
 800085c:	461a      	mov	r2, r3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	1899      	adds	r1, r3, r2
 8000862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000866:	2201      	movs	r2, #1
 8000868:	482f      	ldr	r0, [pc, #188]	@ (8000928 <etx_receive_chunk+0x170>)
 800086a:	f00d f940 	bl	800daee <HAL_UART_Receive>
 800086e:	4603      	mov	r3, r0
 8000870:	81fb      	strh	r3, [r7, #14]
      if( ret != HAL_OK )
 8000872:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d107      	bne.n	800088a <etx_receive_chunk+0xd2>
    for( uint16_t i = 0u; i < data_len; i++ )
 800087a:	897b      	ldrh	r3, [r7, #10]
 800087c:	3301      	adds	r3, #1
 800087e:	817b      	strh	r3, [r7, #10]
 8000880:	897a      	ldrh	r2, [r7, #10]
 8000882:	893b      	ldrh	r3, [r7, #8]
 8000884:	429a      	cmp	r2, r3
 8000886:	d3e6      	bcc.n	8000856 <etx_receive_chunk+0x9e>
 8000888:	e000      	b.n	800088c <etx_receive_chunk+0xd4>
      {
        break;
 800088a:	bf00      	nop
      }
    }

    //Get the CRC.
    ret = HAL_UART_Receive( &huart2, &buf[index], 4, HAL_MAX_DELAY );
 800088c:	89bb      	ldrh	r3, [r7, #12]
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	18d1      	adds	r1, r2, r3
 8000892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000896:	2204      	movs	r2, #4
 8000898:	4823      	ldr	r0, [pc, #140]	@ (8000928 <etx_receive_chunk+0x170>)
 800089a:	f00d f928 	bl	800daee <HAL_UART_Receive>
 800089e:	4603      	mov	r3, r0
 80008a0:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 80008a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d123      	bne.n	80008f2 <etx_receive_chunk+0x13a>
    {
      break;
    }
    index += 4u;
 80008aa:	89bb      	ldrh	r3, [r7, #12]
 80008ac:	3304      	adds	r3, #4
 80008ae:	81bb      	strh	r3, [r7, #12]

    //TODO: Add CRC verification

    //receive EOF byte (1byte)
    ret = HAL_UART_Receive( &huart2, &buf[index], 1, HAL_MAX_DELAY );
 80008b0:	89bb      	ldrh	r3, [r7, #12]
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	18d1      	adds	r1, r2, r3
 80008b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008ba:	2201      	movs	r2, #1
 80008bc:	481a      	ldr	r0, [pc, #104]	@ (8000928 <etx_receive_chunk+0x170>)
 80008be:	f00d f916 	bl	800daee <HAL_UART_Receive>
 80008c2:	4603      	mov	r3, r0
 80008c4:	81fb      	strh	r3, [r7, #14]
    if( ret != HAL_OK )
 80008c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d113      	bne.n	80008f6 <etx_receive_chunk+0x13e>
    {
      break;
    }

    if( buf[index++] != ETX_OTA_EOF )
 80008ce:	89bb      	ldrh	r3, [r7, #12]
 80008d0:	1c5a      	adds	r2, r3, #1
 80008d2:	81ba      	strh	r2, [r7, #12]
 80008d4:	461a      	mov	r2, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2bbb      	cmp	r3, #187	@ 0xbb
 80008de:	d00b      	beq.n	80008f8 <etx_receive_chunk+0x140>
    {
      //Not received end of frame
      ret = ETX_OTA_EX_ERR;
 80008e0:	2301      	movs	r3, #1
 80008e2:	81fb      	strh	r3, [r7, #14]
      break;
 80008e4:	e008      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008e6:	bf00      	nop
 80008e8:	e006      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008ea:	bf00      	nop
 80008ec:	e004      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008ee:	bf00      	nop
 80008f0:	e002      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008f2:	bf00      	nop
 80008f4:	e000      	b.n	80008f8 <etx_receive_chunk+0x140>
      break;
 80008f6:	bf00      	nop
    }

  }while( false );

  if( ret != HAL_OK )
 80008f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <etx_receive_chunk+0x14c>
  {
    //clear the index if error
    index = 0u;
 8000900:	2300      	movs	r3, #0
 8000902:	81bb      	strh	r3, [r7, #12]
  }

  if( max_len < index )
 8000904:	887a      	ldrh	r2, [r7, #2]
 8000906:	89bb      	ldrh	r3, [r7, #12]
 8000908:	429a      	cmp	r2, r3
 800090a:	d207      	bcs.n	800091c <etx_receive_chunk+0x164>
  {
    printf("Received more data than expected. Expected = %d, Received = %d\r\n",
 800090c:	887b      	ldrh	r3, [r7, #2]
 800090e:	89ba      	ldrh	r2, [r7, #12]
 8000910:	4619      	mov	r1, r3
 8000912:	4806      	ldr	r0, [pc, #24]	@ (800092c <etx_receive_chunk+0x174>)
 8000914:	f00e fa52 	bl	800edbc <iprintf>
                                                              max_len, index );
    index = 0u;
 8000918:	2300      	movs	r3, #0
 800091a:	81bb      	strh	r3, [r7, #12]
  }

  return index;
 800091c:	89bb      	ldrh	r3, [r7, #12]
}
 800091e:	4618      	mov	r0, r3
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000acc 	.word	0x20000acc
 800092c:	0800fb78 	.word	0x0800fb78

08000930 <etx_ota_send_resp>:
  * @brief Send the response.
  * @param type ACK or NACK
  * @retval none
  */
static void etx_ota_send_resp( uint8_t type )
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	71fb      	strb	r3, [r7, #7]
  ETX_OTA_RESP_ rsp =
 800093a:	23aa      	movs	r3, #170	@ 0xaa
 800093c:	733b      	strb	r3, [r7, #12]
 800093e:	2303      	movs	r3, #3
 8000940:	737b      	strb	r3, [r7, #13]
 8000942:	2301      	movs	r3, #1
 8000944:	81fb      	strh	r3, [r7, #14]
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	743b      	strb	r3, [r7, #16]
 800094a:	2300      	movs	r3, #0
 800094c:	747b      	strb	r3, [r7, #17]
 800094e:	2300      	movs	r3, #0
 8000950:	74bb      	strb	r3, [r7, #18]
 8000952:	2300      	movs	r3, #0
 8000954:	74fb      	strb	r3, [r7, #19]
 8000956:	2300      	movs	r3, #0
 8000958:	753b      	strb	r3, [r7, #20]
 800095a:	23bb      	movs	r3, #187	@ 0xbb
 800095c:	757b      	strb	r3, [r7, #21]
    .crc         = 0u,                //TODO: Add CRC
    .eof         = ETX_OTA_EOF
  };

  //send response
  HAL_UART_Transmit(&huart2, (uint8_t *)&rsp, sizeof(ETX_OTA_RESP_), HAL_MAX_DELAY);
 800095e:	f107 010c 	add.w	r1, r7, #12
 8000962:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000966:	220a      	movs	r2, #10
 8000968:	4803      	ldr	r0, [pc, #12]	@ (8000978 <etx_ota_send_resp+0x48>)
 800096a:	f00d f835 	bl	800d9d8 <HAL_UART_Transmit>
}
 800096e:	bf00      	nop
 8000970:	3718      	adds	r7, #24
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000acc 	.word	0x20000acc

0800097c <write_data_to_flash_app>:
  * @is_first_block true - if this is first block, false - not first block
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef write_data_to_flash_app( uint8_t *data,
                                        uint16_t data_len, bool is_first_block )
{
 800097c:	b5b0      	push	{r4, r5, r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	460b      	mov	r3, r1
 8000986:	807b      	strh	r3, [r7, #2]
 8000988:	4613      	mov	r3, r2
 800098a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret;

  do
  {
    ret = HAL_FLASH_Unlock();
 800098c:	f008 fba6 	bl	80090dc <HAL_FLASH_Unlock>
 8000990:	4603      	mov	r3, r0
 8000992:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000996:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800099a:	2b00      	cmp	r3, #0
 800099c:	d157      	bne.n	8000a4e <write_data_to_flash_app+0xd2>
    {
      break;
    }

    //No need to erase every time. Erase only the first time.
    if( is_first_block )
 800099e:	787b      	ldrb	r3, [r7, #1]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d019      	beq.n	80009d8 <write_data_to_flash_app+0x5c>
    {

      printf("Erasing the Flash memory...\r\n");
 80009a4:	482f      	ldr	r0, [pc, #188]	@ (8000a64 <write_data_to_flash_app+0xe8>)
 80009a6:	f00e fa79 	bl	800ee9c <puts>
      //Erase the Flash
      FLASH_EraseInitTypeDef EraseInitStruct;
      uint32_t SectorError;

      EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
      EraseInitStruct.Sector        = FLASH_SECTOR_5;
 80009ae:	2305      	movs	r3, #5
 80009b0:	617b      	str	r3, [r7, #20]
      EraseInitStruct.NbSectors     = 2;                    //erase 2 sectors(5,6)
 80009b2:	2302      	movs	r3, #2
 80009b4:	61bb      	str	r3, [r7, #24]
      EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 80009b6:	2302      	movs	r3, #2
 80009b8:	61fb      	str	r3, [r7, #28]

      ret = HAL_FLASHEx_Erase( &EraseInitStruct, &SectorError );
 80009ba:	f107 0208 	add.w	r2, r7, #8
 80009be:	f107 030c 	add.w	r3, r7, #12
 80009c2:	4611      	mov	r1, r2
 80009c4:	4618      	mov	r0, r3
 80009c6:	f008 fcfb 	bl	80093c0 <HAL_FLASHEx_Erase>
 80009ca:	4603      	mov	r3, r0
 80009cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if( ret != HAL_OK )
 80009d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d13c      	bne.n	8000a52 <write_data_to_flash_app+0xd6>
      {
        break;
      }
    }

    for(int i = 0; i < data_len; i++ )
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
 80009dc:	e026      	b.n	8000a2c <write_data_to_flash_app+0xb0>
    {
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 80009de:	4b22      	ldr	r3, [pc, #136]	@ (8000a68 <write_data_to_flash_app+0xec>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 80009e6:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
                               (ETX_APP_FLASH_ADDR + ota_fw_received_size),
                               data[i]
 80009ea:	6a3b      	ldr	r3, [r7, #32]
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	781b      	ldrb	r3, [r3, #0]
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	2200      	movs	r2, #0
 80009f6:	461c      	mov	r4, r3
 80009f8:	4615      	mov	r5, r2
 80009fa:	4622      	mov	r2, r4
 80009fc:	462b      	mov	r3, r5
 80009fe:	2000      	movs	r0, #0
 8000a00:	f008 fb1a 	bl	8009038 <HAL_FLASH_Program>
 8000a04:	4603      	mov	r3, r0
 8000a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                             );
      if( ret == HAL_OK )
 8000a0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d105      	bne.n	8000a1e <write_data_to_flash_app+0xa2>
      {
        //update the data count
        ota_fw_received_size += 1;
 8000a12:	4b15      	ldr	r3, [pc, #84]	@ (8000a68 <write_data_to_flash_app+0xec>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a13      	ldr	r2, [pc, #76]	@ (8000a68 <write_data_to_flash_app+0xec>)
 8000a1a:	6013      	str	r3, [r2, #0]
 8000a1c:	e003      	b.n	8000a26 <write_data_to_flash_app+0xaa>
      }
      else
      {
        printf("Flash Write Error\r\n");
 8000a1e:	4813      	ldr	r0, [pc, #76]	@ (8000a6c <write_data_to_flash_app+0xf0>)
 8000a20:	f00e fa3c 	bl	800ee9c <puts>
        break;
 8000a24:	e006      	b.n	8000a34 <write_data_to_flash_app+0xb8>
    for(int i = 0; i < data_len; i++ )
 8000a26:	6a3b      	ldr	r3, [r7, #32]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	623b      	str	r3, [r7, #32]
 8000a2c:	887b      	ldrh	r3, [r7, #2]
 8000a2e:	6a3a      	ldr	r2, [r7, #32]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	dbd4      	blt.n	80009de <write_data_to_flash_app+0x62>
      }
    }

    if( ret != HAL_OK )
 8000a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d10c      	bne.n	8000a56 <write_data_to_flash_app+0xda>
    {
      break;
    }

    ret = HAL_FLASH_Lock();
 8000a3c:	f008 fb70 	bl	8009120 <HAL_FLASH_Lock>
 8000a40:	4603      	mov	r3, r0
 8000a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( ret != HAL_OK )
 8000a46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	e004      	b.n	8000a58 <write_data_to_flash_app+0xdc>
      break;
 8000a4e:	bf00      	nop
 8000a50:	e002      	b.n	8000a58 <write_data_to_flash_app+0xdc>
        break;
 8000a52:	bf00      	nop
 8000a54:	e000      	b.n	8000a58 <write_data_to_flash_app+0xdc>
      break;
 8000a56:	bf00      	nop
    {
      break;
    }
  }while( false );

  return ret;
 8000a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3728      	adds	r7, #40	@ 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bdb0      	pop	{r4, r5, r7, pc}
 8000a64:	0800fbbc 	.word	0x0800fbbc
 8000a68:	200009ec 	.word	0x200009ec
 8000a6c:	0800fbdc 	.word	0x0800fbdc

08000a70 <ifx_i2c_open>:
                                                          uint8_t slave_address,
                                                          uint8_t storage_type);
/// @endcond

optiga_lib_status_t ifx_i2c_open(ifx_i2c_context_t * p_ctx)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000a78:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000a7c:	81fb      	strh	r3, [r7, #14]

    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000a84:	2b03      	cmp	r3, #3
 8000a86:	d027      	beq.n	8000ad8 <ifx_i2c_open+0x68>
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	605a      	str	r2, [r3, #4]
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2200      	movs	r2, #0
 8000a96:	f883 24be 	strb.w	r2, [r3, #1214]	@ 0x4be
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d818      	bhi.n	8000ad6 <ifx_i2c_open+0x66>
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	22b1      	movs	r2, #177	@ 0xb1
 8000aa8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
            p_ctx->do_pal_init = TRUE;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	f883 24bf 	strb.w	r2, [r3, #1215]	@ 0x4bf
            p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb

            api_status = ifx_i2c_init(p_ctx);
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f000 f8f5 	bl	8000cac <ifx_i2c_init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	81fb      	strh	r3, [r7, #14]
            if (IFX_I2C_STACK_SUCCESS == api_status)
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d105      	bne.n	8000ad8 <ifx_i2c_open+0x68>
            {
                p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2203      	movs	r2, #3
 8000ad0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
 8000ad4:	e000      	b.n	8000ad8 <ifx_i2c_open+0x68>
                break;
 8000ad6:	bf00      	nop
            }
        }while(FALSE);
    }
    return (api_status);
 8000ad8:	89fb      	ldrh	r3, [r7, #14]
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <ifx_i2c_transceive>:
optiga_lib_status_t ifx_i2c_transceive(ifx_i2c_context_t * p_ctx,
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b088      	sub	sp, #32
 8000ae6:	af02      	add	r7, sp, #8
 8000ae8:	60f8      	str	r0, [r7, #12]
 8000aea:	60b9      	str	r1, [r7, #8]
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	4613      	mov	r3, r2
 8000af0:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000af2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000af6:	82fb      	strh	r3, [r7, #22]
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000afe:	2b02      	cmp	r3, #2
 8000b00:	d122      	bne.n	8000b48 <ifx_i2c_transceive+0x66>
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d01d      	beq.n	8000b48 <ifx_i2c_transceive+0x66>
    {
        p_ctx->p_upper_layer_rx_buffer = p_rx_buffer;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	683a      	ldr	r2, [r7, #0]
 8000b10:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c
        p_ctx->p_upper_layer_rx_buffer_len = p_rx_buffer_len;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	6a3a      	ldr	r2, [r7, #32]
 8000b18:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
        if (IFX_I2C_STACK_SUCCESS == api_status)
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
        }
#else
        api_status = ifx_i2c_prl_transceive(p_ctx,
 8000b1c:	88fa      	ldrh	r2, [r7, #6]
 8000b1e:	6a3b      	ldr	r3, [r7, #32]
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	68b9      	ldr	r1, [r7, #8]
 8000b26:	68f8      	ldr	r0, [r7, #12]
 8000b28:	f001 fb00 	bl	800212c <ifx_i2c_prl_transceive>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	82fb      	strh	r3, [r7, #22]
                                         (uint8_t * )p_tx_data,
                                         tx_data_length,
                                         (uint8_t * )p_rx_buffer,
                                         p_rx_buffer_len);
#endif
        if ((IFX_I2C_STACK_SUCCESS == api_status) && (IFX_I2C_STACK_SUCCESS == p_ctx->close_state))
 8000b30:	8afb      	ldrh	r3, [r7, #22]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d108      	bne.n	8000b48 <ifx_i2c_transceive+0x66>
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d103      	bne.n	8000b48 <ifx_i2c_transceive+0x66>
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2203      	movs	r2, #3
 8000b44:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        }
    }
    return (api_status);
 8000b48:	8afb      	ldrh	r3, [r7, #22]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <ifx_i2c_close>:


optiga_lib_status_t ifx_i2c_close(ifx_i2c_context_t * p_ctx)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000b5c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000b60:	81fb      	strh	r3, [r7, #14]
    // Proceed, if not busy and in idle state
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000b68:	2b03      	cmp	r3, #3
 8000b6a:	d02a      	beq.n	8000bc2 <ifx_i2c_close+0x6e>
    {
        api_status = IFX_I2C_STACK_SUCCESS;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	81fb      	strh	r3, [r7, #14]

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000b76:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
        p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
        //lint --e{838} suppress "Previous value of api_status is needed for scenario when shielded connection is disabled"
        api_status = ifx_i2c_prl_close(p_ctx, ifx_i2c_prl_close_event_handler);
 8000b82:	4912      	ldr	r1, [pc, #72]	@ (8000bcc <ifx_i2c_close+0x78>)
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f001 fa8f 	bl	80020a8 <ifx_i2c_prl_close>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_ERROR == api_status)
 8000b8e:	89fb      	ldrh	r3, [r7, #14]
 8000b90:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000b94:	d115      	bne.n	8000bc2 <ifx_i2c_close+0x6e>
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f005 fb52 	bl	8006246 <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f005 faec 	bl	8006186 <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f005 fae6 	bl	8006186 <pal_gpio_set_low>
            p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2204      	movs	r2, #4
 8000bbe:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        p_ctx->state = IFX_I2C_STATE_UNINIT;
        p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
#endif

    }
    return (api_status);
 8000bc2:	89fb      	ldrh	r3, [r7, #14]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	08000c39 	.word	0x08000c39

08000bd0 <ifx_i2c_tl_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
void ifx_i2c_tl_event_handler(ifx_i2c_context_t * p_ctx,
                              optiga_lib_status_t event,
                              const uint8_t * p_data,
                              uint16_t data_len)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	460b      	mov	r3, r1
 8000bde:	817b      	strh	r3, [r7, #10]
 8000be0:	4613      	mov	r3, r2
 8000be2:	813b      	strh	r3, [r7, #8]
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d008      	beq.n	8000c00 <ifx_i2c_tl_event_handler+0x30>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000bfa:	8979      	ldrh	r1, [r7, #10]
 8000bfc:	4610      	mov	r0, r2
 8000bfe:	4798      	blx	r3
    }
    p_ctx->close_state = event;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	897a      	ldrh	r2, [r7, #10]
 8000c04:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d107      	bne.n	8000c2a <ifx_i2c_tl_event_handler+0x5a>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            if (IFX_I2C_STACK_SUCCESS == event)
 8000c1a:	897b      	ldrh	r3, [r7, #10]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <ifx_i2c_tl_event_handler+0x5e>
            {
                p_ctx->state = IFX_I2C_STATE_IDLE;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2202      	movs	r2, #2
 8000c24:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
            }
            break;
 8000c28:	e001      	b.n	8000c2e <ifx_i2c_tl_event_handler+0x5e>
        }
        default:
            break;
 8000c2a:	bf00      	nop
 8000c2c:	e000      	b.n	8000c30 <ifx_i2c_tl_event_handler+0x60>
            break;
 8000c2e:	bf00      	nop
    }
}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <ifx_i2c_prl_close_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	607a      	str	r2, [r7, #4]
 8000c42:	461a      	mov	r2, r3
 8000c44:	460b      	mov	r3, r1
 8000c46:	817b      	strh	r3, [r7, #10]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	813b      	strh	r3, [r7, #8]
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2204      	movs	r2, #4
 8000c50:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d112      	bne.n	8000c84 <ifx_i2c_prl_close_event_handler+0x4c>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000c64:	4618      	mov	r0, r3
 8000c66:	f005 faee 	bl	8006246 <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000c70:	4618      	mov	r0, r3
 8000c72:	f005 fa88 	bl	8006186 <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f005 fa82 	bl	8006186 <pal_gpio_set_low>
            break;
 8000c82:	e000      	b.n	8000c86 <ifx_i2c_prl_close_event_handler+0x4e>
        }
        default:
            break;
 8000c84:	bf00      	nop
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d008      	beq.n	8000ca2 <ifx_i2c_prl_close_event_handler+0x6a>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000c9c:	8979      	ldrh	r1, [r7, #10]
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	4798      	blx	r3
    }
}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <ifx_i2c_init>:
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;
 8000cb4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000cb8:	81fb      	strh	r3, [r7, #14]

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d004      	beq.n	8000cce <ifx_i2c_init+0x22>
        ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type))
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d156      	bne.n	8000d7c <ifx_i2c_init+0xd0>
    {
        switch (p_ifx_i2c_context->reset_state)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8000cd4:	2bb3      	cmp	r3, #179	@ 0xb3
 8000cd6:	d048      	beq.n	8000d6a <ifx_i2c_init+0xbe>
 8000cd8:	2bb3      	cmp	r3, #179	@ 0xb3
 8000cda:	dc4d      	bgt.n	8000d78 <ifx_i2c_init+0xcc>
 8000cdc:	2bb1      	cmp	r3, #177	@ 0xb1
 8000cde:	d002      	beq.n	8000ce6 <ifx_i2c_init+0x3a>
 8000ce0:	2bb2      	cmp	r3, #178	@ 0xb2
 8000ce2:	d021      	beq.n	8000d28 <ifx_i2c_init+0x7c>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#endif
                break;
            }
            default:
                break;
 8000ce4:	e048      	b.n	8000d78 <ifx_i2c_init+0xcc>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d105      	bne.n	8000cfc <ifx_i2c_init+0x50>
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f005 fa45 	bl	8006186 <pal_gpio_set_low>
                pal_gpio_set_low(p_ifx_i2c_context->p_slave_reset_pin);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000d02:	4618      	mov	r0, r3
 8000d04:	f005 fa3f 	bl	8006186 <pal_gpio_set_low>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_PIN_HIGH;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	22b2      	movs	r2, #178	@ 0xb2
 8000d0c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000d16:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	4923      	ldr	r1, [pc, #140]	@ (8000dac <ifx_i2c_init+0x100>)
 8000d1e:	f005 fc6b 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000d22:	2300      	movs	r3, #0
 8000d24:	81fb      	strh	r3, [r7, #14]
                break;
 8000d26:	e028      	b.n	8000d7a <ifx_i2c_init+0xce>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d105      	bne.n	8000d3e <ifx_i2c_init+0x92>
                    pal_gpio_set_high(p_ifx_i2c_context->p_slave_vdd_pin);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f005 fa14 	bl	8006166 <pal_gpio_set_high>
                pal_gpio_set_high(p_ifx_i2c_context->p_slave_reset_pin);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000d44:	4618      	mov	r0, r3
 8000d46:	f005 fa0e 	bl	8006166 <pal_gpio_set_high>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_INIT;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	22b3      	movs	r2, #179	@ 0xb3
 8000d4e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000d58:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	4913      	ldr	r1, [pc, #76]	@ (8000dac <ifx_i2c_init+0x100>)
 8000d60:	f005 fc4a 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000d64:	2300      	movs	r3, #0
 8000d66:	81fb      	strh	r3, [r7, #14]
                break;
 8000d68:	e007      	b.n	8000d7a <ifx_i2c_init+0xce>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000d6a:	4911      	ldr	r1, [pc, #68]	@ (8000db0 <ifx_i2c_init+0x104>)
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f001 f953 	bl	8002018 <ifx_i2c_prl_init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	81fb      	strh	r3, [r7, #14]
                break;
 8000d76:	e000      	b.n	8000d7a <ifx_i2c_init+0xce>
                break;
 8000d78:	bf00      	nop
        switch (p_ifx_i2c_context->reset_state)
 8000d7a:	e009      	b.n	8000d90 <ifx_i2c_init+0xe4>
        }
    }
    //soft reset
    else
    {
        p_ifx_i2c_context->pl.request_soft_reset = (uint8_t)TRUE;    //Soft reset
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
        api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000d84:	490a      	ldr	r1, [pc, #40]	@ (8000db0 <ifx_i2c_init+0x104>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f001 f946 	bl	8002018 <ifx_i2c_prl_init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	81fb      	strh	r3, [r7, #14]
#endif
    }
    if (api_status != IFX_I2C_STACK_SUCCESS)
 8000d90:	89fb      	ldrh	r3, [r7, #14]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d005      	beq.n	8000da2 <ifx_i2c_init+0xf6>
    {
        ifx_i2c_tl_event_handler(p_ifx_i2c_context, api_status, 0, 0);
 8000d96:	89f9      	ldrh	r1, [r7, #14]
 8000d98:	2300      	movs	r3, #0
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff ff17 	bl	8000bd0 <ifx_i2c_tl_event_handler>
    }
    return (api_status);
 8000da2:	89fb      	ldrh	r3, [r7, #14]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	08000cad 	.word	0x08000cad
 8000db0:	08000bd1 	.word	0x08000bd1

08000db4 <ifx_i2c_dl_init>:
                                        uint16_t data_len);

/// @endcond

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    // Initialize Physical Layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_pl_init(p_ctx, ifx_i2c_pl_event_handler))
 8000dc6:	4919      	ldr	r1, [pc, #100]	@ (8000e2c <ifx_i2c_dl_init+0x78>)
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f000 fc37 	bl	800163c <ifx_i2c_pl_init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d002      	beq.n	8000dda <ifx_i2c_dl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 8000dd4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000dd8:	e024      	b.n	8000e24 <ifx_i2c_dl_init+0x70>
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	683a      	ldr	r2, [r7, #0]
 8000dde:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    p_ctx->dl.state = DL_STATE_IDLE;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2201      	movs	r2, #1
 8000de6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2203      	movs	r2, #3
 8000dee:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2203      	movs	r2, #3
 8000df6:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 0;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    p_ctx->dl.error = 0;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f203 228e 	addw	r2, r3, #654	@ 0x28e
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

    return IFX_I2C_STACK_SUCCESS;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	080011d1 	.word	0x080011d1

08000e30 <ifx_i2c_dl_send_frame>:

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	807b      	strh	r3, [r7, #2]
    LOG_DL("[IFX-DL]: Start TX Frame\n");
    // State must be idle and payload available
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d102      	bne.n	8000e4c <ifx_i2c_dl_send_frame+0x1c>
 8000e46:	887b      	ldrh	r3, [r7, #2]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <ifx_i2c_dl_send_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 8000e4c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000e50:	e01a      	b.n	8000e88 <ifx_i2c_dl_send_frame+0x58>
    }

    p_ctx->dl.state = DL_STATE_TX;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2202      	movs	r2, #2
 8000e56:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 0;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.tx_buffer_size = frame_len;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	887a      	ldrh	r2, [r7, #2]
 8000e6e:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	220a      	movs	r2, #10
 8000e76:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
 8000e7a:	8879      	ldrh	r1, [r7, #2]
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	2200      	movs	r2, #0
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f000 f88a 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
 8000e86:	4603      	mov	r3, r0
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <ifx_i2c_dl_receive_frame>:

optiga_lib_status_t ifx_i2c_dl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    LOG_DL("[IFX-DL]: Start RX Frame\n");

    if (DL_STATE_IDLE != p_ctx->dl.state)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d002      	beq.n	8000ea8 <ifx_i2c_dl_receive_frame+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8000ea2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000ea6:	e019      	b.n	8000edc <ifx_i2c_dl_receive_frame+0x4c>
    }

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2203      	movs	r2, #3
 8000eac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 1;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8000ec0:	f005 fc45 	bl	800674e <pal_os_timer_get_time_in_milliseconds>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4a05      	ldr	r2, [pc, #20]	@ (8000ee4 <ifx_i2c_dl_receive_frame+0x54>)
 8000ed0:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_pl_receive_frame(p_ctx));
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f000 fc2a 	bl	800172e <ifx_i2c_pl_receive_frame>
 8000eda:	4603      	mov	r3, r0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	0002bf20 	.word	0x0002bf20

08000ee8 <ifx_i2c_dl_calc_crc_byte>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc_byte(uint16_t seed, uint8_t byte)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	460a      	mov	r2, r1
 8000ef2:	80fb      	strh	r3, [r7, #6]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	717b      	strb	r3, [r7, #5]
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8000ef8:	797b      	ldrb	r3, [r7, #5]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	88fb      	ldrh	r3, [r7, #6]
 8000efe:	4053      	eors	r3, r2
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	81fb      	strh	r3, [r7, #14]
    h2 = h1 & 0x0F;
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	f003 030f 	and.w	r3, r3, #15
 8000f0c:	81bb      	strh	r3, [r7, #12]
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8000f0e:	89bb      	ldrh	r3, [r7, #12]
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	89fb      	ldrh	r3, [r7, #14]
 8000f16:	4053      	eors	r3, r2
 8000f18:	817b      	strh	r3, [r7, #10]
    h4 = h3 >> 4;
 8000f1a:	897b      	ldrh	r3, [r7, #10]
 8000f1c:	091b      	lsrs	r3, r3, #4
 8000f1e:	813b      	strh	r3, [r7, #8]

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8000f20:	897b      	ldrh	r3, [r7, #10]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	893b      	ldrh	r3, [r7, #8]
 8000f28:	4053      	eors	r3, r2
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	89bb      	ldrh	r3, [r7, #12]
 8000f32:	4053      	eors	r3, r2
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	893b      	ldrh	r3, [r7, #8]
 8000f3c:	4053      	eors	r3, r2
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	88fb      	ldrh	r3, [r7, #6]
 8000f42:	0a1b      	lsrs	r3, r3, #8
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	4053      	eors	r3, r2
 8000f48:	b29b      	uxth	r3, r3
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <ifx_i2c_dl_calc_crc>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b084      	sub	sp, #16
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	460b      	mov	r3, r1
 8000f60:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    uint16_t crc = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	81bb      	strh	r3, [r7, #12]

    for (i = 0; i < data_len; i++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	81fb      	strh	r3, [r7, #14]
 8000f6a:	e00d      	b.n	8000f88 <ifx_i2c_dl_calc_crc+0x32>
    {
        crc = ifx_i2c_dl_calc_crc_byte(crc, p_data[i]);
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	781a      	ldrb	r2, [r3, #0]
 8000f74:	89bb      	ldrh	r3, [r7, #12]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ffb5 	bl	8000ee8 <ifx_i2c_dl_calc_crc_byte>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < data_len; i++)
 8000f82:	89fb      	ldrh	r3, [r7, #14]
 8000f84:	3301      	adds	r3, #1
 8000f86:	81fb      	strh	r3, [r7, #14]
 8000f88:	89fa      	ldrh	r2, [r7, #14]
 8000f8a:	887b      	ldrh	r3, [r7, #2]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d3ed      	bcc.n	8000f6c <ifx_i2c_dl_calc_crc+0x16>
    }

    return (crc);
 8000f90:	89bb      	ldrh	r3, [r7, #12]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <ifx_i2c_dl_send_frame_internal>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_send_frame_internal(ifx_i2c_context_t * p_ctx,
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b086      	sub	sp, #24
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
 8000fa2:	4608      	mov	r0, r1
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4603      	mov	r3, r0
 8000faa:	807b      	strh	r3, [r7, #2]
 8000fac:	460b      	mov	r3, r1
 8000fae:	707b      	strb	r3, [r7, #1]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	703b      	strb	r3, [r7, #0]
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8000fba:	82fb      	strh	r3, [r7, #22]
    uint8_t * p_buffer;

    LOG_DL("[IFX-DL]: TX Frame len %d\n", frame_len);
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
 8000fbc:	787b      	ldrb	r3, [r7, #1]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d107      	bne.n	8000fd2 <ifx_i2c_dl_send_frame_internal+0x38>
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8000fc8:	3301      	adds	r3, #1
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	f003 0303 	and.w	r3, r3, #3
 8000fd0:	82fb      	strh	r3, [r7, #22]
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8000fd8:	613b      	str	r3, [r7, #16]
    if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr_value)
 8000fda:	787b      	ldrb	r3, [r7, #1]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d105      	bne.n	8000fec <ifx_i2c_dl_send_frame_internal+0x52>
    {
        ack_nr = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	82fb      	strh	r3, [r7, #22]
        // Use rx buffer to send resync
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8000fea:	613b      	str	r3, [r7, #16]
    }
    // Use tx buffer when discarding a frame and send nakc for later received frame
    if ((DL_FCTR_SEQCTR_VALUE_ACK == seqctr_value) && (DL_STATE_DISCARD == p_ctx->dl.state))
 8000fec:	787b      	ldrb	r3, [r7, #1]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d108      	bne.n	8001004 <ifx_i2c_dl_send_frame_internal+0x6a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000ff8:	2b09      	cmp	r3, #9
 8000ffa:	d103      	bne.n	8001004 <ifx_i2c_dl_send_frame_internal+0x6a>
    {
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001002:	613b      	str	r3, [r7, #16]
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 8001004:	8afb      	ldrh	r3, [r7, #22]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	701a      	strb	r2, [r3, #0]
    p_buffer[0] |= (uint8_t)(seqctr_value << DL_FCTR_SEQCTR_OFFSET);
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	781a      	ldrb	r2, [r3, #0]
 8001010:	787b      	ldrb	r3, [r7, #1]
 8001012:	015b      	lsls	r3, r3, #5
 8001014:	b2db      	uxtb	r3, r3
 8001016:	4313      	orrs	r3, r2
 8001018:	b2da      	uxtb	r2, r3
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	701a      	strb	r2, [r3, #0]

    if (0 != frame_len) // Data frame
 800101e:	887b      	ldrh	r3, [r7, #2]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d022      	beq.n	800106a <ifx_i2c_dl_send_frame_internal+0xd0>
    {
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
 8001024:	783b      	ldrb	r3, [r7, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d004      	beq.n	8001034 <ifx_i2c_dl_send_frame_internal+0x9a>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8001030:	2b00      	cmp	r3, #0
 8001032:	d00a      	beq.n	800104a <ifx_i2c_dl_send_frame_internal+0xb0>
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800103a:	3301      	adds	r3, #1
 800103c:	b2db      	uxtb	r3, r3
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	b2da      	uxtb	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b2da      	uxtb	r2, r3
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	701a      	strb	r2, [r3, #0]
        // Reset resync received
        p_ctx->dl.resynced = 0;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
 8001068:	e006      	b.n	8001078 <ifx_i2c_dl_send_frame_internal+0xde>
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001072:	b2da      	uxtb	r2, r3
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	701a      	strb	r2, [r3, #0]
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8001078:	887b      	ldrh	r3, [r7, #2]
 800107a:	0a1b      	lsrs	r3, r3, #8
 800107c:	b29a      	uxth	r2, r3
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	3301      	adds	r3, #1
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	701a      	strb	r2, [r3, #0]
    p_buffer[2] = (uint8_t)frame_len;
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	3302      	adds	r3, #2
 800108a:	887a      	ldrh	r2, [r7, #2]
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	701a      	strb	r2, [r3, #0]

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 8001090:	887b      	ldrh	r3, [r7, #2]
 8001092:	3303      	adds	r3, #3
 8001094:	b29b      	uxth	r3, r3
 8001096:	4619      	mov	r1, r3
 8001098:	6938      	ldr	r0, [r7, #16]
 800109a:	f7ff ff5c 	bl	8000f56 <ifx_i2c_dl_calc_crc>
 800109e:	4603      	mov	r3, r0
 80010a0:	81fb      	strh	r3, [r7, #14]
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 80010a2:	89fb      	ldrh	r3, [r7, #14]
 80010a4:	0a1b      	lsrs	r3, r3, #8
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	3303      	adds	r3, #3
 80010ac:	4619      	mov	r1, r3
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	440b      	add	r3, r1
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
    p_buffer[4 + frame_len] = (uint8_t)crc;
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	3304      	adds	r3, #4
 80010ba:	461a      	mov	r2, r3
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	4413      	add	r3, r2
 80010c0:	89fa      	ldrh	r2, [r7, #14]
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	701a      	strb	r2, [r3, #0]

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	3305      	adds	r3, #5
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	461a      	mov	r2, r3
 80010ce:	6939      	ldr	r1, [r7, #16]
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f000 fb03 	bl	80016dc <ifx_i2c_pl_send_frame>
 80010d6:	4603      	mov	r3, r0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <ifx_i2c_dl_resync>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2203      	movs	r2, #3
 80010ec:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2203      	movs	r2, #3
 80010f4:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 1;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2201      	movs	r2, #1
 80010fc:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2205      	movs	r2, #5
 8001104:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    api_status = ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_RESYNC, 0);
 8001108:	2300      	movs	r3, #0
 800110a:	2202      	movs	r2, #2
 800110c:	2100      	movs	r1, #0
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ff43 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
 8001114:	4603      	mov	r3, r0
 8001116:	81fb      	strh	r3, [r7, #14]
    return (api_status);
 8001118:	89fb      	ldrh	r3, [r7, #14]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <ifx_i2c_dl_resend_frame>:

_STATIC_H void ifx_i2c_dl_resend_frame(ifx_i2c_context_t * p_ctx, uint8_t seqctr_value)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t status;
    // If exit timeout not violated
    uint32_t current_time_stamp = pal_os_timer_get_time_in_milliseconds();
 8001130:	f005 fb0d 	bl	800674e <pal_os_timer_get_time_in_milliseconds>
 8001134:	60f8      	str	r0, [r7, #12]
    uint32_t time_stamp_diff = current_time_stamp - p_ctx->tl.api_start_time;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	613b      	str	r3, [r7, #16]

    if (p_ctx->tl.api_start_time > current_time_stamp)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001148:	68fa      	ldr	r2, [r7, #12]
 800114a:	429a      	cmp	r2, r3
 800114c:	d205      	bcs.n	800115a <ifx_i2c_dl_resend_frame+0x36>
    {
        time_stamp_diff = (0xFFFFFFFF + (current_time_stamp - p_ctx->tl.api_start_time)) + 0x01;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	613b      	str	r3, [r7, #16]
    }
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <ifx_i2c_dl_resend_frame+0xa8>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d82c      	bhi.n	80011bc <ifx_i2c_dl_resend_frame+0x98>
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8001168:	2b03      	cmp	r3, #3
 800116a:	d109      	bne.n	8001180 <ifx_i2c_dl_resend_frame+0x5c>
        {
            LOG_DL("[IFX-DL]: Re-Sync counters\n");
            p_ctx->dl.retransmit_counter = 0;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            status = ifx_i2c_dl_resync(p_ctx);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ffb3 	bl	80010e0 <ifx_i2c_dl_resync>
 800117a:	4603      	mov	r3, r0
 800117c:	82fb      	strh	r3, [r7, #22]
 800117e:	e015      	b.n	80011ac <ifx_i2c_dl_resend_frame+0x88>
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8001186:	3301      	adds	r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            p_ctx->dl.state = DL_STATE_TX;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2202      	movs	r2, #2
 8001194:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f8b3 112c 	ldrh.w	r1, [r3, #300]	@ 0x12c
 800119e:	78fa      	ldrb	r2, [r7, #3]
 80011a0:	2301      	movs	r3, #1
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff fef9 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
 80011a8:	4603      	mov	r3, r0
 80011aa:	82fb      	strh	r3, [r7, #22]
        }
        // Handle error in above case by sending NACK
        if (IFX_I2C_STACK_SUCCESS != status)
 80011ac:	8afb      	ldrh	r3, [r7, #22]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d008      	beq.n	80011c4 <ifx_i2c_dl_resend_frame+0xa0>
        {
            p_ctx->dl.state  = DL_STATE_NACK;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2206      	movs	r2, #6
 80011b6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    else
    {
        p_ctx->dl.state = DL_STATE_ERROR;
    }
}
 80011ba:	e003      	b.n	80011c4 <ifx_i2c_dl_resend_frame+0xa0>
        p_ctx->dl.state = DL_STATE_ERROR;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2208      	movs	r2, #8
 80011c0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
}
 80011c4:	bf00      	nop
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	0002bf1f 	.word	0x0002bf1f

080011d0 <ifx_i2c_pl_event_handler>:

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b089      	sub	sp, #36	@ 0x24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	461a      	mov	r2, r3
 80011dc:	460b      	mov	r3, r1
 80011de:	817b      	strh	r3, [r7, #10]
 80011e0:	4613      	mov	r3, r2
 80011e2:	813b      	strh	r3, [r7, #8]
    uint8_t fctr = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	757b      	strb	r3, [r7, #21]
    uint8_t fr_nr = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	77fb      	strb	r3, [r7, #31]
    uint8_t ack_nr = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	77bb      	strb	r3, [r7, #30]
    uint8_t seqctr = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	777b      	strb	r3, [r7, #29]
    uint8_t current_event;
    uint8_t ftype = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	753b      	strb	r3, [r7, #20]
    uint8_t continue_state_machine = TRUE;
 80011f8:	2301      	movs	r3, #1
 80011fa:	773b      	strb	r3, [r7, #28]
    uint16_t packet_len = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	837b      	strh	r3, [r7, #26]
    uint16_t crc_received = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	833b      	strh	r3, [r7, #24]
    uint16_t crc_calculated = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	82fb      	strh	r3, [r7, #22]
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 8001208:	897b      	ldrh	r3, [r7, #10]
 800120a:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800120e:	d108      	bne.n	8001222 <ifx_i2c_pl_event_handler+0x52>
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8001216:	2b01      	cmp	r3, #1
 8001218:	d003      	beq.n	8001222 <ifx_i2c_pl_event_handler+0x52>
        {    // Exit in case of fatal error
            LOG_DL("[IFX-DL]: Fatal error received\n");
            p_ctx->dl.state = DL_STATE_ERROR;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2208      	movs	r2, #8
 800121e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        }
        switch (p_ctx->dl.state)
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8001228:	3b01      	subs	r3, #1
 800122a:	2b0a      	cmp	r3, #10
 800122c:	f200 81ed 	bhi.w	800160a <ifx_i2c_pl_event_handler+0x43a>
 8001230:	a201      	add	r2, pc, #4	@ (adr r2, 8001238 <ifx_i2c_pl_event_handler+0x68>)
 8001232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001236:	bf00      	nop
 8001238:	08001265 	.word	0x08001265
 800123c:	0800128b 	.word	0x0800128b
 8001240:	080012cd 	.word	0x080012cd
 8001244:	0800151f 	.word	0x0800151f
 8001248:	080015a1 	.word	0x080015a1
 800124c:	08001587 	.word	0x08001587
 8001250:	0800160b 	.word	0x0800160b
 8001254:	080015b9 	.word	0x080015b9
 8001258:	0800150b 	.word	0x0800150b
 800125c:	08001379 	.word	0x08001379
 8001260:	08001449 	.word	0x08001449
        {
            case DL_STATE_IDLE:
            {
                current_event = (event != IFX_I2C_STACK_SUCCESS) ? IFX_I2C_DL_EVENT_ERROR : IFX_I2C_DL_EVENT_TX_SUCCESS;
 8001264:	897b      	ldrh	r3, [r7, #10]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <ifx_i2c_pl_event_handler+0x9e>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <ifx_i2c_pl_event_handler+0xa0>
 800126e:	2302      	movs	r3, #2
 8001270:	74fb      	strb	r3, [r7, #19]
                continue_state_machine = FALSE;
 8001272:	2300      	movs	r3, #0
 8001274:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx,current_event, 0, 0);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 800127c:	7cfb      	ldrb	r3, [r7, #19]
 800127e:	b299      	uxth	r1, r3
 8001280:	2300      	movs	r3, #0
 8001282:	2200      	movs	r2, #0
 8001284:	68f8      	ldr	r0, [r7, #12]
 8001286:	47a0      	blx	r4
            }
            break;
 8001288:	e1cf      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_TX:
            {
                // If writing a frame failed retry sending
                if (IFX_I2C_STACK_ERROR == event)
 800128a:	897b      	ldrh	r3, [r7, #10]
 800128c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001290:	d104      	bne.n	800129c <ifx_i2c_pl_event_handler+0xcc>
                {
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2205      	movs	r2, #5
 8001296:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800129a:	e1c6      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                LOG_DL("[IFX-DL]: Frame Sent\n");
                // Transmission successful, start receiving frame
                p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 800129c:	f005 fa57 	bl	800674e <pal_os_timer_get_time_in_milliseconds>
 80012a0:	4602      	mov	r2, r0
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                p_ctx->dl.state = DL_STATE_RX;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2203      	movs	r2, #3
 80012ac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                if (0 != ifx_i2c_pl_receive_frame(p_ctx))
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f000 fa3c 	bl	800172e <ifx_i2c_pl_receive_frame>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <ifx_i2c_pl_event_handler+0xf6>
                {
                    p_ctx->dl.state  = DL_STATE_NACK;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2206      	movs	r2, #6
 80012c0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                else
                {
                    continue_state_machine = FALSE;
                }
            }
            break;
 80012c4:	e1b1      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                    continue_state_machine = FALSE;
 80012c6:	2300      	movs	r3, #0
 80012c8:	773b      	strb	r3, [r7, #28]
            break;
 80012ca:	e1ae      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RX:
            {
                if (IFX_I2C_STACK_ERROR == event)
 80012cc:	897b      	ldrh	r3, [r7, #10]
 80012ce:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80012d2:	d104      	bne.n	80012de <ifx_i2c_pl_event_handler+0x10e>
                {    // If no frame was received retry sending
                    p_ctx->dl.state = DL_STATE_RESEND;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2205      	movs	r2, #5
 80012d8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80012dc:	e1a5      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                // Received frame from device, start analyzing
                LOG_DL("[IFX-DL]: Received Frame of length %d\n",data_len);

                if (data_len < DL_HEADER_SIZE)
 80012de:	893b      	ldrh	r3, [r7, #8]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d804      	bhi.n	80012ee <ifx_i2c_pl_event_handler+0x11e>
                {    // Received length is less than minimum size
                    LOG_DL("[IFX-DL]: received data_len < DL_HEADER_SIZE\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2206      	movs	r2, #6
 80012e8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80012ec:	e19d      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	757b      	strb	r3, [r7, #21]
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
 80012f4:	7d7b      	ldrb	r3, [r7, #21]
 80012f6:	09db      	lsrs	r3, r3, #7
 80012f8:	753b      	strb	r3, [r7, #20]
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
 80012fa:	7d7b      	ldrb	r3, [r7, #21]
 80012fc:	115b      	asrs	r3, r3, #5
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	777b      	strb	r3, [r7, #29]
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
 8001306:	7d7b      	ldrb	r3, [r7, #21]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	77bb      	strb	r3, [r7, #30]
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
 800130e:	7d7b      	ldrb	r3, [r7, #21]
 8001310:	109b      	asrs	r3, r3, #2
 8001312:	b2db      	uxtb	r3, r3
 8001314:	f003 0303 	and.w	r3, r3, #3
 8001318:	77fb      	strb	r3, [r7, #31]
                packet_len = (p_data[1] << 8) | p_data[2];
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	3301      	adds	r3, #1
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b21a      	sxth	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3302      	adds	r3, #2
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21b      	sxth	r3, r3
 8001330:	837b      	strh	r3, [r7, #26]

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 8001332:	893b      	ldrh	r3, [r7, #8]
 8001334:	3b02      	subs	r3, #2
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	4413      	add	r3, r2
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	b21a      	sxth	r2, r3
 8001340:	893b      	ldrh	r3, [r7, #8]
 8001342:	3b01      	subs	r3, #1
 8001344:	6879      	ldr	r1, [r7, #4]
 8001346:	440b      	add	r3, r1
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b21b      	sxth	r3, r3
 800134c:	4313      	orrs	r3, r2
 800134e:	b21b      	sxth	r3, r3
 8001350:	833b      	strh	r3, [r7, #24]
                crc_calculated = ifx_i2c_dl_calc_crc(p_data, data_len - 2);
 8001352:	893b      	ldrh	r3, [r7, #8]
 8001354:	3b02      	subs	r3, #2
 8001356:	b29b      	uxth	r3, r3
 8001358:	4619      	mov	r1, r3
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fdfb 	bl	8000f56 <ifx_i2c_dl_calc_crc>
 8001360:	4603      	mov	r3, r0
 8001362:	82fb      	strh	r3, [r7, #22]
                p_ctx->dl.state = (ftype == DL_FCTR_VALUE_CONTROL_FRAME) ? DL_STATE_RX_CF : DL_STATE_RX_DF;
 8001364:	7d3b      	ldrb	r3, [r7, #20]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d101      	bne.n	800136e <ifx_i2c_pl_event_handler+0x19e>
 800136a:	220b      	movs	r2, #11
 800136c:	e000      	b.n	8001370 <ifx_i2c_pl_event_handler+0x1a0>
 800136e:	220a      	movs	r2, #10
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            break;
 8001376:	e158      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 8001378:	8b3a      	ldrh	r2, [r7, #24]
 800137a:	8afb      	ldrh	r3, [r7, #22]
 800137c:	429a      	cmp	r2, r3
 800137e:	d10d      	bne.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00a      	beq.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001386:	893a      	ldrh	r2, [r7, #8]
 8001388:	8b7b      	ldrh	r3, [r7, #26]
 800138a:	3305      	adds	r3, #5
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 800138c:	429a      	cmp	r2, r3
 800138e:	d105      	bne.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001390:	7f7b      	ldrb	r3, [r7, #29]
 8001392:	2b03      	cmp	r3, #3
 8001394:	d002      	beq.n	800139c <ifx_i2c_pl_event_handler+0x1cc>
 8001396:	7f7b      	ldrb	r3, [r7, #29]
 8001398:	2b02      	cmp	r3, #2
 800139a:	d104      	bne.n	80013a6 <ifx_i2c_pl_event_handler+0x1d6>
                    (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
                {
                    // CRC,Length of data frame is 0/ SEQCTR has RFU/Re-sync in Data frame
                    LOG_DL("[IFX-DL]: NACK for CRC error,Data frame length is not correct,RFU in SEQCTR\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2206      	movs	r2, #6
 80013a0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80013a4:	e141      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (fr_nr != ((p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM))
 80013a6:	7ffa      	ldrb	r2, [r7, #31]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80013ae:	3301      	adds	r3, #1
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d00c      	beq.n	80013d2 <ifx_i2c_pl_event_handler+0x202>
                {
                    LOG_DL("[IFX-DL]: Data frame number not expected\n");
                    p_ctx->dl.state  = DL_STATE_DISCARD;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2209      	movs	r2, #9
 80013bc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    continue_state_machine = FALSE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	773b      	strb	r3, [r7, #28]
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 80013c4:	2300      	movs	r3, #0
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7ff fde5 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
                    break;
 80013d0:	e12b      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (ack_nr != p_ctx->dl.tx_seq_nr)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80013d8:	7fba      	ldrb	r2, [r7, #30]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d004      	beq.n	80013e8 <ifx_i2c_pl_event_handler+0x218>
                {
                    // ack number error
                    LOG_DL("[IFX-DL]: Error in ack number\n");
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    p_ctx->dl.state = DL_STATE_DISCARD;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2209      	movs	r2, #9
 80013e2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80013e6:	e120      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80013e8:	7f7b      	ldrb	r3, [r7, #29]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d104      	bne.n	80013f8 <ifx_i2c_pl_event_handler+0x228>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received in data frame\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2205      	movs	r2, #5
 80013f2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80013f6:	e118      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                p_ctx->dl.rx_seq_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80013fe:	3301      	adds	r3, #1
 8001400:	b2db      	uxtb	r3, r3
 8001402:	f003 0303 	and.w	r3, r3, #3
 8001406:	b2da      	uxtb	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001414:	893a      	ldrh	r2, [r7, #8]
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	4618      	mov	r0, r3
 800141a:	f00d fd9c 	bl	800ef56 <memcpy>
                p_ctx->dl.rx_buffer_size = data_len;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	893a      	ldrh	r2, [r7, #8]
 8001422:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
                p_ctx->dl.state = DL_STATE_ACK;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2204      	movs	r2, #4
 8001432:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001436:	2300      	movs	r3, #0
 8001438:	773b      	strb	r3, [r7, #28]

                OPTIGA_COMMS_LOG_MESSAGE("<<<<");\
                OPTIGA_IFXI2C_LOG_RECEIVE_HEX_DATA(p_data,data_len,p_ctx);
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 800143a:	2300      	movs	r3, #0
 800143c:	2200      	movs	r2, #0
 800143e:	2100      	movs	r1, #0
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fdaa 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
            }
            break;
 8001446:	e0f0      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            {
                LOG_DL("[IFX-DL]: Control Frame Received\n");
                // Except Re-Sync, Discard Control frame when in receiver mode
                // Discard Re-Sync in transmission mode
                //lint --e{514} suppress "Refer the above comment for the explaination of this check"
                if ((p_ctx->dl.action_rx_only) ^ (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 800144e:	461a      	mov	r2, r3
 8001450:	7f7b      	ldrb	r3, [r7, #29]
 8001452:	2b02      	cmp	r3, #2
 8001454:	bf0c      	ite	eq
 8001456:	2301      	moveq	r3, #1
 8001458:	2300      	movne	r3, #0
 800145a:	b2db      	uxtb	r3, r3
 800145c:	429a      	cmp	r2, r3
 800145e:	d004      	beq.n	800146a <ifx_i2c_pl_event_handler+0x29a>
                {
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2209      	movs	r2, #9
 8001464:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001468:	e0df      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (crc_received != crc_calculated)
 800146a:	8b3a      	ldrh	r2, [r7, #24]
 800146c:	8afb      	ldrh	r3, [r7, #22]
 800146e:	429a      	cmp	r2, r3
 8001470:	d004      	beq.n	800147c <ifx_i2c_pl_event_handler+0x2ac>
                {
                    // Re-Transmit frame in case of CF CRC error
                    LOG_DL("[IFX-DL]: Retransmit frame for CF CRC error\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	2205      	movs	r2, #5
 8001476:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800147a:	e0d6      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if ((data_len > DL_CONTROL_FRAME_LENGTH) || (0 != packet_len))
 800147c:	893b      	ldrh	r3, [r7, #8]
 800147e:	2b05      	cmp	r3, #5
 8001480:	d802      	bhi.n	8001488 <ifx_i2c_pl_event_handler+0x2b8>
 8001482:	8b7b      	ldrh	r3, [r7, #26]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d004      	beq.n	8001492 <ifx_i2c_pl_event_handler+0x2c2>
                {
                    // Control frame is more than 5/Control frame with non-zero FRNR/packet len is not 0
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2209      	movs	r2, #9
 800148c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001490:	e0cb      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
 8001492:	7f7b      	ldrb	r3, [r7, #29]
 8001494:	2b02      	cmp	r3, #2
 8001496:	d110      	bne.n	80014ba <ifx_i2c_pl_event_handler+0x2ea>
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2209      	movs	r2, #9
 800149c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.resynced = 1;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2203      	movs	r2, #3
 80014ac:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2203      	movs	r2, #3
 80014b4:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                    break;
 80014b8:	e0b7      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if ((0 != fr_nr) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) || (ack_nr != p_ctx->dl.tx_seq_nr))
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d108      	bne.n	80014d2 <ifx_i2c_pl_event_handler+0x302>
 80014c0:	7f7b      	ldrb	r3, [r7, #29]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d005      	beq.n	80014d2 <ifx_i2c_pl_event_handler+0x302>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80014cc:	7fba      	ldrb	r2, [r7, #30]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d004      	beq.n	80014dc <ifx_i2c_pl_event_handler+0x30c>
                {
                    // Control frame with non-zero FRNR/ ACK not received/ ack number != tx number
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2209      	movs	r2, #9
 80014d6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80014da:	e0a6      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80014dc:	7f7b      	ldrb	r3, [r7, #29]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d104      	bne.n	80014ec <ifx_i2c_pl_event_handler+0x31c>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2205      	movs	r2, #5
 80014e6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80014ea:	e09e      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }

                LOG_DL("[IFX-DL]: ACK received\n");
                // Report frame reception to upper layer and go in idle state
                p_ctx->dl.state = DL_STATE_IDLE;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2201      	movs	r2, #1
 80014f0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_TX_SUCCESS, 0, 0);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80014fe:	2300      	movs	r3, #0
 8001500:	2200      	movs	r2, #0
 8001502:	2102      	movs	r1, #2
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	47a0      	blx	r4
            }
            break;
 8001508:	e08f      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_DISCARD:
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2203      	movs	r2, #3
 800150e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001512:	2300      	movs	r3, #0
 8001514:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_pl_receive_frame(p_ctx);
 8001516:	68f8      	ldr	r0, [r7, #12]
 8001518:	f000 f909 	bl	800172e <ifx_i2c_pl_receive_frame>
            }
            break;
 800151c:	e085      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_ACK:
            {
                LOG_DL("[IFX-DL]: ACK sent\n");
                if (IFX_I2C_STACK_ERROR == event)
 800151e:	897b      	ldrh	r3, [r7, #10]
 8001520:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001524:	d104      	bne.n	8001530 <ifx_i2c_pl_event_handler+0x360>
                {
                    // If writing the ACK frame failed, Re-Send
                    LOG_DL("[IFX-DL]: Physical Layer error -> Resend ACK\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2205      	movs	r2, #5
 800152a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800152e:	e07c      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                }
                // Control frame successful transmitted
                p_ctx->dl.state = DL_STATE_IDLE;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2201      	movs	r2, #1
 8001534:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001538:	2300      	movs	r3, #0
 800153a:	773b      	strb	r3, [r7, #28]
                if (0 != p_ctx->dl.action_rx_only)
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8001542:	2b00      	cmp	r3, #0
 8001544:	d00f      	beq.n	8001566 <ifx_i2c_pl_event_handler+0x396>
                {
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001552:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800155a:	3b05      	subs	r3, #5
 800155c:	b29b      	uxth	r3, r3
 800155e:	2104      	movs	r1, #4
 8001560:	68f8      	ldr	r0, [r7, #12]
 8001562:	47a0      	blx	r4
                                                        IFX_I2C_DL_EVENT_TX_SUCCESS | IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
                }
            }
            break;
 8001564:	e061      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001572:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800157a:	3b05      	subs	r3, #5
 800157c:	b29b      	uxth	r3, r3
 800157e:	2106      	movs	r1, #6
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	47a0      	blx	r4
            break;
 8001584:	e051      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_NACK:
            {
                // Sending NACK
                LOG_DL("[IFX-DL]: Sending NACK\n");
                p_ctx->dl.state = DL_STATE_TX;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2202      	movs	r2, #2
 800158a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 800158e:	2300      	movs	r3, #0
 8001590:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_NACK, 0);
 8001592:	2300      	movs	r3, #0
 8001594:	2201      	movs	r2, #1
 8001596:	2100      	movs	r1, #0
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	f7ff fcfe 	bl	8000f9a <ifx_i2c_dl_send_frame_internal>
            }
            break;
 800159e:	e044      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RESEND:
            {
                //Resend frame
                ifx_i2c_dl_resend_frame(p_ctx, DL_FCTR_SEQCTR_VALUE_ACK);
 80015a0:	2100      	movs	r1, #0
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f7ff fdbe 	bl	8001124 <ifx_i2c_dl_resend_frame>
                if (DL_STATE_ERROR != p_ctx->dl.state)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d03a      	beq.n	8001628 <ifx_i2c_pl_event_handler+0x458>
                {
                    continue_state_machine = FALSE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	773b      	strb	r3, [r7, #28]
                }
            }
            break;
 80015b6:	e037      	b.n	8001628 <ifx_i2c_pl_event_handler+0x458>
            case DL_STATE_ERROR:
            {
                if (0 == p_ctx->dl.resynced)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d103      	bne.n	80015ca <ifx_i2c_pl_event_handler+0x3fa>
                {
                    p_ctx->dl.error = 1;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2201      	movs	r2, #1
 80015c6:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                if (0 == p_ctx->dl.error)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d10c      	bne.n	80015ee <ifx_i2c_pl_event_handler+0x41e>
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80015e2:	2300      	movs	r3, #0
 80015e4:	2200      	movs	r2, #0
 80015e6:	2101      	movs	r1, #1
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	47a0      	blx	r4
 80015ec:	e00a      	b.n	8001604 <ifx_i2c_pl_event_handler+0x434>
                else
                {
                    LOG_DL("[IFX-DL]: Sending re-sync after fatal error\n");
                    // Send re-sync to slave on error
                    //lint --e{534} suppress "As this is last step, no effect of checking return code"
                    ifx_i2c_dl_resync(p_ctx);
 80015ee:	68f8      	ldr	r0, [r7, #12]
 80015f0:	f7ff fd76 	bl	80010e0 <ifx_i2c_dl_resync>
                    p_ctx->dl.state = DL_STATE_ERROR;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2208      	movs	r2, #8
 80015f8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.error = 0;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                continue_state_machine = FALSE;
 8001604:	2300      	movs	r3, #0
 8001606:	773b      	strb	r3, [r7, #28]
            }
            break;
 8001608:	e00f      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2201      	movs	r2, #1
 800160e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 8001618:	2300      	movs	r3, #0
 800161a:	2200      	movs	r2, #0
 800161c:	2101      	movs	r1, #1
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	47a0      	blx	r4
                continue_state_machine = FALSE;
 8001622:	2300      	movs	r3, #0
 8001624:	773b      	strb	r3, [r7, #28]
                break;
 8001626:	e000      	b.n	800162a <ifx_i2c_pl_event_handler+0x45a>
            break;
 8001628:	bf00      	nop
        }
    } while (TRUE == continue_state_machine);
 800162a:	7f3b      	ldrb	r3, [r7, #28]
 800162c:	2b01      	cmp	r3, #1
 800162e:	f43f adeb 	beq.w	8001208 <ifx_i2c_pl_event_handler+0x38>
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 8001632:	bf00      	nop
 8001634:	bf00      	nop
 8001636:	3724      	adds	r7, #36	@ 0x24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd90      	pop	{r4, r7, pc}

0800163c <ifx_i2c_pl_init>:
_STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_input_ctx, optiga_lib_status_t event);

/// @endcond

optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	22bb      	movs	r2, #187	@ 0xbb
 800165a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	f892 24ba 	ldrb.w	r2, [r2, #1210]	@ 0x4ba
 800166a:	731a      	strb	r2, [r3, #12]
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = (void *)ifx_i2c_pl_pal_event_handler;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001672:	4a19      	ldr	r2, [pc, #100]	@ (80016d8 <ifx_i2c_pl_init+0x9c>)
 8001674:	609a      	str	r2, [r3, #8]
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	22c8      	movs	r2, #200	@ 0xc8
 800167a:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    if (TRUE == p_ctx->do_pal_init)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 34bf 	ldrb.w	r3, [r3, #1215]	@ 0x4bf
 8001684:	2b01      	cmp	r3, #1
 8001686:	d10b      	bne.n	80016a0 <ifx_i2c_pl_init+0x64>
    {
        // Initialize I2C driver
        if (PAL_STATUS_SUCCESS != pal_i2c_init(p_ctx->p_pal_i2c_ctx))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800168e:	4618      	mov	r0, r3
 8001690:	f004 fdce 	bl	8006230 <pal_i2c_init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d002      	beq.n	80016a0 <ifx_i2c_pl_init+0x64>
        {
            return (IFX_I2C_STACK_ERROR);
 800169a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800169e:	e016      	b.n	80016ce <ifx_i2c_pl_init+0x92>
        }
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d108      	bne.n	80016bc <ifx_i2c_pl_init+0x80>
    {
        //Set the soft reset request to initial state to read register
        p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2299      	movs	r2, #153	@ 0x99
 80016ae:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
        p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2205      	movs	r2, #5
 80016b6:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 80016ba:	e003      	b.n	80016c4 <ifx_i2c_pl_init+0x88>
    }
    else
    {
        p_ctx->pl.frame_state = PL_STATE_INIT;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    }

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 80016c4:	2100      	movs	r1, #0
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 fa84 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>

    return (IFX_I2C_STACK_SUCCESS);
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	08001ebd 	.word	0x08001ebd

080016dc <ifx_i2c_pl_send_frame>:

optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t frame_len)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	4613      	mov	r3, r2
 80016e8:	80fb      	strh	r3, [r7, #6]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d007      	beq.n	8001704 <ifx_i2c_pl_send_frame+0x28>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d002      	beq.n	8001704 <ifx_i2c_pl_send_frame+0x28>
    {
        return (IFX_I2C_STACK_ERROR);
 80016fe:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001702:	e010      	b.n	8001726 <ifx_i2c_pl_send_frame+0x4a>
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    p_ctx->pl.tx_frame_len = frame_len;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	88fa      	ldrh	r2, [r7, #6]
 8001718:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 800171c:	2100      	movs	r1, #0
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f000 fa58 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <ifx_i2c_pl_receive_frame>:

optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800173c:	2b01      	cmp	r3, #1
 800173e:	d007      	beq.n	8001750 <ifx_i2c_pl_receive_frame+0x22>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001746:	2b02      	cmp	r3, #2
 8001748:	d002      	beq.n	8001750 <ifx_i2c_pl_receive_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 800174a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800174e:	e008      	b.n	8001762 <ifx_i2c_pl_receive_frame+0x34>
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2202      	movs	r2, #2
 8001754:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8001758:	2100      	movs	r1, #0
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f000 fa3a 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <ifx_i2c_pl_read_register>:

    return (status);
}

_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	460b      	mov	r3, r1
 8001774:	70fb      	strb	r3, [r7, #3]
 8001776:	4613      	mov	r3, r2
 8001778:	803b      	strh	r3, [r7, #0]
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	78fa      	ldrb	r2, [r7, #3]
 800177e:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    p_ctx->pl.buffer_tx_len = 1;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2201      	movs	r2, #1
 8001786:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	883a      	ldrh	r2, [r7, #0]
 800178e:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2201      	movs	r2, #1
 8001796:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	22c8      	movs	r2, #200	@ 0xc8
 800179e:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 80017bc:	461a      	mov	r2, r3
 80017be:	f004 fd4d 	bl	800625c <pal_i2c_write>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <ifx_i2c_pl_write_register>:

_STATIC_H void ifx_i2c_pl_write_register(ifx_i2c_context_t * p_ctx,
                                         uint8_t reg_addr,
                                         uint16_t reg_len,
                                         const uint8_t * p_content)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b084      	sub	sp, #16
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	72fb      	strb	r3, [r7, #11]
 80017d8:	4613      	mov	r3, r2
 80017da:	813b      	strh	r3, [r7, #8]
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	7afa      	ldrb	r2, [r7, #11]
 80017e0:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80017ea:	3301      	adds	r3, #1
 80017ec:	893a      	ldrh	r2, [r7, #8]
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f00d fbb0 	bl	800ef56 <memcpy>
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 80017f6:	893b      	ldrh	r3, [r7, #8]
 80017f8:	3301      	adds	r3, #1
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2202      	movs	r2, #2
 8001806:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	22c8      	movs	r2, #200	@ 0xc8
 800180e:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2201      	movs	r2, #1
 8001816:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 800182c:	461a      	mov	r2, r3
 800182e:	f004 fd15 	bl	800625c <pal_i2c_write>
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <ifx_i2c_pl_status_poll_callback>:


_STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
    LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
    ifx_i2c_pl_read_register((ifx_i2c_context_t * )p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001842:	2204      	movs	r2, #4
 8001844:	2182      	movs	r1, #130	@ 0x82
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ff8f 	bl	800176a <ifx_i2c_pl_read_register>
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <ifx_i2c_pl_set_bit_rate>:

_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	460b      	mov	r3, r1
 800185e:	807b      	strh	r3, [r7, #2]
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	60bb      	str	r3, [r7, #8]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
    status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800187a:	887a      	ldrh	r2, [r7, #2]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f004 fd68 	bl	8006354 <pal_i2c_set_bitrate>
 8001884:	4603      	mov	r3, r0
 8001886:	81fb      	strh	r3, [r7, #14]
    // Restore callback
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	609a      	str	r2, [r3, #8]
    if (PAL_I2C_EVENT_SUCCESS != status)
 8001892:	89fb      	ldrh	r3, [r7, #14]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d019      	beq.n	80018cc <ifx_i2c_pl_set_bit_rate+0x78>
    {
        if (0 != (p_ctx->pl.retry_counter--))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 800189e:	1e5a      	subs	r2, r3, #1
 80018a0:	b291      	uxth	r1, r2
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d00b      	beq.n	80018c4 <ifx_i2c_pl_set_bit_rate+0x70>
        {
            LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
            pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80018b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	4908      	ldr	r1, [pc, #32]	@ (80018dc <ifx_i2c_pl_set_bit_rate+0x88>)
 80018ba:	f004 fe9d 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                                                    ifx_i2c_pl_negotiation_event_handler,
                                                   ((void * )p_ctx),
                                                   PL_POLLING_INVERVAL_US);
            status = IFX_I2C_STACK_BUSY;
 80018be:	2301      	movs	r3, #1
 80018c0:	81fb      	strh	r3, [r7, #14]
 80018c2:	e005      	b.n	80018d0 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
        else
        {
           status = IFX_I2C_STACK_ERROR;
 80018c4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80018c8:	81fb      	strh	r3, [r7, #14]
 80018ca:	e001      	b.n	80018d0 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
    }
    else
    {
        status = IFX_I2C_STACK_SUCCESS;
 80018cc:	2300      	movs	r3, #0
 80018ce:	81fb      	strh	r3, [r7, #14]
    }

    return (status);
 80018d0:	89fb      	ldrh	r3, [r7, #14]

}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	080018e1 	.word	0x080018e1

080018e0 <ifx_i2c_pl_negotiation_event_handler>:
_STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b08b      	sub	sp, #44	@ 0x2c
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 80018e8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80018ec:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	61bb      	str	r3, [r7, #24]
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	733b      	strb	r3, [r7, #12]
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001906:	b2db      	uxtb	r3, r3
 8001908:	737b      	strb	r3, [r7, #13]
    uint16_t buffer_len = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t slave_frequency;
    uint16_t slave_frame_len;
    uint8_t* p_buffer = NULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]

    do
    {
        continue_negotiation = FALSE;
 8001912:	2300      	movs	r3, #0
 8001914:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800191e:	2bbb      	cmp	r3, #187	@ 0xbb
 8001920:	d031      	beq.n	8001986 <ifx_i2c_pl_negotiation_event_handler+0xa6>
 8001922:	2bbb      	cmp	r3, #187	@ 0xbb
 8001924:	f300 8145 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001928:	2baa      	cmp	r3, #170	@ 0xaa
 800192a:	f000 812d 	beq.w	8001b88 <ifx_i2c_pl_negotiation_event_handler+0x2a8>
 800192e:	2baa      	cmp	r3, #170	@ 0xaa
 8001930:	f300 813f 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001934:	2b88      	cmp	r3, #136	@ 0x88
 8001936:	f000 8103 	beq.w	8001b40 <ifx_i2c_pl_negotiation_event_handler+0x260>
 800193a:	2b88      	cmp	r3, #136	@ 0x88
 800193c:	f300 8139 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001940:	2b77      	cmp	r3, #119	@ 0x77
 8001942:	f000 80c6 	beq.w	8001ad2 <ifx_i2c_pl_negotiation_event_handler+0x1f2>
 8001946:	2b77      	cmp	r3, #119	@ 0x77
 8001948:	f300 8133 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 800194c:	2b66      	cmp	r3, #102	@ 0x66
 800194e:	f000 809d 	beq.w	8001a8c <ifx_i2c_pl_negotiation_event_handler+0x1ac>
 8001952:	2b66      	cmp	r3, #102	@ 0x66
 8001954:	f300 812d 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001958:	2b55      	cmp	r3, #85	@ 0x55
 800195a:	f000 808d 	beq.w	8001a78 <ifx_i2c_pl_negotiation_event_handler+0x198>
 800195e:	2b55      	cmp	r3, #85	@ 0x55
 8001960:	f300 8127 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001964:	2b44      	cmp	r3, #68	@ 0x44
 8001966:	d040      	beq.n	80019ea <ifx_i2c_pl_negotiation_event_handler+0x10a>
 8001968:	2b44      	cmp	r3, #68	@ 0x44
 800196a:	f300 8122 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 800196e:	2b33      	cmp	r3, #51	@ 0x33
 8001970:	d031      	beq.n	80019d6 <ifx_i2c_pl_negotiation_event_handler+0xf6>
 8001972:	2b33      	cmp	r3, #51	@ 0x33
 8001974:	f300 811d 	bgt.w	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001978:	2b11      	cmp	r3, #17
 800197a:	f000 80cb 	beq.w	8001b14 <ifx_i2c_pl_negotiation_event_handler+0x234>
 800197e:	2b22      	cmp	r3, #34	@ 0x22
 8001980:	f000 80d4 	beq.w	8001b2c <ifx_i2c_pl_negotiation_event_handler+0x24c>
                // Negotiation between master and slave is complete
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
            }
            break;
            default:
                break;
 8001984:	e115      	b.n	8001bb2 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
 8001986:	2164      	movs	r1, #100	@ 0x64
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff63 	bl	8001854 <ifx_i2c_pl_set_bit_rate>
 800198e:	4603      	mov	r3, r0
 8001990:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001992:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001994:	2b00      	cmp	r3, #0
 8001996:	d107      	bne.n	80019a8 <ifx_i2c_pl_negotiation_event_handler+0xc8>
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	2233      	movs	r2, #51	@ 0x33
 800199c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 80019a0:	2301      	movs	r3, #1
 80019a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 80019a6:	e106      	b.n	8001bb6 <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                else if (IFX_I2C_STACK_ERROR == event)
 80019a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80019aa:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80019ae:	f040 8102 	bne.w	8001bb6 <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	22aa      	movs	r2, #170	@ 0xaa
 80019b6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	847b      	strh	r3, [r7, #34]	@ 0x22
                    pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_negotiation_event_handler,
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80019c8:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4980      	ldr	r1, [pc, #512]	@ (8001bd0 <ifx_i2c_pl_negotiation_event_handler+0x2f0>)
 80019d0:	f004 fe12 	bl	80065f8 <pal_os_event_register_callback_oneshot>
            break;
 80019d4:	e0ef      	b.n	8001bb6 <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_REG;
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	2244      	movs	r2, #68	@ 0x44
 80019da:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 80019de:	2204      	movs	r2, #4
 80019e0:	2184      	movs	r1, #132	@ 0x84
 80019e2:	69b8      	ldr	r0, [r7, #24]
 80019e4:	f7ff fec1 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 80019e8:	e0e8      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	b21a      	sxth	r2, r3
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	4313      	orrs	r3, r2
 80019fe:	b21b      	sxth	r3, r3
 8001a00:	82bb      	strh	r3, [r7, #20]
                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	743b      	strb	r3, [r7, #16]
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001a0c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a10:	d911      	bls.n	8001a36 <ifx_i2c_pl_negotiation_event_handler+0x156>
 8001a12:	8abb      	ldrh	r3, [r7, #20]
 8001a14:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a18:	d80d      	bhi.n	8001a36 <ifx_i2c_pl_negotiation_event_handler+0x156>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
 8001a1a:	2304      	movs	r3, #4
 8001a1c:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	2255      	movs	r2, #85	@ 0x55
 8001a22:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 8001a26:	f107 0310 	add.w	r3, r7, #16
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	2189      	movs	r1, #137	@ 0x89
 8001a2e:	69b8      	ldr	r0, [r7, #24]
 8001a30:	f7ff fecb 	bl	80017ca <ifx_i2c_pl_write_register>
 8001a34:	e01f      	b.n	8001a76 <ifx_i2c_pl_negotiation_event_handler+0x196>
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001a3c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a40:	d811      	bhi.n	8001a66 <ifx_i2c_pl_negotiation_event_handler+0x186>
 8001a42:	8abb      	ldrh	r3, [r7, #20]
 8001a44:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a48:	d90d      	bls.n	8001a66 <ifx_i2c_pl_negotiation_event_handler+0x186>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	2255      	movs	r2, #85	@ 0x55
 8001a52:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 8001a56:	f107 0310 	add.w	r3, r7, #16
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	2189      	movs	r1, #137	@ 0x89
 8001a5e:	69b8      	ldr	r0, [r7, #24]
 8001a60:	f7ff feb3 	bl	80017ca <ifx_i2c_pl_write_register>
 8001a64:	e007      	b.n	8001a76 <ifx_i2c_pl_negotiation_event_handler+0x196>
                    p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2266      	movs	r2, #102	@ 0x66
 8001a6a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001a74:	e0a2      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
 8001a76:	e0a1      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	2266      	movs	r2, #102	@ 0x66
 8001a7c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 8001a80:	2204      	movs	r2, #4
 8001a82:	2184      	movs	r1, #132	@ 0x84
 8001a84:	69b8      	ldr	r0, [r7, #24]
 8001a86:	f7ff fe70 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 8001a8a:	e097      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001a92:	021b      	lsls	r3, r3, #8
 8001a94:	b21a      	sxth	r2, r3
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001a9c:	b21b      	sxth	r3, r3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	82bb      	strh	r3, [r7, #20]
                if (p_ctx->frequency > slave_frequency)
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001aaa:	8aba      	ldrh	r2, [r7, #20]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d208      	bcs.n	8001ac2 <ifx_i2c_pl_negotiation_event_handler+0x1e2>
                    p_buffer = NULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	847b      	strh	r3, [r7, #34]	@ 0x22
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	22aa      	movs	r2, #170	@ 0xaa
 8001abc:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8001ac0:	e003      	b.n	8001aca <ifx_i2c_pl_negotiation_event_handler+0x1ea>
                    p_ctx->pl.negotiate_state = PL_INIT_AGREE_FREQ;
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	2277      	movs	r2, #119	@ 0x77
 8001ac6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                continue_negotiation = TRUE;
 8001aca:	2301      	movs	r3, #1
 8001acc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001ad0:	e074      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001ad8:	4619      	mov	r1, r3
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff feba 	bl	8001854 <ifx_i2c_pl_set_bit_rate>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001ae4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d107      	bne.n	8001afa <ifx_i2c_pl_negotiation_event_handler+0x21a>
                    p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	2211      	movs	r2, #17
 8001aee:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001af2:	2301      	movs	r3, #1
 8001af4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001af8:	e05f      	b.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0x2da>
                else if (IFX_I2C_STACK_ERROR == event)
 8001afa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001afc:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001b00:	d15b      	bne.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0x2da>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	22aa      	movs	r2, #170	@ 0xaa
 8001b06:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 8001b12:	e052      	b.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0x2da>
                p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	2222      	movs	r2, #34	@ 0x22
 8001b18:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_frame_size);
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	2202      	movs	r2, #2
 8001b22:	2181      	movs	r1, #129	@ 0x81
 8001b24:	69b8      	ldr	r0, [r7, #24]
 8001b26:	f7ff fe50 	bl	80017ca <ifx_i2c_pl_write_register>
            break;
 8001b2a:	e047      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_DATA_REG;
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	2288      	movs	r2, #136	@ 0x88
 8001b30:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_DATA_REG_LEN, PL_REG_LEN_DATA_REG_LEN);
 8001b34:	2202      	movs	r2, #2
 8001b36:	2181      	movs	r1, #129	@ 0x81
 8001b38:	69b8      	ldr	r0, [r7, #24]
 8001b3a:	f7ff fe16 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 8001b3e:	e03d      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	22aa      	movs	r2, #170	@ 0xaa
 8001b44:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	b21a      	sxth	r2, r3
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	f893 3149 	ldrb.w	r3, [r3, #329]	@ 0x149
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b21b      	sxth	r3, r3
 8001b5e:	82fb      	strh	r3, [r7, #22]
                if (p_ctx->frame_size >= slave_frame_len)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001b66:	8afa      	ldrh	r2, [r7, #22]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d805      	bhi.n	8001b78 <ifx_i2c_pl_negotiation_event_handler+0x298>
                    p_ctx->frame_size = slave_frame_len;
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	8afa      	ldrh	r2, [r7, #22]
 8001b70:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
                    event = IFX_I2C_STACK_SUCCESS;
 8001b74:	2300      	movs	r3, #0
 8001b76:	84fb      	strh	r3, [r7, #38]	@ 0x26
                p_buffer = NULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
                buffer_len = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	847b      	strh	r3, [r7, #34]	@ 0x22
                continue_negotiation = TRUE;
 8001b80:	2301      	movs	r3, #1
 8001b82:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001b86:	e019      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                if (IFX_I2C_STACK_SUCCESS == event)
 8001b88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d104      	bne.n	8001b98 <ifx_i2c_pl_negotiation_event_handler+0x2b8>
                    p_ctx->pl.frame_state = PL_STATE_READY;
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	2202      	movs	r2, #2
 8001b92:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8001b96:	e003      	b.n	8001ba0 <ifx_i2c_pl_negotiation_event_handler+0x2c0>
                    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001ba6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ba8:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	69b8      	ldr	r0, [r7, #24]
 8001bae:	47a0      	blx	r4
            break;
 8001bb0:	e004      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                break;
 8001bb2:	bf00      	nop
 8001bb4:	e002      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 8001bb6:	bf00      	nop
 8001bb8:	e000      	b.n	8001bbc <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 8001bba:	bf00      	nop
        }
    } while (FALSE != continue_negotiation);
 8001bbc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f47f aea6 	bne.w	8001912 <ifx_i2c_pl_negotiation_event_handler+0x32>
}
 8001bc6:	bf00      	nop
 8001bc8:	bf00      	nop
 8001bca:	372c      	adds	r7, #44	@ 0x2c
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd90      	pop	{r4, r7, pc}
 8001bd0:	080018e1 	.word	0x080018e1

08001bd4 <ifx_i2c_pl_frame_event_handler>:


_STATIC_H void ifx_i2c_pl_frame_event_handler(ifx_i2c_context_t * p_ctx, optiga_lib_status_t event)
{
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
 8001be0:	887b      	ldrh	r3, [r7, #2]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00c      	beq.n	8001c00 <ifx_i2c_pl_frame_event_handler+0x2c>
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2202      	movs	r2, #2
 8001bea:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001bf4:	8879      	ldrh	r1, [r7, #2]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	47a0      	blx	r4
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
            }
            break;
        }
    }
}
 8001bfe:	e0f0      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
        switch (p_ctx->pl.frame_state)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001c06:	3b01      	subs	r3, #1
 8001c08:	2b04      	cmp	r3, #4
 8001c0a:	f200 80dc 	bhi.w	8001dc6 <ifx_i2c_pl_frame_event_handler+0x1f2>
 8001c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c14 <ifx_i2c_pl_frame_event_handler+0x40>)
 8001c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c14:	08001c31 	.word	0x08001c31
 8001c18:	08001c39 	.word	0x08001c39
 8001c1c:	08001c57 	.word	0x08001c57
 8001c20:	08001da5 	.word	0x08001da5
 8001c24:	08001c29 	.word	0x08001c29
                ifx_i2c_pl_soft_reset(p_ctx);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f983 	bl	8001f34 <ifx_i2c_pl_soft_reset>
            break;
 8001c2e:	e0d8      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff fe55 	bl	80018e0 <ifx_i2c_pl_negotiation_event_handler>
            break;
 8001c36:	e0d4      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d105      	bne.n	8001c56 <ifx_i2c_pl_frame_event_handler+0x82>
                    ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	2182      	movs	r1, #130	@ 0x82
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff fd8b 	bl	800176a <ifx_i2c_pl_read_register>
                    break;
 8001c54:	e0c5      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                if ((PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d159      	bne.n	8001d14 <ifx_i2c_pl_frame_event_handler+0x140>
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d052      	beq.n	8001d14 <ifx_i2c_pl_frame_event_handler+0x140>
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001c74:	021b      	lsls	r3, r3, #8
 8001c76:	b21a      	sxth	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4313      	orrs	r3, r2
 8001c82:	b21b      	sxth	r3, r3
 8001c84:	827b      	strh	r3, [r7, #18]
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001c86:	8a7b      	ldrh	r3, [r7, #18]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d010      	beq.n	8001cae <ifx_i2c_pl_frame_event_handler+0xda>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001c92:	8a7a      	ldrh	r2, [r7, #18]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d80a      	bhi.n	8001cae <ifx_i2c_pl_frame_event_handler+0xda>
                        p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 8001ca0:	8a7b      	ldrh	r3, [r7, #18]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	2180      	movs	r1, #128	@ 0x80
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff fd5f 	bl	800176a <ifx_i2c_pl_read_register>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001cac:	e079      	b.n	8001da2 <ifx_i2c_pl_frame_event_handler+0x1ce>
                        current_time = pal_os_timer_get_time_in_milliseconds();
 8001cae:	f004 fd4e 	bl	800674e <pal_os_timer_get_time_in_milliseconds>
 8001cb2:	60f8      	str	r0, [r7, #12]
                        time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	617b      	str	r3, [r7, #20]
                        if (p_ctx->dl.frame_start_time > current_time)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d205      	bcs.n	8001cd8 <ifx_i2c_pl_frame_event_handler+0x104>
                                               p_ctx->dl.frame_start_time)) + 0x01;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                            time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	617b      	str	r3, [r7, #20]
                        if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d209      	bcs.n	8001cf8 <ifx_i2c_pl_frame_event_handler+0x124>
                            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001cea:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	493e      	ldr	r1, [pc, #248]	@ (8001dec <ifx_i2c_pl_frame_event_handler+0x218>)
 8001cf2:	f004 fc81 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001cf6:	e054      	b.n	8001da2 <ifx_i2c_pl_frame_event_handler+0x1ce>
                            p_ctx->pl.frame_state = PL_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                            p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001d06:	2300      	movs	r3, #0
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	47a0      	blx	r4
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001d12:	e046      	b.n	8001da2 <ifx_i2c_pl_frame_event_handler+0x1ce>
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d10e      	bne.n	8001d3c <ifx_i2c_pl_frame_event_handler+0x168>
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2204      	movs	r2, #4
 8001d22:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                    ifx_i2c_pl_write_register(p_ctx,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f8b3 2146 	ldrh.w	r2, [r3, #326]	@ 0x146
                                              (uint8_t * )p_ctx->pl.p_tx_frame);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
                    ifx_i2c_pl_write_register(p_ctx,
 8001d32:	2180      	movs	r1, #128	@ 0x80
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff fd48 	bl	80017ca <ifx_i2c_pl_write_register>
            break;
 8001d3a:	e052      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                    current_time = pal_os_timer_get_time_in_milliseconds();
 8001d3c:	f004 fd07 	bl	800674e <pal_os_timer_get_time_in_milliseconds>
 8001d40:	60f8      	str	r0, [r7, #12]
                    time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	617b      	str	r3, [r7, #20]
                    if (p_ctx->dl.frame_start_time > current_time)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d205      	bcs.n	8001d66 <ifx_i2c_pl_frame_event_handler+0x192>
                                           p_ctx->dl.frame_start_time)) + 0x01;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                        time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	617b      	str	r3, [r7, #20]
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d209      	bcs.n	8001d86 <ifx_i2c_pl_frame_event_handler+0x1b2>
                        pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001d78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	491b      	ldr	r1, [pc, #108]	@ (8001dec <ifx_i2c_pl_frame_event_handler+0x218>)
 8001d80:	f004 fc3a 	bl	80065f8 <pal_os_event_register_callback_oneshot>
            break;
 8001d84:	e02d      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                        p_ctx->pl.frame_state = PL_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001d94:	2300      	movs	r3, #0
 8001d96:	2200      	movs	r2, #0
 8001d98:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	47a0      	blx	r4
            break;
 8001da0:	e01f      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
 8001da2:	e01e      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
                                                    p_ctx->pl.buffer,
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	47a0      	blx	r4
            break;
 8001dc4:	e00d      	b.n	8001de2 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_INIT;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	47a0      	blx	r4
            break;
 8001de0:	bf00      	nop
}
 8001de2:	bf00      	nop
 8001de4:	371c      	adds	r7, #28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd90      	pop	{r4, r7, pc}
 8001dea:	bf00      	nop
 8001dec:	0800183b 	.word	0x0800183b

08001df0 <ifx_i2c_pal_poll_callback>:

_STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	60fb      	str	r3, [r7, #12]
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d10c      	bne.n	8001e20 <ifx_i2c_pal_poll_callback+0x30>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx_len);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8001e18:	461a      	mov	r2, r3
 8001e1a:	f004 fa1f 	bl	800625c <pal_i2c_write>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed  -> Restart Read Register -> Start TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
    }
}
 8001e1e:	e010      	b.n	8001e42 <ifx_i2c_pal_poll_callback+0x52>
    else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d10b      	bne.n	8001e42 <ifx_i2c_pal_poll_callback+0x52>
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	f004 fa4b 	bl	80062d8 <pal_i2c_read>
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <ifx_i2c_pl_guard_time_callback>:


_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	60fb      	str	r3, [r7, #12]
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d11f      	bne.n	8001ea0 <ifx_i2c_pl_guard_time_callback+0x56>
    {
        if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d110      	bne.n	8001e8c <ifx_i2c_pl_guard_time_callback+0x42>
        {
            LOG_PL("[IFX-PL]: GT done-> Start RX\n");
            p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
            //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
            pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001e84:	461a      	mov	r2, r3
 8001e86:	f004 fa27 	bl	80062d8 <pal_i2c_read>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 8001e8a:	e012      	b.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
        else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d10d      	bne.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
            ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 8001e96:	2100      	movs	r1, #0
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f7ff fe9b 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
}
 8001e9e:	e008      	b.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d103      	bne.n	8001eb2 <ifx_i2c_pl_guard_time_callback+0x68>
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 8001eaa:	2100      	movs	r1, #0
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f7ff fe91 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
}
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <ifx_i2c_pl_pal_event_handler>:

_STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	807b      	strh	r3, [r7, #2]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	60fb      	str	r3, [r7, #12]
    switch (event)
 8001ecc:	887b      	ldrh	r3, [r7, #2]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d01e      	beq.n	8001f10 <ifx_i2c_pl_pal_event_handler+0x54>
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	db25      	blt.n	8001f22 <ifx_i2c_pl_pal_event_handler+0x66>
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d822      	bhi.n	8001f22 <ifx_i2c_pl_pal_event_handler+0x66>
    {
        case PAL_I2C_EVENT_ERROR:
        case PAL_I2C_EVENT_BUSY:
            // Error event usually occurs when the device is in sleep mode and needs time to wake up
            if (p_local_ctx->pl.retry_counter--)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8001ee2:	1e5a      	subs	r2, r3, #1
 8001ee4:	b291      	uxth	r1, r2
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d009      	beq.n	8001f04 <ifx_i2c_pl_pal_event_handler+0x48>
            {
                LOG_PL("[IFX-PL]: PAL Error -> Continue polling\n");
                pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx,
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	490b      	ldr	r1, [pc, #44]	@ (8001f2c <ifx_i2c_pl_pal_event_handler+0x70>)
 8001efe:	f004 fb7b 	bl	80065f8 <pal_os_event_register_callback_oneshot>
            else
            {
                LOG_PL("[IFX-PL]: PAL Error -> Stop\n");
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
            }
            break;
 8001f02:	e00f      	b.n	8001f24 <ifx_i2c_pl_pal_event_handler+0x68>
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
 8001f04:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f7ff fe63 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
            break;
 8001f0e:	e009      	b.n	8001f24 <ifx_i2c_pl_pal_event_handler+0x68>

        case PAL_I2C_EVENT_SUCCESS:
            LOG_PL("[IFX-PL]: PAL Success -> Wait Guard Time\n");
            pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx, ifx_i2c_pl_guard_time_callback,
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001f16:	2332      	movs	r3, #50	@ 0x32
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	4905      	ldr	r1, [pc, #20]	@ (8001f30 <ifx_i2c_pl_pal_event_handler+0x74>)
 8001f1c:	f004 fb6c 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                                                    p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
            break;
 8001f20:	e000      	b.n	8001f24 <ifx_i2c_pl_pal_event_handler+0x68>
        default:
            break;
 8001f22:	bf00      	nop
    }
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	08001df1 	.word	0x08001df1
 8001f30:	08001e4b 	.word	0x08001e4b

08001f34 <ifx_i2c_pl_soft_reset>:


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
    uint8_t i2c_mode_value[2] = {0};
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	81bb      	strh	r3, [r7, #12]
    switch (p_ctx->pl.request_soft_reset)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 8001f46:	3b99      	subs	r3, #153	@ 0x99
 8001f48:	2b0a      	cmp	r3, #10
 8001f4a:	d85e      	bhi.n	800200a <ifx_i2c_pl_soft_reset+0xd6>
 8001f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f54 <ifx_i2c_pl_soft_reset+0x20>)
 8001f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f52:	bf00      	nop
 8001f54:	08001f81 	.word	0x08001f81
 8001f58:	0800200b 	.word	0x0800200b
 8001f5c:	0800200b 	.word	0x0800200b
 8001f60:	0800200b 	.word	0x0800200b
 8001f64:	0800200b 	.word	0x0800200b
 8001f68:	0800200b 	.word	0x0800200b
 8001f6c:	0800200b 	.word	0x0800200b
 8001f70:	0800200b 	.word	0x0800200b
 8001f74:	08001ff9 	.word	0x08001ff9
 8001f78:	08001f95 	.word	0x08001f95
 8001f7c:	08001fdd 	.word	0x08001fdd
    {
        case PL_INIT_GET_STATUS_REG:
        {
            p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	22a2      	movs	r2, #162	@ 0xa2
 8001f84:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            //Read the status register to check if soft reset is supported
            ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001f88:	2204      	movs	r2, #4
 8001f8a:	2182      	movs	r1, #130	@ 0x82
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff fbec 	bl	800176a <ifx_i2c_pl_read_register>
            break;
 8001f92:	e03b      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_WRITE:
        {
            //Mask for soft reset bit(5th bit) from the 1st byte of status register
            p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d10b      	bne.n	8001fc8 <ifx_i2c_pl_soft_reset+0x94>
            {
                p_ctx->pl.request_soft_reset = PL_RESET_STARTUP;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	22a3      	movs	r2, #163	@ 0xa3
 8001fb4:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
                //Write 88 register with 0 value
                ifx_i2c_pl_write_register(p_ctx, PL_REG_SOFT_RESET, PL_REG_LEN_SOFT_RESET, i2c_mode_value);
 8001fb8:	f107 030c 	add.w	r3, r7, #12
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	2188      	movs	r1, #136	@ 0x88
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff fc02 	bl	80017ca <ifx_i2c_pl_write_register>
            {
                //Soft reset is not supported by the slave
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
            }
            break;
 8001fc6:	e021      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
 8001fd0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff fdfd 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
            break;
 8001fda:	e017      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_STARTUP:
        {
            p_ctx->pl.request_soft_reset= PL_RESET_INIT;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	22a1      	movs	r2, #161	@ 0xa1
 8001fe0:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_soft_reset,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001fea:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	4908      	ldr	r1, [pc, #32]	@ (8002014 <ifx_i2c_pl_soft_reset+0xe0>)
 8001ff2:	f004 fb01 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                                                   (void * )p_ctx,
                                                   STARTUP_TIME_MSEC);
            break;
 8001ff6:	e009      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_INIT:
        {
            p_ctx->pl.frame_state = PL_STATE_INIT;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
            ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8002000:	2100      	movs	r1, #0
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff fde6 	bl	8001bd4 <ifx_i2c_pl_frame_event_handler>
            break;
 8002008:	e000      	b.n	800200c <ifx_i2c_pl_soft_reset+0xd8>
        }
        default:
            break;
 800200a:	bf00      	nop
    }
}
 800200c:	bf00      	nop
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	08001f35 	.word	0x08001f35

08002018 <ifx_i2c_prl_init>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002022:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002026:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Init\n");

    p_ctx->tl.state = PRL_STATE_UNINIT;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    do
    {
        // Initialize transport layer (and register event handler)
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
 8002030:	491c      	ldr	r1, [pc, #112]	@ (80020a4 <ifx_i2c_prl_init+0x8c>)
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f001 faa0 	bl	8003578 <ifx_i2c_tl_init>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d12b      	bne.n	8002096 <ifx_i2c_prl_init+0x7e>
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800204a:	2b11      	cmp	r3, #17
 800204c:	d104      	bne.n	8002058 <ifx_i2c_prl_init+0x40>
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_NOT_DONE;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 8002056:	e003      	b.n	8002060 <ifx_i2c_prl_init+0x48>
        }
        else
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        }
        p_ctx->prl.state = PRL_STATE_IDLE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2211      	movs	r2, #17
 8002084:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2211      	movs	r2, #17
 800208c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        return_status = IFX_I2C_STACK_SUCCESS;
 8002090:	2300      	movs	r3, #0
 8002092:	81fb      	strh	r3, [r7, #14]
 8002094:	e000      	b.n	8002098 <ifx_i2c_prl_init+0x80>
            break;
 8002096:	bf00      	nop
    } while (FALSE);
    
    return (return_status);
 8002098:	89fb      	ldrh	r3, [r7, #14]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	08002c21 	.word	0x08002c21

080020a8 <ifx_i2c_prl_close>:

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80020b2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80020b6:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Close\n");
    do
    {
        // Presentation Layer must be idle
        if (PRL_STATE_IDLE != p_ctx->prl.state)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d12e      	bne.n	8002120 <ifx_i2c_prl_close+0x78>
        {
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 80020ce:	2b33      	cmp	r3, #51	@ 0x33
 80020d0:	d109      	bne.n	80020e6 <ifx_i2c_prl_close+0x3e>
        {
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80020d6:	2300      	movs	r3, #0
 80020d8:	2200      	movs	r2, #0
 80020da:	2100      	movs	r1, #0
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	47a0      	blx	r4
            return_status = IFX_I2C_STACK_SUCCESS;
 80020e0:	2300      	movs	r3, #0
 80020e2:	81fb      	strh	r3, [r7, #14]
            break;
 80020e4:	e01d      	b.n	8002122 <ifx_i2c_prl_close+0x7a>
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d118      	bne.n	8002122 <ifx_i2c_prl_close+0x7a>
            (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 80020f6:	2b22      	cmp	r3, #34	@ 0x22
 80020f8:	d113      	bne.n	8002122 <ifx_i2c_prl_close+0x7a>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2208      	movs	r2, #8
 80020fe:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            ifx_i2c_prl_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, p_ctx->prl.prl_txrx_buffer, 1);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
 8002110:	2301      	movs	r3, #1
 8002112:	2100      	movs	r1, #0
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fd83 	bl	8002c20 <ifx_i2c_prl_event_handler>
            return_status = IFX_I2C_STACK_SUCCESS;
 800211a:	2300      	movs	r3, #0
 800211c:	81fb      	strh	r3, [r7, #14]
            break;
 800211e:	e000      	b.n	8002122 <ifx_i2c_prl_close+0x7a>
            break;
 8002120:	bf00      	nop
        }
    } while (FALSE);
    return (return_status);
 8002122:	89fb      	ldrh	r3, [r7, #14]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	bd90      	pop	{r4, r7, pc}

0800212c <ifx_i2c_prl_transceive>:
optiga_lib_status_t ifx_i2c_prl_transceive(ifx_i2c_context_t * p_ctx,
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	4613      	mov	r3, r2
 800213a:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800213c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002140:	82fb      	strh	r3, [r7, #22]
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d05a      	beq.n	80021fe <ifx_i2c_prl_transceive+0xd2>
 8002148:	88fb      	ldrh	r3, [r7, #6]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d057      	beq.n	80021fe <ifx_i2c_prl_transceive+0xd2>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002154:	2b01      	cmp	r3, #1
 8002156:	d152      	bne.n	80021fe <ifx_i2c_prl_transceive+0xd2>
        {
            break;
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800215e:	2b11      	cmp	r3, #17
 8002160:	d10d      	bne.n	800217e <ifx_i2c_prl_transceive+0x52>
            (PRL_RESTORE_NOT_DONE == p_ctx->prl.restore_context_flag))
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8002168:	2b00      	cmp	r3, #0
 800216a:	d108      	bne.n	800217e <ifx_i2c_prl_transceive+0x52>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2208      	movs	r2, #8
 8002170:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
 800217c:	e003      	b.n	8002186 <ifx_i2c_prl_transceive+0x5a>
        }
        else
        {
            p_ctx->prl.state = PRL_STATE_START;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2202      	movs	r2, #2
 8002182:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        }
        p_ctx->prl.p_actual_payload = p_tx_data;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	68ba      	ldr	r2, [r7, #8]
 800218a:	635a      	str	r2, [r3, #52]	@ 0x34
        p_ctx->prl.actual_payload_length = tx_data_len;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	88fa      	ldrh	r2, [r7, #6]
 8002190:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d006      	beq.n	80021b0 <ifx_i2c_prl_transceive+0x84>
            (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 80021a8:	f003 0303 	and.w	r3, r3, #3
        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	d103      	bne.n	80021b8 <ifx_i2c_prl_transceive+0x8c>
        {
            p_ctx->prl.p_recv_payload_buffer = p_rx_data;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	639a      	str	r2, [r3, #56]	@ 0x38
 80021b6:	e003      	b.n	80021c0 <ifx_i2c_prl_transceive+0x94>
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	1d1a      	adds	r2, r3, #4
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6a3a      	ldr	r2, [r7, #32]
 80021c4:	63da      	str	r2, [r3, #60]	@ 0x3c
        p_ctx->prl.data_retransmit_counter = 0;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        p_ctx->prl.trans_repeat_status = FALSE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
        p_ctx->prl.decryption_failure_counter = 0;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2211      	movs	r2, #17
 80021ea:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

        ifx_i2c_prl_event_handler(p_ctx,
 80021ee:	88fb      	ldrh	r3, [r7, #6]
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	2100      	movs	r1, #0
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 fd13 	bl	8002c20 <ifx_i2c_prl_event_handler>
                                  IFX_I2C_STACK_SUCCESS,
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;
 80021fa:	2300      	movs	r3, #0
 80021fc:	82fb      	strh	r3, [r7, #22]

    } while (FALSE);
    return (return_status);
 80021fe:	8afb      	ldrh	r3, [r7, #22]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <ifx_i2c_prl_prf>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b09e      	sub	sp, #120	@ 0x78
 800220c:	af06      	add	r7, sp, #24
 800220e:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002210:	f240 1307 	movw	r3, #263	@ 0x107
 8002214:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint8_t label_input[] = PRL_LABEL;
 8002218:	4b24      	ldr	r3, [pc, #144]	@ (80022ac <ifx_i2c_prl_prf+0xa4>)
 800221a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800221e:	461d      	mov	r5, r3
 8002220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002224:	682b      	ldr	r3, [r5, #0]
 8002226:	7023      	strb	r3, [r4, #0]
    uint8_t secret_input[OPTIGA_SHARED_SECRET_MAX_LENGTH];
    uint16_t shared_secret_length;
    do
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	f107 020a 	add.w	r2, r7, #10
 8002234:	f107 010c 	add.w	r1, r7, #12
 8002238:	4618      	mov	r0, r3
 800223a:	f004 f917 	bl	800646c <pal_os_datastore_read>
 800223e:	4603      	mov	r3, r0
 8002240:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
                                              secret_input,
                                              &shared_secret_length);
        if (PAL_STATUS_SUCCESS != return_status)
 8002244:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8002248:	2b00      	cmp	r3, #0
 800224a:	d004      	beq.n	8002256 <ifx_i2c_prl_prf+0x4e>
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 800224c:	f240 1307 	movw	r3, #263	@ 0x107
 8002250:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            break;
 8002254:	e024      	b.n	80022a0 <ifx_i2c_prl_prf+0x98>
        }
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 8002256:	8978      	ldrh	r0, [r7, #10]
                                                           shared_secret_length,
                                                           label_input,
                                                           sizeof(label_input) - 1,
                                                           p_ctx->prl.random,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3380      	adds	r3, #128	@ 0x80
                                                           sizeof(p_ctx->prl.random),
                                                           p_ctx->prl.session_key,
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	3258      	adds	r2, #88	@ 0x58
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 8002260:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8002264:	f107 010c 	add.w	r1, r7, #12
 8002268:	2528      	movs	r5, #40	@ 0x28
 800226a:	9504      	str	r5, [sp, #16]
 800226c:	9203      	str	r2, [sp, #12]
 800226e:	2220      	movs	r2, #32
 8002270:	9202      	str	r2, [sp, #8]
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2310      	movs	r3, #16
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	4623      	mov	r3, r4
 800227a:	4602      	mov	r2, r0
 800227c:	2000      	movs	r0, #0
 800227e:	f003 ff0a 	bl	8006096 <pal_crypt_tls_prf_sha256>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <ifx_i2c_prl_prf+0x88>
                                                           sizeof(p_ctx->prl.session_key)))
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002288:	f240 1307 	movw	r3, #263	@ 0x107
 800228c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        }
        memset(secret_input, 0, shared_secret_length);
 8002290:	897b      	ldrh	r3, [r7, #10]
 8002292:	461a      	mov	r2, r3
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f00c fe16 	bl	800eecc <memset>

    } while (FALSE);
    return (return_status);
 80022a0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3760      	adds	r7, #96	@ 0x60
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bdb0      	pop	{r4, r5, r7, pc}
 80022ac:	0800fbf0 	.word	0x0800fbf0

080022b0 <ifx_i2c_prl_form_associated_data>:

_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	607a      	str	r2, [r7, #4]
 80022ba:	461a      	mov	r2, r3
 80022bc:	460b      	mov	r3, r1
 80022be:	817b      	strh	r3, [r7, #10]
 80022c0:	4613      	mov	r3, r2
 80022c2:	727b      	strb	r3, [r7, #9]
    p_ctx->prl.associate_data[0] = sctr;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	7a7a      	ldrb	r2, [r7, #9]
 80022c8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	33a1      	adds	r3, #161	@ 0xa1
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f003 fd45 	bl	8005d62 <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	33a6      	adds	r3, #166	@ 0xa6
 80022e8:	897a      	ldrh	r2, [r7, #10]
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f003 fd21 	bl	8005d34 <optiga_common_set_uint16>
}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <ifx_i2c_prl_encrypt_msg>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_encrypt_msg(ifx_i2c_context_t * p_ctx,
                                                      uint8_t * p_data,
                                                      uint16_t data_len,
                                                      uint32_t seq_number,
                                                      uint8_t sctr)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b08e      	sub	sp, #56	@ 0x38
 80022fe:	af06      	add	r7, sp, #24
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	603b      	str	r3, [r7, #0]
 8002306:	4613      	mov	r3, r2
 8002308:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800230a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800230e:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
 8002310:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002314:	88f9      	ldrh	r1, [r7, #6]
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff ffc9 	bl	80022b0 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	3378      	adds	r3, #120	@ 0x78
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	3304      	adds	r3, #4
 800232c:	6839      	ldr	r1, [r7, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f003 fd17 	bl	8005d62 <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
                                                                p_data,
                                                                data_len,
                                                                &p_ctx->prl.
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f103 0058 	add.w	r0, r3, #88	@ 0x58
                                                                session_key[PRL_MASTER_ENCRYPTION_KEY_OFFSET],
                                                                nonce_data, PRL_MASTER_NONCE_LENGTH + 
                                                                PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
 800233e:	88f9      	ldrh	r1, [r7, #6]
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	9205      	str	r2, [sp, #20]
 8002344:	2208      	movs	r2, #8
 8002346:	9204      	str	r2, [sp, #16]
 8002348:	2208      	movs	r2, #8
 800234a:	9203      	str	r2, [sp, #12]
 800234c:	9302      	str	r3, [sp, #8]
 800234e:	2308      	movs	r3, #8
 8002350:	9301      	str	r3, [sp, #4]
 8002352:	f107 0314 	add.w	r3, r7, #20
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	4603      	mov	r3, r0
 800235a:	460a      	mov	r2, r1
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	2000      	movs	r0, #0
 8002360:	f003 febf 	bl	80060e2 <pal_crypt_encrypt_aes128_ccm>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d102      	bne.n	8002370 <ifx_i2c_prl_encrypt_msg+0x76>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                p_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 800236a:	2300      	movs	r3, #0
 800236c:	83fb      	strh	r3, [r7, #30]
 800236e:	e000      	b.n	8002372 <ifx_i2c_prl_encrypt_msg+0x78>
            break;
 8002370:	bf00      	nop
    } while (FALSE);
    return (return_status);
 8002372:	8bfb      	ldrh	r3, [r7, #30]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3720      	adds	r7, #32
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <ifx_i2c_prl_decrypt_msg>:
                                                      uint32_t seq_number,
                                                      uint8_t * out_data,
                                                      uint8_t decrypt_key_offset,
                                                      uint8_t decrypt_nonce_offset,
                                                      uint8_t sctr)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08e      	sub	sp, #56	@ 0x38
 8002380:	af06      	add	r7, sp, #24
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 800238c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002390:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
 8002392:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002396:	88f9      	ldrh	r1, [r7, #6]
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f7ff ff88 	bl	80022b0 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 80023a0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023a4:	3358      	adds	r3, #88	@ 0x58
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4413      	add	r3, r2
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 80023ae:	f107 0314 	add.w	r3, r7, #20
 80023b2:	3304      	adds	r3, #4
 80023b4:	6839      	ldr	r1, [r7, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f003 fcd3 	bl	8005d62 <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	3308      	adds	r3, #8
 80023c0:	b299      	uxth	r1, r3
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
 80023c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023c6:	3358      	adds	r3, #88	@ 0x58
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	18d0      	adds	r0, r2, r3
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 80023d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023d2:	9205      	str	r2, [sp, #20]
 80023d4:	2208      	movs	r2, #8
 80023d6:	9204      	str	r2, [sp, #16]
 80023d8:	2208      	movs	r2, #8
 80023da:	9203      	str	r2, [sp, #12]
 80023dc:	9302      	str	r3, [sp, #8]
 80023de:	2308      	movs	r3, #8
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	4603      	mov	r3, r0
 80023ea:	460a      	mov	r2, r1
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	2000      	movs	r0, #0
 80023f0:	f003 fe98 	bl	8006124 <pal_crypt_decrypt_aes128_ccm>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d102      	bne.n	8002400 <ifx_i2c_prl_decrypt_msg+0x84>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                out_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 80023fa:	2300      	movs	r3, #0
 80023fc:	83fb      	strh	r3, [r7, #30]
 80023fe:	e000      	b.n	8002402 <ifx_i2c_prl_decrypt_msg+0x86>
            break;
 8002400:	bf00      	nop
    } while (FALSE);
    return (return_status);
 8002402:	8bfb      	ldrh	r3, [r7, #30]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3720      	adds	r7, #32
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <ifx_i2c_prl_send_alert>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af02      	add	r7, sp, #8
 8002412:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_STACK_SUCCESS;
 8002414:	2300      	movs	r3, #0
 8002416:	81fb      	strh	r3, [r7, #14]
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002426:	2b04      	cmp	r3, #4
 8002428:	d134      	bne.n	8002494 <ifx_i2c_prl_send_alert+0x88>
        {
            p_ctx->prl.decryption_failure_counter++;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8002430:	3301      	adds	r3, #1
 8002432:	b2da      	uxtb	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
            p_ctx->prl.state = PRL_STATE_VERIFY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2203      	movs	r2, #3
 800243e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002454:	b2da      	uxtb	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3354      	adds	r3, #84	@ 0x54
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	4613      	mov	r3, r2
 800247a:	2201      	movs	r2, #1
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f001 f8a9 	bl	80035d4 <ifx_i2c_tl_transceive>
 8002482:	4603      	mov	r3, r0
 8002484:	81fb      	strh	r3, [r7, #14]
                                                  1,
                                                  p_ctx->prl.p_recv_payload_buffer,
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002490:	801a      	strh	r2, [r3, #0]
 8002492:	e00d      	b.n	80024b0 <ifx_i2c_prl_send_alert+0xa4>
        }
        else
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800249a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	22ff      	movs	r2, #255	@ 0xff
 80024aa:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
            break;
 80024ae:	bf00      	nop
        }

    } while (FALSE);
    return (return_status);
 80024b0:	89fb      	ldrh	r3, [r7, #14]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <ifx_i2c_prl_do_handshake>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_handshake(ifx_i2c_context_t * p_ctx, const uint8_t * p_data)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b08a      	sub	sp, #40	@ 0x28
 80024be:	af04      	add	r7, sp, #16
 80024c0:	6078      	str	r0, [r7, #4]
 80024c2:	6039      	str	r1, [r7, #0]
    uint8_t sseq[4];
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80024c4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80024c8:	82fb      	strh	r3, [r7, #22]
    uint32_t exit_machine = FALSE;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
    LOG_PRL("[IFX-PRL]: Do Handshake \n");

    do
    {
        switch (p_ctx->prl.hs_state)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 80024d4:	2b55      	cmp	r3, #85	@ 0x55
 80024d6:	f000 8178 	beq.w	80027ca <ifx_i2c_prl_do_handshake+0x310>
 80024da:	2b55      	cmp	r3, #85	@ 0x55
 80024dc:	f300 817f 	bgt.w	80027de <ifx_i2c_prl_do_handshake+0x324>
 80024e0:	2b44      	cmp	r3, #68	@ 0x44
 80024e2:	f000 8100 	beq.w	80026e6 <ifx_i2c_prl_do_handshake+0x22c>
 80024e6:	2b44      	cmp	r3, #68	@ 0x44
 80024e8:	f300 8179 	bgt.w	80027de <ifx_i2c_prl_do_handshake+0x324>
 80024ec:	2b33      	cmp	r3, #51	@ 0x33
 80024ee:	f000 8095 	beq.w	800261c <ifx_i2c_prl_do_handshake+0x162>
 80024f2:	2b33      	cmp	r3, #51	@ 0x33
 80024f4:	f300 8173 	bgt.w	80027de <ifx_i2c_prl_do_handshake+0x324>
 80024f8:	2b11      	cmp	r3, #17
 80024fa:	d002      	beq.n	8002502 <ifx_i2c_prl_do_handshake+0x48>
 80024fc:	2b22      	cmp	r3, #34	@ 0x22
 80024fe:	d034      	beq.n	800256a <ifx_i2c_prl_do_handshake+0xb0>
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                exit_machine = FALSE;
            }
            break;
            default:
            break;
 8002500:	e16d      	b.n	80027de <ifx_i2c_prl_do_handshake+0x324>
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2226      	movs	r2, #38	@ 0x26
 8002526:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3354      	adds	r3, #84	@ 0x54
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	4613      	mov	r3, r2
 800253e:	2202      	movs	r2, #2
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f001 f847 	bl	80035d4 <ifx_i2c_tl_transceive>
 8002546:	4603      	mov	r3, r0
 8002548:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 800254a:	8afb      	ldrh	r3, [r7, #22]
 800254c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002550:	d106      	bne.n	8002560 <ifx_i2c_prl_do_handshake+0xa6>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2255      	movs	r2, #85	@ 0x55
 8002556:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800255a:	2301      	movs	r3, #1
 800255c:	613b      	str	r3, [r7, #16]
                    break;
 800255e:	e13f      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_HELLO;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2222      	movs	r2, #34	@ 0x22
 8002564:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 8002568:	e13a      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                exit_machine = TRUE;
 800256a:	2301      	movs	r3, #1
 800256c:	613b      	str	r3, [r7, #16]
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002576:	2b00      	cmp	r3, #0
 8002578:	d105      	bne.n	8002586 <ifx_i2c_prl_do_handshake+0xcc>
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	f003 0344 	and.w	r3, r3, #68	@ 0x44
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00e      	beq.n	80025a4 <ifx_i2c_prl_do_handshake+0xea>
                    (1 == p_ctx->prl.prl_receive_length)))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 800258c:	2b01      	cmp	r3, #1
 800258e:	d109      	bne.n	80025a4 <ifx_i2c_prl_do_handshake+0xea>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002590:	f240 1307 	movw	r3, #263	@ 0x107
 8002594:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	22ff      	movs	r2, #255	@ 0xff
 800259a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
                    break;
 80025a2:	e11d      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80025aa:	2b26      	cmp	r3, #38	@ 0x26
 80025ac:	d108      	bne.n	80025c0 <ifx_i2c_prl_do_handshake+0x106>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d104      	bne.n	80025c0 <ifx_i2c_prl_do_handshake+0x106>
                    (PROTOCOL_VERSION_PRE_SHARED_SECRET != p_data[PRL_PROTOCOL_VERSION_OFFSET]))
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	3301      	adds	r3, #1
 80025ba:	781b      	ldrb	r3, [r3, #0]
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d004      	beq.n	80025ca <ifx_i2c_prl_do_handshake+0x110>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2255      	movs	r2, #85	@ 0x55
 80025c4:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 80025c8:	e10a      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	3322      	adds	r3, #34	@ 0x22
 80025ce:	4618      	mov	r0, r3
 80025d0:	f003 fbe8 	bl	8005da4 <optiga_common_get_uint32>
 80025d4:	4602      	mov	r2, r0
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	649a      	str	r2, [r3, #72]	@ 0x48
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	64da      	str	r2, [r3, #76]	@ 0x4c
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	3302      	adds	r3, #2
 80025ec:	2220      	movs	r2, #32
 80025ee:	4619      	mov	r1, r3
 80025f0:	f00c fcb1 	bl	800ef56 <memcpy>
                return_status = ifx_i2c_prl_prf(p_ctx);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff fe07 	bl	8002208 <ifx_i2c_prl_prf>
 80025fa:	4603      	mov	r3, r0
 80025fc:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 80025fe:	8afb      	ldrh	r3, [r7, #22]
 8002600:	f240 1207 	movw	r2, #263	@ 0x107
 8002604:	4293      	cmp	r3, r2
 8002606:	d104      	bne.n	8002612 <ifx_i2c_prl_do_handshake+0x158>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2255      	movs	r2, #85	@ 0x55
 800260c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 8002610:	e0e6      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_SEND_FINISHED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2233      	movs	r2, #51	@ 0x33
 8002616:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 800261a:	e0e1      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2208      	movs	r2, #8
 8002620:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                exit_machine = FALSE;
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f103 00ad 	add.w	r0, r3, #173	@ 0xad
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3380      	adds	r3, #128	@ 0x80
 8002632:	2220      	movs	r2, #32
 8002634:	4619      	mov	r1, r3
 8002636:	f00c fc8e 	bl	800ef56 <memcpy>
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH + IFX_I2C_PRL_HEADER_SIZE],
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f103 02cd 	add.w	r2, r3, #205	@ 0xcd
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002644:	4619      	mov	r1, r3
 8002646:	4610      	mov	r0, r2
 8002648:	f003 fb8b 	bl	8005d62 <optiga_common_set_uint32>
                return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f103 01ad 	add.w	r1, r3, #173	@ 0xad
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	4613      	mov	r3, r2
 8002660:	2224      	movs	r2, #36	@ 0x24
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff fe49 	bl	80022fa <ifx_i2c_prl_encrypt_msg>
 8002668:	4603      	mov	r3, r0
 800266a:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 800266c:	8afb      	ldrh	r3, [r7, #22]
 800266e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002672:	d106      	bne.n	8002682 <ifx_i2c_prl_do_handshake+0x1c8>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2255      	movs	r2, #85	@ 0x55
 8002678:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800267c:	2301      	movs	r3, #1
 800267e:	613b      	str	r3, [r7, #16]
                    break;
 8002680:	e0ae      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002698:	4619      	mov	r1, r3
 800269a:	4610      	mov	r0, r2
 800269c:	f003 fb61 	bl	8005d62 <optiga_common_set_uint32>
                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2231      	movs	r2, #49	@ 0x31
 80026a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3354      	adds	r3, #84	@ 0x54
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	4613      	mov	r3, r2
 80026bc:	2231      	movs	r2, #49	@ 0x31
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 ff88 	bl	80035d4 <ifx_i2c_tl_transceive>
 80026c4:	4603      	mov	r3, r0
 80026c6:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_SUCCESS != return_status)
 80026c8:	8afb      	ldrh	r3, [r7, #22]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <ifx_i2c_prl_do_handshake+0x222>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2255      	movs	r2, #85	@ 0x55
 80026d2:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80026d6:	2301      	movs	r3, #1
 80026d8:	613b      	str	r3, [r7, #16]
                    break;
 80026da:	e081      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_FINISHED;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2244      	movs	r2, #68	@ 0x44
 80026e0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 80026e4:	e07c      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b08      	cmp	r3, #8
 80026ec:	d104      	bne.n	80026f8 <ifx_i2c_prl_do_handshake+0x23e>
                    ((PRL_FINISHED_DATA_LENGTH + 1) != p_ctx->prl.prl_receive_length))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80026f4:	2b31      	cmp	r3, #49	@ 0x31
 80026f6:	d006      	beq.n	8002706 <ifx_i2c_prl_do_handshake+0x24c>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2255      	movs	r2, #85	@ 0x55
 80026fc:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002700:	2301      	movs	r3, #1
 8002702:	613b      	str	r3, [r7, #16]
                    break;
 8002704:	e06c      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	3301      	adds	r3, #1
 800270a:	4618      	mov	r0, r3
 800270c:	f003 fb4a 	bl	8005da4 <optiga_common_get_uint32>
 8002710:	4602      	mov	r2, r0
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	645a      	str	r2, [r3, #68]	@ 0x44
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	1d59      	adds	r1, r3, #5
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
                                                        p_ctx->prl.prl_txrx_buffer,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	33a8      	adds	r3, #168	@ 0xa8
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 8002728:	9203      	str	r2, [sp, #12]
 800272a:	2224      	movs	r2, #36	@ 0x24
 800272c:	9202      	str	r2, [sp, #8]
 800272e:	2210      	movs	r2, #16
 8002730:	9201      	str	r2, [sp, #4]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	4603      	mov	r3, r0
 8002736:	2224      	movs	r2, #36	@ 0x24
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff fe1f 	bl	800237c <ifx_i2c_prl_decrypt_msg>
 800273e:	4603      	mov	r3, r0
 8002740:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 8002742:	8afb      	ldrh	r3, [r7, #22]
 8002744:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002748:	d106      	bne.n	8002758 <ifx_i2c_prl_do_handshake+0x29e>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2255      	movs	r2, #85	@ 0x55
 800274e:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002752:	2301      	movs	r3, #1
 8002754:	613b      	str	r3, [r7, #16]
                    break;
 8002756:	e043      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                optiga_common_set_uint32(sseq, p_ctx->prl.master_sequence_number);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	4611      	mov	r1, r2
 8002762:	4618      	mov	r0, r3
 8002764:	f003 fafd 	bl	8005d62 <optiga_common_set_uint32>
                if (0 != (memcmp(p_ctx->prl.random, p_ctx->prl.prl_txrx_buffer, PRL_RANDOM_DATA_LENGTH)))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	33a8      	adds	r3, #168	@ 0xa8
 8002772:	2220      	movs	r2, #32
 8002774:	4619      	mov	r1, r3
 8002776:	f00c fb99 	bl	800eeac <memcmp>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d009      	beq.n	8002794 <ifx_i2c_prl_do_handshake+0x2da>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002780:	f240 1307 	movw	r3, #263	@ 0x107
 8002784:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2255      	movs	r2, #85	@ 0x55
 800278a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800278e:	2301      	movs	r3, #1
 8002790:	613b      	str	r3, [r7, #16]
                    break;
 8002792:	e025      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                if (0 != (memcmp(sseq, &p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH], PRL_SEQ_NUMBER_LENGTH)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f103 01c8 	add.w	r1, r3, #200	@ 0xc8
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	2204      	movs	r2, #4
 80027a0:	4618      	mov	r0, r3
 80027a2:	f00c fb83 	bl	800eeac <memcmp>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d009      	beq.n	80027c0 <ifx_i2c_prl_do_handshake+0x306>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 80027ac:	f240 1307 	movw	r3, #263	@ 0x107
 80027b0:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2255      	movs	r2, #85	@ 0x55
 80027b6:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80027ba:	2301      	movs	r3, #1
 80027bc:	613b      	str	r3, [r7, #16]
                    break;
 80027be:	e00f      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 80027c8:	e00a      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
                return_status = IFX_I2C_HANDSHAKE_ERROR;
 80027ca:	f240 1307 	movw	r3, #263	@ 0x107
 80027ce:	82fb      	strh	r3, [r7, #22]
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	22ff      	movs	r2, #255	@ 0xff
 80027d4:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                exit_machine = FALSE;
 80027d8:	2300      	movs	r3, #0
 80027da:	613b      	str	r3, [r7, #16]
            break;
 80027dc:	e000      	b.n	80027e0 <ifx_i2c_prl_do_handshake+0x326>
            break;
 80027de:	bf00      	nop
        }

    } while (TRUE == exit_machine);
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	f43f ae73 	beq.w	80024ce <ifx_i2c_prl_do_handshake+0x14>

    return (return_status);
 80027e8:	8afb      	ldrh	r3, [r7, #22]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <ifx_i2c_prl_do_manage_context>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_manage_context(ifx_i2c_context_t * p_ctx,
                                                            const uint8_t * p_data,
                                                            uint16_t data_len,
                                                            uint8_t * exit_machine)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b094      	sub	sp, #80	@ 0x50
 80027f6:	af02      	add	r7, sp, #8
 80027f8:	60f8      	str	r0, [r7, #12]
 80027fa:	60b9      	str	r1, [r7, #8]
 80027fc:	603b      	str	r3, [r7, #0]
 80027fe:	4613      	mov	r3, r2
 8002800:	80fb      	strh	r3, [r7, #6]
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002802:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002806:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t sctr;

    switch (p_ctx->prl.mc_state)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8002810:	2b01      	cmp	r3, #1
 8002812:	d003      	beq.n	800281c <ifx_i2c_prl_do_manage_context+0x2a>
 8002814:	2b02      	cmp	r3, #2
 8002816:	f000 80eb 	beq.w	80029f0 <ifx_i2c_prl_do_manage_context+0x1fe>
 800281a:	e1df      	b.n	8002bdc <ifx_i2c_prl_do_manage_context+0x3ea>
    {
        case PRL_MANAGE_CONTEXT_TX_STATE:
        {
            LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
            if (0 != (p_ctx->protection_level & RE_ESTABLISH))
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002822:	b25b      	sxtb	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	da07      	bge.n	8002838 <ifx_i2c_prl_do_manage_context+0x46>
            {
                p_ctx->prl.state = PRL_STATE_START;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                return_status = IFX_I2C_STACK_SUCCESS;
 8002830:	2300      	movs	r3, #0
 8002832:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 8002836:	e1ed      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800283e:	2b22      	cmp	r3, #34	@ 0x22
 8002840:	d10c      	bne.n	800285c <ifx_i2c_prl_do_manage_context+0x6a>
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2260      	movs	r2, #96	@ 0x60
 8002846:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_receive_length = 1;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2201      	movs	r2, #1
 800284e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_txrx_receive_length = 1;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2201      	movs	r2, #1
 8002856:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 800285a:	e0a6      	b.n	80029aa <ifx_i2c_prl_do_manage_context+0x1b8>
            }
            else if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002862:	2b11      	cmp	r3, #17
 8002864:	f040 8093 	bne.w	800298e <ifx_i2c_prl_do_manage_context+0x19c>
            {
                /// Restoring saved context from data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800286e:	885b      	ldrh	r3, [r3, #2]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d033      	beq.n	80028dc <ifx_i2c_prl_do_manage_context+0xea>
                {
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2234      	movs	r2, #52	@ 0x34
 8002878:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002882:	8858      	ldrh	r0, [r3, #2]
                                                          (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002884:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3354      	adds	r3, #84	@ 0x54
 800288a:	461a      	mov	r2, r3
 800288c:	f003 fdee 	bl	800646c <pal_os_datastore_read>
 8002890:	4603      	mov	r3, r0
 8002892:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          &p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_FAILURE == return_status)
 8002896:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800289a:	2b01      	cmp	r3, #1
 800289c:	f000 81b7 	beq.w	8002c0e <ifx_i2c_prl_do_manage_context+0x41c>
                    {
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d130      	bne.n	8002918 <ifx_i2c_prl_do_manage_context+0x126>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2202      	movs	r2, #2
 80028ba:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2201      	movs	r2, #1
 80028ca:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 80028da:	e19b      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                else
                {
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d112      	bne.n	800290c <ifx_i2c_prl_do_manage_context+0x11a>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2202      	movs	r2, #2
 80028ea:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2201      	movs	r2, #1
 8002902:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 8002904:	2300      	movs	r3, #0
 8002906:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 800290a:	e183      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                    else
                    {
                        p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    }
                }
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2268      	movs	r2, #104	@ 0x68
 800291c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	4619      	mov	r1, r3
 800292c:	4610      	mov	r0, r2
 800292e:	f003 fa18 	bl	8005d62 <optiga_common_set_uint32>
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2205      	movs	r2, #5
 8002936:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
                prl_saved_ctx.stored_context_flag = FALSE;
 800293a:	2300      	movs	r3, #0
 800293c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
                p_ctx->prl.prl_receive_length = 5;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2205      	movs	r2, #5
 8002944:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002956:	885b      	ldrh	r3, [r3, #2]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d026      	beq.n	80029aa <ifx_i2c_prl_do_manage_context+0x1b8>
                {
                    memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 800295c:	f107 0310 	add.w	r3, r7, #16
 8002960:	2234      	movs	r2, #52	@ 0x34
 8002962:	2100      	movs	r1, #0
 8002964:	4618      	mov	r0, r3
 8002966:	f00c fab1 	bl	800eecc <memset>
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002970:	885b      	ldrh	r3, [r3, #2]
 8002972:	f107 0110 	add.w	r1, r7, #16
 8002976:	2234      	movs	r2, #52	@ 0x34
 8002978:	4618      	mov	r0, r3
 800297a:	f003 fcf9 	bl	8006370 <pal_os_datastore_write>
 800297e:	4603      	mov	r3, r0
 8002980:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_FAILURE == return_status)
 8002984:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002988:	2b01      	cmp	r3, #1
 800298a:	d10e      	bne.n	80029aa <ifx_i2c_prl_do_manage_context+0x1b8>
                    {
                        break;
 800298c:	e142      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                }
            }
            else
            {
                /// Message type invalid
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	22ff      	movs	r2, #255	@ 0xff
 8002992:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                p_ctx->prl.state = PRL_STATE_ERROR;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2207      	movs	r2, #7
 800299a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80029a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                break;
 80029a8:	e134      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
            }
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
                                                  p_ctx->prl.prl_txrx_receive_length,
                                                  p_ctx->prl.prl_txrx_buffer,
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	3354      	adds	r3, #84	@ 0x54
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	4603      	mov	r3, r0
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 fe05 	bl	80035d4 <ifx_i2c_tl_transceive>
 80029ca:	4603      	mov	r3, r0
 80029cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                  &p_ctx->prl.prl_receive_length);
            if (IFX_I2C_STACK_SUCCESS != return_status)
 80029d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f040 811c 	bne.w	8002c12 <ifx_i2c_prl_do_manage_context+0x420>
            {
                break;
            }
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_RX_STATE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2202      	movs	r2, #2
 80029de:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            return_status = IFX_I2C_STACK_SUCCESS;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            *exit_machine = FALSE;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
        }
        break;
 80029ee:	e111      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
        case PRL_MANAGE_CONTEXT_RX_STATE:
        {
            *exit_machine = TRUE;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	2201      	movs	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	f023 0303 	bic.w	r3, r3, #3
 80029fe:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8002a02:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002a06:	2b6c      	cmp	r3, #108	@ 0x6c
 8002a08:	d133      	bne.n	8002a72 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8002a10:	2b11      	cmp	r3, #17
 8002a12:	d12e      	bne.n	8002a72 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8002a14:	88fb      	ldrh	r3, [r7, #6]
 8002a16:	2b05      	cmp	r3, #5
 8002a18:	d12b      	bne.n	8002a72 <ifx_i2c_prl_do_manage_context+0x280>
            {
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3308      	adds	r3, #8
 8002a24:	2228      	movs	r2, #40	@ 0x28
 8002a26:	4619      	mov	r1, r3
 8002a28:	f00c fa95 	bl	800ef56 <memcpy>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                p_ctx->prl.state = PRL_STATE_TXRX;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002a70:	e0ac      	b.n	8002bcc <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002a72:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002a76:	2b64      	cmp	r3, #100	@ 0x64
 8002a78:	f040 808b 	bne.w	8002b92 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002a82:	2b22      	cmp	r3, #34	@ 0x22
 8002a84:	f040 8085 	bne.w	8002b92 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	f040 8081 	bne.w	8002b92 <ifx_i2c_prl_do_manage_context+0x3a0>
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f103 0008 	add.w	r0, r3, #8
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	3358      	adds	r3, #88	@ 0x58
 8002aa2:	2228      	movs	r2, #40	@ 0x28
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f00c fa56 	bl	800ef56 <memcpy>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f893 20ea 	ldrb.w	r2, [r3, #234]	@ 0xea
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f893 20eb 	ldrb.w	r2, [r3, #235]	@ 0xeb
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 20e4 	ldrb.w	r2, [r3, #228]	@ 0xe4
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002ae4:	885b      	ldrh	r3, [r3, #2]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d02e      	beq.n	8002b48 <ifx_i2c_prl_do_manage_context+0x356>
                {
                    ///Store active session to data store
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2234      	movs	r2, #52	@ 0x34
 8002aee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002af8:	8858      	ldrh	r0, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002afa:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002b02:	461a      	mov	r2, r3
 8002b04:	f003 fc34 	bl	8006370 <pal_os_datastore_write>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_SUCCESS != return_status)
 8002b0e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d018      	beq.n	8002b48 <ifx_i2c_prl_do_manage_context+0x356>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	22ff      	movs	r2, #255	@ 0xff
 8002b1a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2207      	movs	r2, #7
 8002b22:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002b34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	2201      	movs	r2, #1
 8002b44:	701a      	strb	r2, [r3, #0]
                        break;
 8002b46:	e065      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                ///Clearing the active session
                CLEAR_SESSION_CONTEXT(p_ctx);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3358      	adds	r3, #88	@ 0x58
 8002b4c:	2228      	movs	r2, #40	@ 0x28
 8002b4e:	2100      	movs	r1, #0
 8002b50:	4618      	mov	r0, r3
 8002b52:	f00c f9bb 	bl	800eecc <memset>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	649a      	str	r2, [r3, #72]	@ 0x48
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.state = PRL_STATE_IDLE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002b90:	e01c      	b.n	8002bcc <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else
            {
                memset((uint8_t * )&p_ctx->prl.prl_saved_ctx,0,sizeof(p_ctx->prl.prl_saved_ctx));
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2234      	movs	r2, #52	@ 0x34
 8002b96:	2100      	movs	r1, #0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f00c f997 	bl	800eecc <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002ba4:	885b      	ldrh	r3, [r3, #2]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00b      	beq.n	8002bc2 <ifx_i2c_prl_do_manage_context+0x3d0>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002bb0:	885b      	ldrh	r3, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002bb2:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002bb4:	2234      	movs	r2, #52	@ 0x34
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f003 fbda 	bl	8006370 <pal_os_datastore_write>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           sizeof(p_ctx->prl.prl_saved_ctx));
                }
                //lint --e{838} suppress "return_status is ignored for pal_os_datastore_write as it's an error scenario"
                return_status = IFX_I2C_STACK_ERROR;
 8002bc2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002bc6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 8002bca:	e023      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
            }
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            return_status = IFX_I2C_STACK_SUCCESS;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        }
        break;
 8002bda:	e01b      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
        default:
        {
            ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	22ff      	movs	r2, #255	@ 0xff
 8002be0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2207      	movs	r2, #7
 8002be8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002bfa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002c0c:	e002      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                        break;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <ifx_i2c_prl_do_manage_context+0x422>
                break;
 8002c12:	bf00      	nop
    }
  return (return_status);
 8002c14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3748      	adds	r7, #72	@ 0x48
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <ifx_i2c_prl_event_handler>:

_STATIC_H void ifx_i2c_prl_event_handler(ifx_i2c_context_t * p_ctx,
                                         optiga_lib_status_t event,
                                         const uint8_t * p_data,
                                         uint16_t data_len)
{
 8002c20:	b590      	push	{r4, r7, lr}
 8002c22:	b097      	sub	sp, #92	@ 0x5c
 8002c24:	af04      	add	r7, sp, #16
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	817b      	strh	r3, [r7, #10]
 8002c30:	4613      	mov	r3, r2
 8002c32:	813b      	strh	r3, [r7, #8]
    //if handshake
    uint8_t exit_machine = TRUE;
 8002c34:	2301      	movs	r3, #1
 8002c36:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002c3a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002c3e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
 8002c42:	897b      	ldrh	r3, [r7, #10]
 8002c44:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d104      	bne.n	8002c56 <ifx_i2c_prl_event_handler+0x36>
 8002c4c:	897b      	ldrh	r3, [r7, #10]
 8002c4e:	f403 7381 	and.w	r3, r3, #258	@ 0x102
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d029      	beq.n	8002caa <ifx_i2c_prl_event_handler+0x8a>
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	22ff      	movs	r2, #255	@ 0xff
 8002c5a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002c64:	2b05      	cmp	r3, #5
 8002c66:	d105      	bne.n	8002c74 <ifx_i2c_prl_event_handler+0x54>
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f240 1207 	movw	r2, #263	@ 0x107
 8002c6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002c72:	e016      	b.n	8002ca2 <ifx_i2c_prl_event_handler+0x82>
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d10d      	bne.n	8002c9a <ifx_i2c_prl_event_handler+0x7a>
 8002c7e:	897b      	ldrh	r3, [r7, #10]
 8002c80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c84:	d009      	beq.n	8002c9a <ifx_i2c_prl_event_handler+0x7a>
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002c8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002c98:	e003      	b.n	8002ca2 <ifx_i2c_prl_event_handler+0x82>
        }
        else
        {
            p_ctx->prl.return_status = event;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	897a      	ldrh	r2, [r7, #10]
 8002c9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        }
        p_ctx->prl.state = PRL_STATE_ERROR;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2207      	movs	r2, #7
 8002ca6:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    }

    do
    {
        //exit_machine = FALSE;
        switch (p_ctx->prl.state)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	2b07      	cmp	r3, #7
 8002cb4:	f200 8445 	bhi.w	8003542 <ifx_i2c_prl_event_handler+0x922>
 8002cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc0 <ifx_i2c_prl_event_handler+0xa0>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002ce1 	.word	0x08002ce1
 8002cc4:	08002d4f 	.word	0x08002d4f
 8002cc8:	08003161 	.word	0x08003161
 8002ccc:	08002e8f 	.word	0x08002e8f
 8002cd0:	08002d93 	.word	0x08002d93
 8002cd4:	080033f9 	.word	0x080033f9
 8002cd8:	08003513 	.word	0x08003513
 8002cdc:	08002cfd 	.word	0x08002cfd
        {
            case PRL_STATE_IDLE:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_IDLE %d\n", p_ctx->prl.return_status);
                p_ctx->prl.upper_layer_event_handler(p_ctx, p_ctx->prl.return_status, 0, 0);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8002cea:	2300      	movs	r3, #0
 8002cec:	2200      	movs	r2, #0
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	47a0      	blx	r4
                exit_machine = FALSE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8002cf8:	f000 bc34 	b.w	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_MANAGE_CONTEXT:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
                return_status = ifx_i2c_prl_do_manage_context(p_ctx, p_data,data_len,&exit_machine);
 8002cfc:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 8002d00:	893a      	ldrh	r2, [r7, #8]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff fd74 	bl	80027f2 <ifx_i2c_prl_do_manage_context>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_STACK_SUCCESS != return_status)
 8002d10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8424 	beq.w	8003562 <ifx_i2c_prl_event_handler+0x942>
                {
                  ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	22ff      	movs	r2, #255	@ 0xff
 8002d1e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2207      	movs	r2, #7
 8002d26:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002d38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002d44:	2301      	movs	r3, #1
 8002d46:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                }
            }
            break;
 8002d4a:	f000 bc0a 	b.w	8003562 <ifx_i2c_prl_event_handler+0x942>
            case PRL_STATE_START:
            {
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002d54:	b25b      	sxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	db09      	blt.n	8002d6e <ifx_i2c_prl_event_handler+0x14e>
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d011      	beq.n	8002d88 <ifx_i2c_prl_event_handler+0x168>
                    (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state))))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10c      	bne.n	8002d88 <ifx_i2c_prl_event_handler+0x168>
                {
                    p_ctx->prl.state =  PRL_STATE_HANDSHAKE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2205      	movs	r2, #5
 8002d72:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2211      	movs	r2, #17
 8002d7a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                else
                {
                    p_ctx->prl.state =  PRL_STATE_TXRX;
                }
            }
            break;
 8002d86:	e3ed      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state =  PRL_STATE_TXRX;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8002d90:	e3e8      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	3308      	adds	r3, #8
 8002d96:	2228      	movs	r2, #40	@ 0x28
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f00c f896 	bl	800eecc <memset>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	605a      	str	r2, [r3, #4]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8002dcc:	f107 0310 	add.w	r3, r7, #16
 8002dd0:	2234      	movs	r2, #52	@ 0x34
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f00c f879 	bl	800eecc <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002de0:	885b      	ldrh	r3, [r3, #2]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d02e      	beq.n	8002e44 <ifx_i2c_prl_event_handler+0x224>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002dec:	885b      	ldrh	r3, [r3, #2]
 8002dee:	f107 0110 	add.w	r1, r7, #16
 8002df2:	2234      	movs	r2, #52	@ 0x34
 8002df4:	4618      	mov	r0, r3
 8002df6:	f003 fabb 	bl	8006370 <pal_os_datastore_write>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
 8002e00:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d01d      	beq.n	8002e44 <ifx_i2c_prl_event_handler+0x224>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	22ff      	movs	r2, #255	@ 0xff
 8002e0c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2207      	movs	r2, #7
 8002e14:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002e26:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002e32:	2301      	movs	r3, #1
 8002e34:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f240 1207 	movw	r2, #263	@ 0x107
 8002e3e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        break;
 8002e42:	e38f      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f7ff fb37 	bl	80024ba <ifx_i2c_prl_do_handshake>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 8002e52:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e56:	f240 1207 	movw	r2, #263	@ 0x107
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d109      	bne.n	8002e72 <ifx_i2c_prl_event_handler+0x252>
                {
                    p_ctx->prl.return_status = return_status;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002e64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2207      	movs	r2, #7
 8002e6c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    break;
 8002e70:	e378      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                }

                if (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d104      	bne.n	8002e86 <ifx_i2c_prl_event_handler+0x266>
                {
                    p_ctx->prl.state = PRL_STATE_TXRX;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2204      	movs	r2, #4
 8002e80:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                else
                {
                    exit_machine = FALSE;
                }
            }
            break;
 8002e84:	e36e      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    exit_machine = FALSE;
 8002e86:	2300      	movs	r3, #0
 8002e88:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002e8c:	e36a      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_TXRX:
            {
                //lint --e{835} suppress "Message bits in SCTR is set to 0 for record transaction"
                FORM_SCTR_HEADER(p_ctx,
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002e94:	b25b      	sxtb	r3, r3
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	b25b      	sxtb	r3, r3
 8002e9c:	f043 0320 	orr.w	r3, r3, #32
 8002ea0:	b25b      	sxtb	r3, r3
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                                 PRL_RECORD_EXCHANGE_PROTOCOL,
                                 0,
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002eb0:	f003 0303 	and.w	r3, r3, #3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d006      	beq.n	8002ec6 <ifx_i2c_prl_event_handler+0x2a6>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002ebe:	f003 0303 	and.w	r3, r3, #3
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d122      	bne.n	8002f0c <ifx_i2c_prl_event_handler+0x2ec>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eca:	3301      	adds	r3, #1
 8002ecc:	f113 0f10 	cmn.w	r3, #16
 8002ed0:	d914      	bls.n	8002efc <ifx_i2c_prl_event_handler+0x2dc>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10f      	bne.n	8002efc <ifx_i2c_prl_event_handler+0x2dc>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2205      	movs	r2, #5
 8002ee8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2211      	movs	r2, #17
 8002ef6:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 8002efa:	e333      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f00:	881a      	ldrh	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f06:	320d      	adds	r2, #13
 8002f08:	b292      	uxth	r2, r2
 8002f0a:	801a      	strh	r2, [r3, #0]
                }
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d007      	beq.n	8002f36 <ifx_i2c_prl_event_handler+0x316>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002f2c:	f003 0303 	and.w	r3, r3, #3
                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	f040 80c2 	bne.w	80030ba <ifx_i2c_prl_event_handler+0x49a>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	f113 0f10 	cmn.w	r3, #16
 8002f40:	d914      	bls.n	8002f6c <ifx_i2c_prl_event_handler+0x34c>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10f      	bne.n	8002f6c <ifx_i2c_prl_event_handler+0x34c>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2205      	movs	r2, #5
 8002f58:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2211      	movs	r2, #17
 8002f66:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 8002f6a:	e2fb      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d13f      	bne.n	8002ff6 <ifx_i2c_prl_event_handler+0x3d6>
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f7a:	1d59      	adds	r1, r3, #5
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f8b3 0050 	ldrh.w	r0, [r3, #80]	@ 0x50
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
                                                                p_ctx->prl.actual_payload_length,
                                                                p_ctx->prl.master_sequence_number,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002f8a:	3305      	adds	r3, #5
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 8002f92:	9203      	str	r2, [sp, #12]
 8002f94:	2220      	movs	r2, #32
 8002f96:	9202      	str	r2, [sp, #8]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	9201      	str	r2, [sp, #4]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	4623      	mov	r3, r4
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f7ff f9ea 	bl	800237c <ifx_i2c_prl_decrypt_msg>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                                PRL_MASTER_ENCRYPTION_KEY_OFFSET,
                                                                PRL_MASTER_ENCRYPTION_NONCE_OFFSET,
                                                                p_ctx->prl.saved_sctr);
                        if (IFX_I2C_STACK_ERROR == return_status)
 8002fae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002fb2:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002fb6:	d118      	bne.n	8002fea <ifx_i2c_prl_event_handler+0x3ca>
                        {
                            ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	22ff      	movs	r2, #255	@ 0xff
 8002fbc:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2207      	movs	r2, #7
 8002fc4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002fd6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            break;
 8002fe8:	e2bc      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002ff4:	801a      	strh	r2, [r3, #0]
                    }

                    p_ctx->prl.master_sequence_number += 1;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffa:	1c5a      	adds	r2, r3, #1
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	645a      	str	r2, [r3, #68]	@ 0x44
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2205      	movs	r2, #5
 8003004:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300c:	1c5a      	adds	r2, r3, #1
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	4619      	mov	r1, r3
 8003014:	4610      	mov	r0, r2
 8003016:	f002 fea4 	bl	8005d62 <optiga_common_set_uint32>
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
                                                            &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 800301e:	1d59      	adds	r1, r3, #5
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	4603      	mov	r3, r0
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f7ff f960 	bl	80022fa <ifx_i2c_prl_encrypt_msg>
 800303a:	4603      	mov	r3, r0
 800303c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                            p_ctx->prl.actual_payload_length,
                                                            p_ctx->prl.master_sequence_number,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003040:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003044:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8003048:	d118      	bne.n	800307c <ifx_i2c_prl_event_handler+0x45c>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	22ff      	movs	r2, #255	@ 0xff
 800304e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2207      	movs	r2, #7
 8003056:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003068:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003074:	2301      	movs	r3, #1
 8003076:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 800307a:	e273      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    p_ctx->prl.p_actual_payload[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 8003086:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
                                                          p_ctx->prl.p_actual_payload,
                                                          p_ctx->prl.actual_payload_length + 
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset + IFX_I2C_PRL_MAC_SIZE,
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                                                          p_ctx->prl.actual_payload_length + 
 8003098:	4413      	add	r3, r2
 800309a:	b29b      	uxth	r3, r3
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 800309c:	3308      	adds	r3, #8
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	4603      	mov	r3, r0
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 fa91 	bl	80035d4 <ifx_i2c_tl_transceive>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80030b8:	e021      	b.n	80030fe <ifx_i2c_prl_event_handler+0x4de>
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                else
                {
                    ///Sending plan data
                    p_ctx->prl.prl_header_offset = 1;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    p_ctx->prl.p_actual_payload[4] = p_ctx->prl.sctr;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c6:	3304      	adds	r3, #4
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 80030ce:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
                                                          &p_ctx->prl.p_actual_payload[4],
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80030d4:	1d19      	adds	r1, r3, #4
                                                          p_ctx->prl.actual_payload_length + 
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset,
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80030e2:	4413      	add	r3, r2
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	4603      	mov	r3, r0
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 fa6e 	bl	80035d4 <ifx_i2c_tl_transceive>
 80030f8:	4603      	mov	r3, r0
 80030fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
 80030fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003102:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8003106:	d11d      	bne.n	8003144 <ifx_i2c_prl_event_handler+0x524>
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	22ff      	movs	r2, #255	@ 0xff
 800310c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2207      	movs	r2, #7
 8003114:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003126:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003132:	2301      	movs	r3, #1
 8003134:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800313e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    break;
 8003142:	e20f      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                }
                p_ctx->prl.prl_receive_length = *p_ctx->prl.p_recv_payload_buffer_length;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003148:	881a      	ldrh	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.state = PRL_STATE_VERIFY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2203      	movs	r2, #3
 8003154:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                exit_machine = FALSE;
 8003158:	2300      	movs	r3, #0
 800315a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 800315e:	e201      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_VERIFY:
            {
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_ctx->prl.p_recv_payload_buffer[1]);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003164:	3301      	adds	r3, #1
 8003166:	4618      	mov	r0, r3
 8003168:	f002 fe1c 	bl	8005da4 <optiga_common_get_uint32>
 800316c:	4602      	mov	r2, r0
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	649a      	str	r2, [r3, #72]	@ 0x48
                if (0 == data_len)
 8003172:	893b      	ldrh	r3, [r7, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d118      	bne.n	80031aa <ifx_i2c_prl_event_handler+0x58a>
                {
                    ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	22ff      	movs	r2, #255	@ 0xff
 800317c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2207      	movs	r2, #7
 8003184:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003196:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80031a2:	2301      	movs	r3, #1
 80031a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 80031a8:	e1dc      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                }
                else if (0 != (p_data[PRL_SCTR_OFFSET] & PRL_ALERT_PROTOCOL))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d040      	beq.n	8003238 <ifx_i2c_prl_event_handler+0x618>
                {
                    //Check invalid message
                    //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b40      	cmp	r3, #64	@ 0x40
 80031bc:	d003      	beq.n	80031c6 <ifx_i2c_prl_event_handler+0x5a6>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	781b      	ldrb	r3, [r3, #0]
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 80031c2:	2b44      	cmp	r3, #68	@ 0x44
 80031c4:	d10c      	bne.n	80031e0 <ifx_i2c_prl_event_handler+0x5c0>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 80031c6:	893b      	ldrh	r3, [r7, #8]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d004      	beq.n	80031d6 <ifx_i2c_prl_event_handler+0x5b6>
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d004      	beq.n	80031e0 <ifx_i2c_prl_event_handler+0x5c0>
                        (PRL_TRANS_REPEAT == p_ctx->prl.data_retransmit_counter))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 80031dc:	2b03      	cmp	r3, #3
 80031de:	d109      	bne.n	80031f4 <ifx_i2c_prl_event_handler+0x5d4>
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80031e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80031f2:	e018      	b.n	8003226 <ifx_i2c_prl_event_handler+0x606>
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d10e      	bne.n	800321c <ifx_i2c_prl_event_handler+0x5fc>
                             (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 8003204:	2b11      	cmp	r3, #17
 8003206:	d109      	bne.n	800321c <ifx_i2c_prl_event_handler+0x5fc>
                    {
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003216:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800321a:	e004      	b.n	8003226 <ifx_i2c_prl_event_handler+0x606>
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003222:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2206      	movs	r2, #6
 800322a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	22ff      	movs	r2, #255	@ 0xff
 8003232:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 8003236:	e195      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                else if (p_data[PRL_SCTR_OFFSET] != p_ctx->prl.saved_sctr)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	781a      	ldrb	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003242:	429a      	cmp	r2, r3
 8003244:	d018      	beq.n	8003278 <ifx_i2c_prl_event_handler+0x658>
                    ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	22ff      	movs	r2, #255	@ 0xff
 800324a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2207      	movs	r2, #7
 8003252:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003264:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003270:	2301      	movs	r3, #1
 8003272:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 8003276:	e175      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d006      	beq.n	8003292 <ifx_i2c_prl_event_handler+0x672>
                         ((uint8_t)FULL_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	f003 0303 	and.w	r3, r3, #3
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 800328c:	2b03      	cmp	r3, #3
 800328e:	f040 8082 	bne.w	8003396 <ifx_i2c_prl_event_handler+0x776>
                    if (data_len <= (IFX_I2C_PRL_HEADER_SIZE + IFX_I2C_PRL_MAC_SIZE))
 8003292:	893b      	ldrh	r3, [r7, #8]
 8003294:	2b0d      	cmp	r3, #13
 8003296:	d818      	bhi.n	80032ca <ifx_i2c_prl_event_handler+0x6aa>
                        ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	22ff      	movs	r2, #255	@ 0xff
 800329c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2207      	movs	r2, #7
 80032a4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80032b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80032c2:	2301      	movs	r3, #1
 80032c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 80032c8:	e14c      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    else if ((p_ctx->prl.slave_sequence_number > (p_ctx->prl.save_slave_sequence_number + PRL_TRANS_REPEAT))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032d2:	3303      	adds	r3, #3
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d805      	bhi.n	80032e4 <ifx_i2c_prl_event_handler+0x6c4>
                             || (p_ctx->prl.slave_sequence_number <= p_ctx->prl.save_slave_sequence_number ))
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d818      	bhi.n	8003316 <ifx_i2c_prl_event_handler+0x6f6>
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	22ff      	movs	r2, #255	@ 0xff
 80032e8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2207      	movs	r2, #7
 80032f0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003302:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 800330e:	2301      	movs	r3, #1
 8003310:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8003314:	e126      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	64da      	str	r2, [r3, #76]	@ 0x4c
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003322:	881a      	ldrh	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003328:	3a0d      	subs	r2, #13
 800332a:	b292      	uxth	r2, r2
 800332c:	801a      	strh	r2, [r3, #0]
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003332:	1d59      	adds	r1, r3, #5
                                                            (*p_ctx->prl.p_recv_payload_buffer_length),
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003338:	8818      	ldrh	r0, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003342:	3305      	adds	r3, #5
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 800334a:	9203      	str	r2, [sp, #12]
 800334c:	2224      	movs	r2, #36	@ 0x24
 800334e:	9202      	str	r2, [sp, #8]
 8003350:	2210      	movs	r2, #16
 8003352:	9201      	str	r2, [sp, #4]
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	4623      	mov	r3, r4
 8003358:	4602      	mov	r2, r0
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f7ff f80e 	bl	800237c <ifx_i2c_prl_decrypt_msg>
 8003360:	4603      	mov	r3, r0
 8003362:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003366:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800336a:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800336e:	d108      	bne.n	8003382 <ifx_i2c_prl_event_handler+0x762>
                        p_ctx->prl.state = PRL_STATE_ALERT;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2206      	movs	r2, #6
 8003374:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2204      	movs	r2, #4
 800337c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        break;
 8003380:	e0f0      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.state = PRL_STATE_IDLE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003392:	bf00      	nop
            break;
 8003394:	e0e6      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                else if (data_len <= 1)
 8003396:	893b      	ldrh	r3, [r7, #8]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d81c      	bhi.n	80033d6 <ifx_i2c_prl_event_handler+0x7b6>
                    p_ctx->prl.state = PRL_STATE_ERROR;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2207      	movs	r2, #7
 80033a0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	22ff      	movs	r2, #255	@ 0xff
 80033a8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    if (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d105      	bne.n	80033c2 <ifx_i2c_prl_event_handler+0x7a2>
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80033bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            break;
 80033c0:	e0d0      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80033c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 80033d4:	e0c6      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033da:	881a      	ldrh	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033e0:	3a01      	subs	r2, #1
 80033e2:	b292      	uxth	r2, r2
 80033e4:	801a      	strh	r2, [r3, #0]
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_IDLE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80033f6:	e0b5      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ALERT:
            {
                if ((PRL_INTEGRITY_VIOLATED_ALERT_MSG | PRL_ALERT_PROTOCOL) == p_data[PRL_SCTR_OFFSET])
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b44      	cmp	r3, #68	@ 0x44
 80033fe:	d166      	bne.n	80034ce <ifx_i2c_prl_event_handler+0x8ae>
                {
                    if ((1 !=  data_len) || (p_ctx->prl.data_retransmit_counter >= PRL_TRANS_REPEAT))
 8003400:	893b      	ldrh	r3, [r7, #8]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d104      	bne.n	8003410 <ifx_i2c_prl_event_handler+0x7f0>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800340c:	2b02      	cmp	r3, #2
 800340e:	d918      	bls.n	8003442 <ifx_i2c_prl_event_handler+0x822>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	22ff      	movs	r2, #255	@ 0xff
 8003414:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2207      	movs	r2, #7
 800341c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800342e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 800343a:	2301      	movs	r3, #1
 800343c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8003440:	e090      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    }
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8003448:	2b01      	cmp	r3, #1
 800344a:	d004      	beq.n	8003456 <ifx_i2c_prl_event_handler+0x836>
                             (FULL_PROTECTION == p_ctx->protection_level))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003452:	2b03      	cmp	r3, #3
 8003454:	d136      	bne.n	80034c4 <ifx_i2c_prl_event_handler+0x8a4>
                    {
                        p_ctx->prl.data_retransmit_counter++;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800345c:	3301      	adds	r3, #1
 800345e:	b2da      	uxtb	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
                        p_ctx->prl.trans_repeat_status = TRUE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
                        if (p_ctx->prl.data_retransmit_counter > PRL_TRANS_REPEAT)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8003474:	2b03      	cmp	r3, #3
 8003476:	d91c      	bls.n	80034b2 <ifx_i2c_prl_event_handler+0x892>
                        {
                            ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	22ff      	movs	r2, #255	@ 0xff
 800347c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2207      	movs	r2, #7
 8003484:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003496:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80034a2:	2301      	movs	r3, #1
 80034a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            p_ctx->prl.state = PRL_STATE_IDLE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                            break;
 80034b0:	e058      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                        }
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2204      	movs	r2, #4
 80034b6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        p_ctx->prl.state = PRL_STATE_TXRX;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2204      	movs	r2, #4
 80034be:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                    }
                    p_ctx->prl.state = PRL_STATE_ERROR;
                }
            }
            break;
 80034c2:	e04f      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                      p_ctx->prl.state = PRL_STATE_ERROR;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2207      	movs	r2, #7
 80034c8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80034cc:	e04a      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    if (PRL_TRANS_REPEAT == p_ctx->prl.decryption_failure_counter)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d117      	bne.n	8003508 <ifx_i2c_prl_event_handler+0x8e8>
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	22ff      	movs	r2, #255	@ 0xff
 80034dc:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2207      	movs	r2, #7
 80034e4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80034f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2207      	movs	r2, #7
 800350c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003510:	e028      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ERROR:
            {
                if (PRL_INVALID_ALERT != p_ctx->prl.alert_type)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003518:	2bff      	cmp	r3, #255	@ 0xff
 800351a:	d00d      	beq.n	8003538 <ifx_i2c_prl_event_handler+0x918>
                {
                    return_status = ifx_i2c_prl_send_alert(p_ctx);
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f7fe ff75 	bl	800240c <ifx_i2c_prl_send_alert>
 8003522:	4603      	mov	r3, r0
 8003524:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    p_ctx->prl.alert_type = (uint8_t)PRL_INVALID_ALERT;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	22ff      	movs	r2, #255	@ 0xff
 800352c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 8003530:	2300      	movs	r3, #0
 8003532:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                else
                {
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 8003536:	e015      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state = PRL_STATE_IDLE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003540:	e010      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            default:
            {
                p_ctx->prl.state = PRL_STATE_IDLE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800354e:	2300      	movs	r3, #0
 8003550:	2200      	movs	r2, #0
 8003552:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	47a0      	blx	r4
                exit_machine = FALSE;
 800355a:	2300      	movs	r3, #0
 800355c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8003560:	e000      	b.n	8003564 <ifx_i2c_prl_event_handler+0x944>
            break;
 8003562:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003564:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003568:	2b01      	cmp	r3, #1
 800356a:	f43f ab9e 	beq.w	8002caa <ifx_i2c_prl_event_handler+0x8a>
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	374c      	adds	r7, #76	@ 0x4c
 8003574:	46bd      	mov	sp, r7
 8003576:	bd90      	pop	{r4, r7, pc}

08003578 <ifx_i2c_tl_init>:
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
 800358a:	4911      	ldr	r1, [pc, #68]	@ (80035d0 <ifx_i2c_tl_init+0x58>)
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7fd fc11 	bl	8000db4 <ifx_i2c_dl_init>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <ifx_i2c_tl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 8003598:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800359c:	e014      	b.n	80035c8 <ifx_i2c_tl_init+0x50>
    }
    p_ctx->tl.initialization_state = TRUE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    p_ctx->tl.upper_layer_event_handler = handler;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    p_ctx->tl.state = TL_STATE_IDLE;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80035bc:	3b06      	subs	r3, #6
 80035be:	b29a      	uxth	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f8a3 210a 	strh.w	r2, [r3, #266]	@ 0x10a

    return (IFX_I2C_STACK_SUCCESS);
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	080038b9 	.word	0x080038b9

080035d4 <ifx_i2c_tl_transceive>:
optiga_lib_status_t ifx_i2c_tl_transceive(ifx_i2c_context_t * p_ctx,
                                          uint8_t * p_packet,
                                          uint16_t packet_len,
                                          uint8_t * p_recv_packet,
                                          uint16_t * p_recv_packet_len)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	4613      	mov	r3, r2
 80035e2:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 80035e4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80035e8:	82fb      	strh	r3, [r7, #22]
    LOG_TL("[IFX-TL]: Transceive txlen %d\n", packet_len);

    do
    {
        // Check function arguments
        if ((NULL == p_packet) || (0 == packet_len))
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d041      	beq.n	8003674 <ifx_i2c_tl_transceive+0xa0>
 80035f0:	88fb      	ldrh	r3, [r7, #6]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d03e      	beq.n	8003674 <ifx_i2c_tl_transceive+0xa0>
        {
            break;
        }
        // Transport Layer must be idle
        if (TL_STATE_IDLE != p_ctx->tl.state)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d138      	bne.n	8003672 <ifx_i2c_tl_transceive+0x9e>
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
 8003608:	f003 f8a1 	bl	800674e <pal_os_timer_get_time_in_milliseconds>
 800360c:	4602      	mov	r2, r0
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        p_ctx->tl.p_actual_packet = p_packet;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        p_ctx->tl.actual_packet_length = packet_len;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	88fa      	ldrh	r2, [r7, #6]
 8003620:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
        p_ctx->tl.packet_offset = 0;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a3a      	ldr	r2, [r7, #32]
 8003638:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
        p_ctx->tl.total_recv_length = 0;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
        p_ctx->tl.chaining_error_count = 0;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        p_ctx->tl.master_chaining_error_count = 0;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        p_ctx->tl.transmission_completed = 0;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003662:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        status = ifx_i2c_tl_send_next_fragment(p_ctx);
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f866 	bl	8003738 <ifx_i2c_tl_send_next_fragment>
 800366c:	4603      	mov	r3, r0
 800366e:	82fb      	strh	r3, [r7, #22]
 8003670:	e000      	b.n	8003674 <ifx_i2c_tl_transceive+0xa0>
            break;
 8003672:	bf00      	nop
    } while (FALSE);
    return (status);
 8003674:	8afb      	ldrh	r3, [r7, #22]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <ifx_i2c_tl_resend_packets>:


_STATIC_H optiga_lib_status_t ifx_i2c_tl_resend_packets(ifx_i2c_context_t * p_ctx)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
    // Transport Layer must be idle
    if (TL_STATE_IDLE != p_ctx->tl.state)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800368c:	2b01      	cmp	r3, #1
 800368e:	d002      	beq.n	8003696 <ifx_i2c_tl_resend_packets+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8003690:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003694:	e00f      	b.n	80036b6 <ifx_i2c_tl_resend_packets+0x38>
    }

    p_ctx->tl.packet_offset = 0;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    p_ctx->tl.total_recv_length = 0;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    p_ctx->tl.state = TL_STATE_TX;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    return (ifx_i2c_tl_send_next_fragment(p_ctx));
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f842 	bl	8003738 <ifx_i2c_tl_send_next_fragment>
 80036b4:	4603      	mov	r3, r0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <ifx_i2c_tl_calculate_pctr>:

_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx)
{
 80036be:	b480      	push	{r7}
 80036c0:	b085      	sub	sp, #20
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 80036cc:	81bb      	strh	r3, [r7, #12]
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	817b      	strh	r3, [r7, #10]
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d106      	bne.n	80036f6 <ifx_i2c_tl_calculate_pctr+0x38>
 80036e8:	897a      	ldrh	r2, [r7, #10]
 80036ea:	89bb      	ldrh	r3, [r7, #12]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d802      	bhi.n	80036f6 <ifx_i2c_tl_calculate_pctr+0x38>
    {
        pctr = TL_CHAINING_NO;
 80036f0:	2300      	movs	r3, #0
 80036f2:	73fb      	strb	r3, [r7, #15]
 80036f4:	e019      	b.n	800372a <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // First chain
    else if ((0 == p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d106      	bne.n	800370e <ifx_i2c_tl_calculate_pctr+0x50>
 8003700:	897a      	ldrh	r2, [r7, #10]
 8003702:	89bb      	ldrh	r3, [r7, #12]
 8003704:	429a      	cmp	r2, r3
 8003706:	d902      	bls.n	800370e <ifx_i2c_tl_calculate_pctr+0x50>
    {
        pctr = TL_CHAINING_FIRST;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	e00d      	b.n	800372a <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Intermediate chain
    else if ((0 != p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003714:	2b00      	cmp	r3, #0
 8003716:	d006      	beq.n	8003726 <ifx_i2c_tl_calculate_pctr+0x68>
 8003718:	897a      	ldrh	r2, [r7, #10]
 800371a:	89bb      	ldrh	r3, [r7, #12]
 800371c:	429a      	cmp	r2, r3
 800371e:	d902      	bls.n	8003726 <ifx_i2c_tl_calculate_pctr+0x68>
    {
        pctr = TL_CHAINING_INTERMEDIATE;
 8003720:	2302      	movs	r3, #2
 8003722:	73fb      	strb	r3, [r7, #15]
 8003724:	e001      	b.n	800372a <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Last chain
    else
    {
        pctr = TL_CHAINING_LAST;
 8003726:	2304      	movs	r3, #4
 8003728:	73fb      	strb	r3, [r7, #15]
    }

    return (pctr);
 800372a:	7bfb      	ldrb	r3, [r7, #15]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <ifx_i2c_tl_send_next_fragment>:
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 8003746:	81fb      	strh	r3, [r7, #14]
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff ffb8 	bl	80036be <ifx_i2c_tl_calculate_pctr>
 800374e:	4603      	mov	r3, r0
 8003750:	737b      	strb	r3, [r7, #13]
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8003758:	461a      	mov	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003760:	1ad2      	subs	r2, r2, r3
 8003762:	89fb      	ldrh	r3, [r7, #14]
 8003764:	429a      	cmp	r2, r3
 8003766:	da07      	bge.n	8003778 <ifx_i2c_tl_send_next_fragment+0x40>
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	81fb      	strh	r3, [r7, #14]
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 8003778:	7b7b      	ldrb	r3, [r7, #13]
 800377a:	f043 0308 	orr.w	r3, r3, #8
 800377e:	b2da      	uxtb	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f203 238e 	addw	r3, r3, #654	@ 0x28e
 800378c:	1d18      	adds	r0, r3, #4
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	f8b2 2108 	ldrh.w	r2, [r2, #264]	@ 0x108
 800379a:	4413      	add	r3, r2
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 800379c:	89fa      	ldrh	r2, [r7, #14]
 800379e:	4619      	mov	r1, r3
 80037a0:	f00b fbd9 	bl	800ef56 <memcpy>
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 80037aa:	89fb      	ldrh	r3, [r7, #14]
 80037ac:	4413      	add	r3, r2
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 80037b6:	89fb      	ldrh	r3, [r7, #14]
 80037b8:	3301      	adds	r3, #1
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	4619      	mov	r1, r3
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7fd fb36 	bl	8000e30 <ifx_i2c_dl_send_frame>
 80037c4:	4603      	mov	r3, r0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <ifx_i2c_tl_send_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_chaining_error(ifx_i2c_context_t * p_ctx)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
    uint16_t tl_fragment_size = 1;
 80037d6:	2301      	movs	r3, #1
 80037d8:	81fb      	strh	r3, [r7, #14]
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = 0x07;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2207      	movs	r2, #7
 80037de:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    p_ctx->tl.total_recv_length = 0;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size));
 80037ea:	89fb      	ldrh	r3, [r7, #14]
 80037ec:	4619      	mov	r1, r3
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7fd fb1e 	bl	8000e30 <ifx_i2c_dl_send_frame>
 80037f4:	4603      	mov	r3, r0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <ifx_i2c_tl_check_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning,
                                                              uint8_t previous_chaining)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	460a      	mov	r2, r1
 800380a:	71fb      	strb	r3, [r7, #7]
 800380c:	4613      	mov	r3, r2
 800380e:	71bb      	strb	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 8003810:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003814:	81fb      	strh	r3, [r7, #14]
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	2b07      	cmp	r3, #7
 800381a:	d00b      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d008      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	2b04      	cmp	r3, #4
 8003826:	d005      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
        (TL_CHAINING_LAST == current_chaning) || (TL_CHAINING_INTERMEDIATE == current_chaning) ||
 8003828:	79fb      	ldrb	r3, [r7, #7]
 800382a:	2b02      	cmp	r3, #2
 800382c:	d002      	beq.n	8003834 <ifx_i2c_tl_check_chaining_error+0x34>
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d110      	bne.n	8003856 <ifx_i2c_tl_check_chaining_error+0x56>
        (TL_CHAINING_FIRST == current_chaning)))
    {
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	4a0b      	ldr	r2, [pc, #44]	@ (8003864 <ifx_i2c_tl_check_chaining_error+0x64>)
 8003838:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800383c:	79ba      	ldrb	r2, [r7, #6]
 800383e:	429a      	cmp	r2, r3
 8003840:	d007      	beq.n	8003852 <ifx_i2c_tl_check_chaining_error+0x52>
            (g_pctr_states_table[current_chaning][1] == previous_chaining))
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	4a07      	ldr	r2, [pc, #28]	@ (8003864 <ifx_i2c_tl_check_chaining_error+0x64>)
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	4413      	add	r3, r2
 800384a:	785b      	ldrb	r3, [r3, #1]
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 800384c:	79ba      	ldrb	r2, [r7, #6]
 800384e:	429a      	cmp	r2, r3
 8003850:	d101      	bne.n	8003856 <ifx_i2c_tl_check_chaining_error+0x56>
        {
            status =  IFX_I2C_STACK_SUCCESS;
 8003852:	2300      	movs	r3, #0
 8003854:	81fb      	strh	r3, [r7, #14]
        }
    }

    return (status);
 8003856:	89fb      	ldrh	r3, [r7, #14]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	0800fec4 	.word	0x0800fec4

08003868 <presence_bit_check>:
// This functionality checks for the present bit in the pctr register
_STATIC_H  optiga_lib_status_t presence_bit_check(const ifx_i2c_context_t * p_ctx,
                                                  uint8_t pctr)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	460b      	mov	r3, r1
 8003872:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_status= IFX_I2C_STACK_SUCCESS;
 8003874:	2300      	movs	r3, #0
 8003876:	81fb      	strh	r3, [r7, #14]
    uint8_t pctr_value;

    pctr_value = (pctr & TL_PCTR_CHANNEL_MASK);
 8003878:	78fb      	ldrb	r3, [r7, #3]
 800387a:	f023 0307 	bic.w	r3, r3, #7
 800387e:	737b      	strb	r3, [r7, #13]
    //lint --e{774} suppress "This value changes based on presentation layer macro"
    if (0 != IFX_I2C_PRESENCE_BIT_CHECK)
    {
        if ((FALSE == p_ctx->tl.initialization_state) && ((TL_CHAINING_NO == (pctr & TL_PCTR_CHAIN_MASK))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10f      	bne.n	80038aa <presence_bit_check+0x42>
 800388a:	78fb      	ldrb	r3, [r7, #3]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	2b00      	cmp	r3, #0
 8003892:	d004      	beq.n	800389e <presence_bit_check+0x36>
            || (TL_CHAINING_FIRST == (pctr & TL_PCTR_CHAIN_MASK))))
 8003894:	78fb      	ldrb	r3, [r7, #3]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	2b01      	cmp	r3, #1
 800389c:	d105      	bne.n	80038aa <presence_bit_check+0x42>
        {
            if (IFX_I2C_PRESENCE_BIT_CHECK != pctr_value)
 800389e:	7b7b      	ldrb	r3, [r7, #13]
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d002      	beq.n	80038aa <presence_bit_check+0x42>
            {
                return_status = IFX_I2C_STACK_ERROR;
 80038a4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80038a8:	81fb      	strh	r3, [r7, #14]
            {
                return_status = IFX_I2C_STACK_ERROR;
            }
        }
    }
    return (return_status);
 80038aa:	89fb      	ldrh	r3, [r7, #14]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <ifx_i2c_dl_event_handler>:
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 80038b8:	b590      	push	{r4, r7, lr}
 80038ba:	b087      	sub	sp, #28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	461a      	mov	r2, r3
 80038c4:	460b      	mov	r3, r1
 80038c6:	817b      	strh	r3, [r7, #10]
 80038c8:	4613      	mov	r3, r2
 80038ca:	813b      	strh	r3, [r7, #8]
    uint8_t pctr = 0;
 80038cc:	2300      	movs	r3, #0
 80038ce:	75fb      	strb	r3, [r7, #23]
    uint8_t chaining = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	75bb      	strb	r3, [r7, #22]
    uint8_t exit_machine = TRUE;
 80038d4:	2301      	movs	r3, #1
 80038d6:	757b      	strb	r3, [r7, #21]
    do
    {
        if (NULL != p_data)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d006      	beq.n	80038ec <ifx_i2c_dl_event_handler+0x34>
        {
            pctr = p_data[0];
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	75fb      	strb	r3, [r7, #23]
            chaining = pctr & TL_PCTR_CHAIN_MASK;
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	75bb      	strb	r3, [r7, #22]
        }
        // Propagate errors to upper layer
        if (0 != (event & IFX_I2C_DL_EVENT_ERROR))
 80038ec:	897b      	ldrh	r3, [r7, #10]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d008      	beq.n	8003908 <ifx_i2c_dl_event_handler+0x50>
        {
            p_ctx->tl.state = TL_STATE_ERROR;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2206      	movs	r2, #6
 80038fa:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003904:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        }
        if (0 != data_len)
 8003908:	893b      	ldrh	r3, [r7, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d010      	beq.n	8003930 <ifx_i2c_dl_event_handler+0x78>
        {
            if (0 != (presence_bit_check(p_ctx,pctr)))
 800390e:	7dfb      	ldrb	r3, [r7, #23]
 8003910:	4619      	mov	r1, r3
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f7ff ffa8 	bl	8003868 <presence_bit_check>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d008      	beq.n	8003930 <ifx_i2c_dl_event_handler+0x78>
            {
                p_ctx->tl.state = TL_STATE_ERROR;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2206      	movs	r2, #6
 8003922:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800392c:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        switch (p_ctx->tl.state)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800393e:	3b01      	subs	r3, #1
 8003940:	2b07      	cmp	r3, #7
 8003942:	f200 81d0 	bhi.w	8003ce6 <ifx_i2c_dl_event_handler+0x42e>
 8003946:	a201      	add	r2, pc, #4	@ (adr r2, 800394c <ifx_i2c_dl_event_handler+0x94>)
 8003948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394c:	0800396d 	.word	0x0800396d
 8003950:	08003983 	.word	0x08003983
 8003954:	08003ce7 	.word	0x08003ce7
 8003958:	08003a19 	.word	0x08003a19
 800395c:	08003b5f 	.word	0x08003b5f
 8003960:	08003cb5 	.word	0x08003cb5
 8003964:	08003c73 	.word	0x08003c73
 8003968:	08003c17 	.word	0x08003c17
        {
            case TL_STATE_IDLE:
            {
                exit_machine = FALSE;
 800396c:	2300      	movs	r3, #0
 800396e:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003976:	2300      	movs	r3, #0
 8003978:	2200      	movs	r2, #0
 800397a:	2100      	movs	r1, #0
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	47a0      	blx	r4
            }
            break;
 8003980:	e1c3      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 8003982:	897b      	ldrh	r3, [r7, #10]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d040      	beq.n	8003a0e <ifx_i2c_dl_event_handler+0x156>
                {
                    if (p_ctx->tl.packet_offset < p_ctx->tl.actual_packet_length)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8003998:	429a      	cmp	r2, r3
 800399a:	d215      	bcs.n	80039c8 <ifx_i2c_dl_event_handler+0x110>
                    {
                        // Transmission of one fragment complete, send next fragment
                        LOG_TL("[IFX-TL]: Tx:Fragment sent,now send next\n");
                        // Chaining error from slave
                        if (TL_CHAINING_ERROR == chaining)
 800399c:	7dbb      	ldrb	r3, [r7, #22]
 800399e:	2b07      	cmp	r3, #7
 80039a0:	d104      	bne.n	80039ac <ifx_i2c_dl_event_handler+0xf4>
                        {
                            LOG_TL("[IFX-TL]: Tx:Chaining error received while Tx\n");
                            p_ctx->tl.state = TL_STATE_RESEND;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2208      	movs	r2, #8
 80039a6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 80039aa:	e1ae      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        // Any fragment received before complete transmission is error
                        if (0 != data_len)
 80039ac:	893b      	ldrh	r3, [r7, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d004      	beq.n	80039bc <ifx_i2c_dl_event_handler+0x104>
                        {
                            LOG_TL("[IFX-TL]: Tx:Data received while Tx\n");
                            p_ctx->tl.state = TL_STATE_ERROR;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2206      	movs	r2, #6
 80039b6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 80039ba:	e1a6      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 80039bc:	2300      	movs	r3, #0
 80039be:	757b      	strb	r3, [r7, #21]
                        //lint --e{534} suppress "Error handling is not required so return value is not checked"
                        ifx_i2c_tl_send_next_fragment(p_ctx);
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f7ff feb9 	bl	8003738 <ifx_i2c_tl_send_next_fragment>
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 80039c6:	e19f      	b.n	8003d08 <ifx_i2c_dl_event_handler+0x450>
                        p_ctx->tl.state = TL_STATE_RX;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2204      	movs	r2, #4
 80039cc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        p_ctx->tl.total_recv_length = 0;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        p_ctx->tl.previous_chaining = TL_CHAINING_NO;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                        p_ctx->tl.transmission_completed = 1;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
                        if (!(event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80039e8:	897b      	ldrh	r3, [r7, #10]
 80039ea:	f003 0304 	and.w	r3, r3, #4
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f040 818a 	bne.w	8003d08 <ifx_i2c_dl_event_handler+0x450>
                            if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f7fd fa4b 	bl	8000e90 <ifx_i2c_dl_receive_frame>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <ifx_i2c_dl_event_handler+0x150>
                                p_ctx->tl.state = TL_STATE_ERROR;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2206      	movs	r2, #6
 8003a04:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            exit_machine = FALSE;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	757b      	strb	r3, [r7, #21]
            break;
 8003a0c:	e17c      	b.n	8003d08 <ifx_i2c_dl_event_handler+0x450>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2206      	movs	r2, #6
 8003a12:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003a16:	e178      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 8003a18:	897b      	ldrh	r3, [r7, #10]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 8098 	beq.w	8003b54 <ifx_i2c_dl_event_handler+0x29c>
                {
                    // Message must contain at least the transport layer header
                    if (data_len < TL_HEADER_SIZE)
 8003a24:	893b      	ldrh	r3, [r7, #8]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d104      	bne.n	8003a34 <ifx_i2c_dl_event_handler+0x17c>
                    {
                        LOG_TL("[IFX-TL]: Rx : Data received is more than header len\n");
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2206      	movs	r2, #6
 8003a2e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003a32:	e16a      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    if (IFX_I2C_STACK_MEM_ERROR == p_ctx->tl.error_event)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8003a3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a3e:	d114      	bne.n	8003a6a <ifx_i2c_dl_event_handler+0x1b2>
                    {
                        if ((TL_CHAINING_LAST == chaining) || (0 != ifx_i2c_dl_receive_frame(p_ctx)))
 8003a40:	7dbb      	ldrb	r3, [r7, #22]
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d005      	beq.n	8003a52 <ifx_i2c_dl_event_handler+0x19a>
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f7fd fa22 	bl	8000e90 <ifx_i2c_dl_receive_frame>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d004      	beq.n	8003a5c <ifx_i2c_dl_event_handler+0x1a4>
                        {
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2206      	movs	r2, #6
 8003a56:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003a5a:	e156      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        p_ctx->tl.state = TL_STATE_RX;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2204      	movs	r2, #4
 8003a60:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        exit_machine = FALSE;
 8003a64:	2300      	movs	r3, #0
 8003a66:	757b      	strb	r3, [r7, #21]
                        break;
 8003a68:	e14f      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    // If chaining error detected
                    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_check_chaining_error(chaining,p_ctx->tl.previous_chaining))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f893 2111 	ldrb.w	r2, [r3, #273]	@ 0x111
 8003a70:	7dbb      	ldrb	r3, [r7, #22]
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff fec3 	bl	8003800 <ifx_i2c_tl_check_chaining_error>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d004      	beq.n	8003a8a <ifx_i2c_dl_event_handler+0x1d2>
                    {
                        LOG_TL("[IFX-TL]: Rx : Chaining state is not correct\n");
                        p_ctx->tl.state = TL_STATE_RESEND;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2208      	movs	r2, #8
 8003a84:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003a88:	e13f      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    p_ctx->tl.previous_chaining = chaining & 0x07;
 8003a8a:	7dbb      	ldrb	r3, [r7, #22]
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                    if (NULL == p_data)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d104      	bne.n	8003aa8 <ifx_i2c_dl_event_handler+0x1f0>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2206      	movs	r2, #6
 8003aa2:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003aa6:	e130      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    }

                    // No chaining and Last
                    if ((TL_CHAINING_NO == chaining) || (TL_CHAINING_LAST == chaining))
 8003aa8:	7dbb      	ldrb	r3, [r7, #22]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d002      	beq.n	8003ab4 <ifx_i2c_dl_event_handler+0x1fc>
 8003aae:	7dbb      	ldrb	r3, [r7, #22]
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d14a      	bne.n	8003b4a <ifx_i2c_dl_event_handler+0x292>
                    {
                        LOG_TL("[IFX-TL]: Rx : No chain/Last chain received, Inform UL\n");
                        // Check for possible receive buffer overflow
                        if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003aba:	461a      	mov	r2, r3
 8003abc:	893b      	ldrh	r3, [r7, #8]
 8003abe:	4413      	add	r3, r2
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 8003ac8:	8812      	ldrh	r2, [r2, #0]
 8003aca:	4293      	cmp	r3, r2
 8003acc:	dd09      	ble.n	8003ae2 <ifx_i2c_dl_event_handler+0x22a>
                        {
                            LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                            p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ad4:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2206      	movs	r2, #6
 8003adc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003ae0:	e113      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	757b      	strb	r3, [r7, #21]
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003af2:	1898      	adds	r0, r3, r2
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	1c59      	adds	r1, r3, #1
 8003af8:	893b      	ldrh	r3, [r7, #8]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	461a      	mov	r2, r3
 8003afe:	f00b fa2a 	bl	800ef56 <memcpy>
                        p_ctx->tl.total_recv_length += (data_len - 1);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8003b08:	893b      	ldrh	r3, [r7, #8]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003b2c:	801a      	strh	r2, [r3, #0]
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
                                                            p_ctx->tl.p_recv_packet_buffer,
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
                                                            *p_ctx->tl.p_recv_packet_buffer_length);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003b40:	881b      	ldrh	r3, [r3, #0]
 8003b42:	2100      	movs	r1, #0
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	47a0      	blx	r4
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 8003b48:	e0df      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        p_ctx->tl.state = TL_STATE_CHAINING;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2205      	movs	r2, #5
 8003b4e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003b52:	e0da      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2206      	movs	r2, #6
 8003b58:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003b5c:	e0d5      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING:
            {
                LOG_TL("[IFX-TL]: Chain : Chaining mode entered\n");
                // When receiving a starting fragment, fragment length must be max frame size for intermediate and last 
                // frame the buffer should not be empty
                if (data_len != (p_ctx->tl.max_packet_length + 1))
 8003b5e:	893a      	ldrh	r2, [r7, #8]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 8003b66:	3301      	adds	r3, #1
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d004      	beq.n	8003b76 <ifx_i2c_dl_event_handler+0x2be>
                {
                    LOG_TL("[IFX-TL]: Chain : Data len not equal to max frame size\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2207      	movs	r2, #7
 8003b70:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003b74:	e0c9      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                // Check for possible receive buffer overflow
                if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	893b      	ldrh	r3, [r7, #8]
 8003b80:	4413      	add	r3, r2
 8003b82:	3b01      	subs	r3, #1
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 8003b8a:	8812      	ldrh	r2, [r2, #0]
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	dd09      	ble.n	8003ba4 <ifx_i2c_dl_event_handler+0x2ec>
                {
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b96:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                    p_ctx->tl.state = TL_STATE_RX;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2204      	movs	r2, #4
 8003b9e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003ba2:	e0b2      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                if (NULL == p_data)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d104      	bne.n	8003bb4 <ifx_i2c_dl_event_handler+0x2fc>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2206      	movs	r2, #6
 8003bae:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003bb2:	e0aa      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003bc0:	1898      	adds	r0, r3, r2
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	1c59      	adds	r1, r3, #1
 8003bc6:	893b      	ldrh	r3, [r7, #8]
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	461a      	mov	r2, r3
 8003bcc:	f00b f9c3 	bl	800ef56 <memcpy>
                p_ctx->tl.total_recv_length += (data_len - 1);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8003bd6:	893b      	ldrh	r3, [r7, #8]
 8003bd8:	4413      	add	r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104

                p_ctx->tl.previous_chaining = pctr & 0x07;
 8003be6:	7dfb      	ldrb	r3, [r7, #23]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                LOG_TL("[IFX-TL]: Chain : Continue  in receive mode\n");
                p_ctx->tl.state = TL_STATE_RX;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2204      	movs	r2, #4
 8003bf8:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                // Continue receiving frames until packet is complete
                if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f7fd f947 	bl	8000e90 <ifx_i2c_dl_receive_frame>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <ifx_i2c_dl_event_handler+0x358>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2206      	movs	r2, #6
 8003c0c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                exit_machine = FALSE;
 8003c10:	2300      	movs	r3, #0
 8003c12:	757b      	strb	r3, [r7, #21]
            }
            break;
 8003c14:	e079      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RESEND:
            {
                LOG_TL("[IFX-TL]: Resend Enter\n");
                // In received mode , for wrong pctr with data
                if ((data_len > 1) && (p_ctx->tl.transmission_completed == 1))
 8003c16:	893b      	ldrh	r3, [r7, #8]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d909      	bls.n	8003c30 <ifx_i2c_dl_event_handler+0x378>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d104      	bne.n	8003c30 <ifx_i2c_dl_event_handler+0x378>
                {
                    LOG_TL("[IFX-TL]: Resend : Send chaining error\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2207      	movs	r2, #7
 8003c2a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003c2e:	e06c      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                }
                // Master Resend the packets,Resend only once, otherwise exit with error
                if (0 == (p_ctx->tl.chaining_error_count++))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	b2d1      	uxtb	r1, r2
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	f882 110f 	strb.w	r1, [r2, #271]	@ 0x10f
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d111      	bne.n	8003c68 <ifx_i2c_dl_event_handler+0x3b0>
                {
                    LOG_TL("[IFX-TL]: Resend : Resending\n");
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    if (0 != ifx_i2c_tl_resend_packets(p_ctx))
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f7ff fd16 	bl	800367e <ifx_i2c_tl_resend_packets>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <ifx_i2c_dl_event_handler+0x3aa>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2206      	movs	r2, #6
 8003c5c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Resend : chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003c60:	e053      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003c62:	2300      	movs	r3, #0
 8003c64:	757b      	strb	r3, [r7, #21]
            break;
 8003c66:	e050      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2206      	movs	r2, #6
 8003c6c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003c70:	e04b      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2202      	movs	r2, #2
 8003c76:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	b2d1      	uxtb	r1, r2
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	f882 1110 	strb.w	r1, [r2, #272]	@ 0x110
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10d      	bne.n	8003caa <ifx_i2c_dl_event_handler+0x3f2>
                {
                    LOG_TL("[IFX-TL]: Chain error : Sending chain error\n");
                    // Send chaining error only once
                    if (0 != ifx_i2c_tl_send_chaining_error(p_ctx))
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f7ff fd9d 	bl	80037ce <ifx_i2c_tl_send_chaining_error>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d004      	beq.n	8003ca4 <ifx_i2c_dl_event_handler+0x3ec>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2206      	movs	r2, #6
 8003c9e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Chain error : master_chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003ca2:	e032      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	757b      	strb	r3, [r7, #21]
            break;
 8003ca8:	e02f      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2206      	movs	r2, #6
 8003cae:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003cb2:	e02a      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_ERROR:
            {
                LOG_TL("[IFX-TL]: Error\n");
                exit_machine = FALSE;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	757b      	strb	r3, [r7, #21]
                if ((0 != (event & IFX_I2C_DL_EVENT_ERROR)) || (0 != data_len))
 8003cb8:	897b      	ldrh	r3, [r7, #10]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <ifx_i2c_dl_event_handler+0x410>
 8003cc2:	893b      	ldrh	r3, [r7, #8]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <ifx_i2c_dl_event_handler+0x418>
                {
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003cdc:	2300      	movs	r3, #0
 8003cde:	2200      	movs	r2, #0
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	47a0      	blx	r4
            }
            break;
 8003ce4:	e011      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                exit_machine = FALSE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003cfe:	2300      	movs	r3, #0
 8003d00:	2200      	movs	r2, #0
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	47a0      	blx	r4
            }
            break;
 8003d06:	e000      	b.n	8003d0a <ifx_i2c_dl_event_handler+0x452>
            break;
 8003d08:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003d0a:	7d7b      	ldrb	r3, [r7, #21]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	f43f ade3 	beq.w	80038d8 <ifx_i2c_dl_event_handler+0x20>
}
 8003d12:	bf00      	nop
 8003d14:	bf00      	nop
 8003d16:	371c      	adds	r7, #28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd90      	pop	{r4, r7, pc}

08003d1c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int __io_putchar(int ch)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003d24:	1d39      	adds	r1, r7, #4
 8003d26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	4803      	ldr	r0, [pc, #12]	@ (8003d3c <__io_putchar+0x20>)
 8003d2e:	f009 fe53 	bl	800d9d8 <HAL_UART_Transmit>
    return ch;
 8003d32:	687b      	ldr	r3, [r7, #4]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	20000acc 	.word	0x20000acc

08003d40 <optiga_util_callback>:
extern pal_i2c_t optiga_pal_i2c_context_0;
static volatile optiga_lib_status_t optiga_lib_status = OPTIGA_LIB_SUCCESS;

// Async callback
static void optiga_util_callback(void *context, optiga_lib_status_t return_status)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 8003d4c:	4a04      	ldr	r2, [pc, #16]	@ (8003d60 <optiga_util_callback+0x20>)
 8003d4e:	887b      	ldrh	r3, [r7, #2]
 8003d50:	8013      	strh	r3, [r2, #0]
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	20000b14 	.word	0x20000b14

08003d64 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d74:	d101      	bne.n	8003d7a <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        pal_os_event_timer_tick();
 8003d76:	f002 fc8d 	bl	8006694 <pal_os_event_timer_tick>
    }
}
 8003d7a:	bf00      	nop
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <verify_bootloader_hash>:

bool verify_bootloader_hash(optiga_util_t * util)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b0a2      	sub	sp, #136	@ 0x88
 8003d88:	af02      	add	r7, sp, #8
 8003d8a:	6078      	str	r0, [r7, #4]
    mbedtls_sha256_context ctx;

    memset(expected_hash, 0, sizeof(expected_hash));
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	2100      	movs	r1, #0
 8003d90:	483d      	ldr	r0, [pc, #244]	@ (8003e88 <verify_bootloader_hash+0x104>)
 8003d92:	f00b f89b 	bl	800eecc <memset>
    memset(calc_hash, 0, sizeof(calc_hash));
 8003d96:	2220      	movs	r2, #32
 8003d98:	2100      	movs	r1, #0
 8003d9a:	483c      	ldr	r0, [pc, #240]	@ (8003e8c <verify_bootloader_hash+0x108>)
 8003d9c:	f00b f896 	bl	800eecc <memset>

    mbedtls_sha256_init(&ctx);
 8003da0:	f107 030c 	add.w	r3, r7, #12
 8003da4:	4618      	mov	r0, r3
 8003da6:	f002 fce4 	bl	8006772 <mbedtls_sha256_init>
    mbedtls_sha256_starts_ret(&ctx, 0);
 8003daa:	f107 030c 	add.w	r3, r7, #12
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f002 fceb 	bl	800678c <mbedtls_sha256_starts_ret>
    const uint8_t *bl_ptr = (const uint8_t*)BOOTLOADER_START_ADDR;
 8003db6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003dba:	67bb      	str	r3, [r7, #120]	@ 0x78
    mbedtls_sha256_update_ret(&ctx, bl_ptr, HASH_CALC_LEN);
 8003dbc:	f107 030c 	add.w	r3, r7, #12
 8003dc0:	4a33      	ldr	r2, [pc, #204]	@ (8003e90 <verify_bootloader_hash+0x10c>)
 8003dc2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f004 fa95 	bl	80082f4 <mbedtls_sha256_update_ret>
    mbedtls_sha256_finish_ret(&ctx, calc_hash);
 8003dca:	f107 030c 	add.w	r3, r7, #12
 8003dce:	492f      	ldr	r1, [pc, #188]	@ (8003e8c <verify_bootloader_hash+0x108>)
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f004 fb04 	bl	80083de <mbedtls_sha256_finish_ret>

    optiga_lib_status = OPTIGA_LIB_BUSY;
 8003dd6:	4b2f      	ldr	r3, [pc, #188]	@ (8003e94 <verify_bootloader_hash+0x110>)
 8003dd8:	2201      	movs	r2, #1
 8003dda:	801a      	strh	r2, [r3, #0]
    hash_len = sizeof(expected_hash); // Important: reset length before read
 8003ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8003e98 <verify_bootloader_hash+0x114>)
 8003dde:	2220      	movs	r2, #32
 8003de0:	801a      	strh	r2, [r3, #0]
    optiga_util_read_data(util, HASH_OID, 0, expected_hash, &hash_len);
 8003de2:	4b2d      	ldr	r3, [pc, #180]	@ (8003e98 <verify_bootloader_hash+0x114>)
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	4b28      	ldr	r3, [pc, #160]	@ (8003e88 <verify_bootloader_hash+0x104>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	f24e 01e8 	movw	r1, #57576	@ 0xe0e8
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f002 f8d6 	bl	8005fa0 <optiga_util_read_data>

    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003df4:	e001      	b.n	8003dfa <verify_bootloader_hash+0x76>
        pal_os_event_trigger_registered_callback();
 8003df6:	f002 fc2b 	bl	8006650 <pal_os_event_trigger_registered_callback>
    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003dfa:	4b26      	ldr	r3, [pc, #152]	@ (8003e94 <verify_bootloader_hash+0x110>)
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d0f8      	beq.n	8003df6 <verify_bootloader_hash+0x72>

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS || hash_len != 32) {
 8003e04:	4b23      	ldr	r3, [pc, #140]	@ (8003e94 <verify_bootloader_hash+0x110>)
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d103      	bne.n	8003e16 <verify_bootloader_hash+0x92>
 8003e0e:	4b22      	ldr	r3, [pc, #136]	@ (8003e98 <verify_bootloader_hash+0x114>)
 8003e10:	881b      	ldrh	r3, [r3, #0]
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	d00b      	beq.n	8003e2e <verify_bootloader_hash+0xaa>
        printf("OPTIGA read error! 0x%04X len=%u\n", optiga_lib_status, hash_len);
 8003e16:	4b1f      	ldr	r3, [pc, #124]	@ (8003e94 <verify_bootloader_hash+0x110>)
 8003e18:	881b      	ldrh	r3, [r3, #0]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e98 <verify_bootloader_hash+0x114>)
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	481d      	ldr	r0, [pc, #116]	@ (8003e9c <verify_bootloader_hash+0x118>)
 8003e26:	f00a ffc9 	bl	800edbc <iprintf>
        return false;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	e027      	b.n	8003e7e <verify_bootloader_hash+0xfa>
    }

    printf("Calculated Hash: ");
 8003e2e:	481c      	ldr	r0, [pc, #112]	@ (8003ea0 <verify_bootloader_hash+0x11c>)
 8003e30:	f00a ffc4 	bl	800edbc <iprintf>
    for (int i = 0; i < 32; i++) {
 8003e34:	2300      	movs	r3, #0
 8003e36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e38:	e00a      	b.n	8003e50 <verify_bootloader_hash+0xcc>
        printf("%02X", calc_hash[i]);
 8003e3a:	4a14      	ldr	r2, [pc, #80]	@ (8003e8c <verify_bootloader_hash+0x108>)
 8003e3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	4619      	mov	r1, r3
 8003e44:	4817      	ldr	r0, [pc, #92]	@ (8003ea4 <verify_bootloader_hash+0x120>)
 8003e46:	f00a ffb9 	bl	800edbc <iprintf>
    for (int i = 0; i < 32; i++) {
 8003e4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e52:	2b1f      	cmp	r3, #31
 8003e54:	ddf1      	ble.n	8003e3a <verify_bootloader_hash+0xb6>
    }
    printf("\n");
 8003e56:	200a      	movs	r0, #10
 8003e58:	f00a ffc2 	bl	800ede0 <putchar>

    if (memcmp(calc_hash, expected_hash, 32) != 0) {
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	490a      	ldr	r1, [pc, #40]	@ (8003e88 <verify_bootloader_hash+0x104>)
 8003e60:	480a      	ldr	r0, [pc, #40]	@ (8003e8c <verify_bootloader_hash+0x108>)
 8003e62:	f00b f823 	bl	800eeac <memcmp>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d004      	beq.n	8003e76 <verify_bootloader_hash+0xf2>
        printf("Hash mismatch!\n");
 8003e6c:	480e      	ldr	r0, [pc, #56]	@ (8003ea8 <verify_bootloader_hash+0x124>)
 8003e6e:	f00b f815 	bl	800ee9c <puts>
        return false;
 8003e72:	2300      	movs	r3, #0
 8003e74:	e003      	b.n	8003e7e <verify_bootloader_hash+0xfa>
    }

    printf("Bootloader hash verified.\n");
 8003e76:	480d      	ldr	r0, [pc, #52]	@ (8003eac <verify_bootloader_hash+0x128>)
 8003e78:	f00b f810 	bl	800ee9c <puts>
    return true;
 8003e7c:	2301      	movs	r3, #1
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3780      	adds	r7, #128	@ 0x80
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	200009f0 	.word	0x200009f0
 8003e8c:	20000a10 	.word	0x20000a10
 8003e90:	0001ffe0 	.word	0x0001ffe0
 8003e94:	20000b14 	.word	0x20000b14
 8003e98:	200004cc 	.word	0x200004cc
 8003e9c:	0800fc04 	.word	0x0800fc04
 8003ea0:	0800fc28 	.word	0x0800fc28
 8003ea4:	0800fc3c 	.word	0x0800fc3c
 8003ea8:	0800fc44 	.word	0x0800fc44
 8003eac:	0800fc54 	.word	0x0800fc54

08003eb0 <optiga_main_logic>:
void optiga_main_logic(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
    optiga_util_t *me_util = NULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	607b      	str	r3, [r7, #4]
    optiga_lib_status_t return_status = OPTIGA_UTIL_ERROR;
 8003eba:	f240 3302 	movw	r3, #770	@ 0x302
 8003ebe:	807b      	strh	r3, [r7, #2]

    me_util = optiga_util_create(0, optiga_util_callback, NULL);
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	492d      	ldr	r1, [pc, #180]	@ (8003f78 <optiga_main_logic+0xc8>)
 8003ec4:	2000      	movs	r0, #0
 8003ec6:	f001 ffcf 	bl	8005e68 <optiga_util_create>
 8003eca:	6078      	str	r0, [r7, #4]
    if (!me_util)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d103      	bne.n	8003eda <optiga_main_logic+0x2a>
    {
        printf("Failed to create OPTIGA util instance.\r\n");
 8003ed2:	482a      	ldr	r0, [pc, #168]	@ (8003f7c <optiga_main_logic+0xcc>)
 8003ed4:	f00a ffe2 	bl	800ee9c <puts>
        return;
 8003ed8:	e04b      	b.n	8003f72 <optiga_main_logic+0xc2>
    }

    // Retry loop to initialize OPTIGA
    while (1)
    {
        optiga_lib_status = OPTIGA_LIB_BUSY;
 8003eda:	4b29      	ldr	r3, [pc, #164]	@ (8003f80 <optiga_main_logic+0xd0>)
 8003edc:	2201      	movs	r2, #1
 8003ede:	801a      	strh	r2, [r3, #0]
        return_status = optiga_util_open_application(me_util, 0);
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f002 f802 	bl	8005eec <optiga_util_open_application>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	807b      	strh	r3, [r7, #2]
        if (return_status != OPTIGA_LIB_SUCCESS)
 8003eec:	887b      	ldrh	r3, [r7, #2]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <optiga_main_logic+0x4a>
        {
            printf("optiga_util_open_application() failed immediately. Retrying...\r\n");
 8003ef2:	4824      	ldr	r0, [pc, #144]	@ (8003f84 <optiga_main_logic+0xd4>)
 8003ef4:	f00a ffd2 	bl	800ee9c <puts>
            continue;
 8003ef8:	e02d      	b.n	8003f56 <optiga_main_logic+0xa6>
        }
        HAL_Delay(100);
 8003efa:	2064      	movs	r0, #100	@ 0x64
 8003efc:	f004 feac 	bl	8008c58 <HAL_Delay>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003f00:	e001      	b.n	8003f06 <optiga_main_logic+0x56>
        {
            pal_os_event_trigger_registered_callback(); // CRUCIAL for bare metal
 8003f02:	f002 fba5 	bl	8006650 <pal_os_event_trigger_registered_callback>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003f06:	4b1e      	ldr	r3, [pc, #120]	@ (8003f80 <optiga_main_logic+0xd0>)
 8003f08:	881b      	ldrh	r3, [r3, #0]
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d0f8      	beq.n	8003f02 <optiga_main_logic+0x52>
        }
        HAL_Delay(100);
 8003f10:	2064      	movs	r0, #100	@ 0x64
 8003f12:	f004 fea1 	bl	8008c58 <HAL_Delay>
        if (optiga_lib_status == OPTIGA_LIB_SUCCESS)
 8003f16:	4b1a      	ldr	r3, [pc, #104]	@ (8003f80 <optiga_main_logic+0xd0>)
 8003f18:	881b      	ldrh	r3, [r3, #0]
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10f      	bne.n	8003f40 <optiga_main_logic+0x90>
        {
            printf("OPTIGA Trust M initialized successfully.\r\n");
 8003f20:	4819      	ldr	r0, [pc, #100]	@ (8003f88 <optiga_main_logic+0xd8>)
 8003f22:	f00a ffbb 	bl	800ee9c <puts>
            break;
 8003f26:	bf00      	nop
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
            HAL_Delay(2000);
        }
    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);  // Turn ON LED if you want
 8003f28:	2201      	movs	r2, #1
 8003f2a:	2120      	movs	r1, #32
 8003f2c:	4817      	ldr	r0, [pc, #92]	@ (8003f8c <optiga_main_logic+0xdc>)
 8003f2e:	f005 fd03 	bl	8009938 <HAL_GPIO_WritePin>

    if (verify_bootloader_hash(me_util)) {
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7ff ff26 	bl	8003d84 <verify_bootloader_hash>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00f      	beq.n	8003f5e <optiga_main_logic+0xae>
 8003f3e:	e00b      	b.n	8003f58 <optiga_main_logic+0xa8>
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
 8003f40:	4b0f      	ldr	r3, [pc, #60]	@ (8003f80 <optiga_main_logic+0xd0>)
 8003f42:	881b      	ldrh	r3, [r3, #0]
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	4619      	mov	r1, r3
 8003f48:	4811      	ldr	r0, [pc, #68]	@ (8003f90 <optiga_main_logic+0xe0>)
 8003f4a:	f00a ff37 	bl	800edbc <iprintf>
            HAL_Delay(2000);
 8003f4e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003f52:	f004 fe81 	bl	8008c58 <HAL_Delay>
        optiga_lib_status = OPTIGA_LIB_BUSY;
 8003f56:	e7c0      	b.n	8003eda <optiga_main_logic+0x2a>
             goto_application();
 8003f58:	f000 fa74 	bl	8004444 <goto_application>
 8003f5c:	e009      	b.n	8003f72 <optiga_main_logic+0xc2>
         } else {
             while (1) {
                 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); // blink red LED
 8003f5e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003f62:	480c      	ldr	r0, [pc, #48]	@ (8003f94 <optiga_main_logic+0xe4>)
 8003f64:	f005 fd01 	bl	800996a <HAL_GPIO_TogglePin>
                 HAL_Delay(500);
 8003f68:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003f6c:	f004 fe74 	bl	8008c58 <HAL_Delay>
                 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); // blink red LED
 8003f70:	e7f5      	b.n	8003f5e <optiga_main_logic+0xae>
             }
         }
}
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	08003d41 	.word	0x08003d41
 8003f7c:	0800fc70 	.word	0x0800fc70
 8003f80:	20000b14 	.word	0x20000b14
 8003f84:	0800fc98 	.word	0x0800fc98
 8003f88:	0800fcd8 	.word	0x0800fcd8
 8003f8c:	40020000 	.word	0x40020000
 8003f90:	0800fd04 	.word	0x0800fd04
 8003f94:	40020400 	.word	0x40020400

08003f98 <I2C_Scan>:


void I2C_Scan(I2C_HandleTypeDef *hi2c) {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
    printf("Scanning I2C...\r\n");
 8003fa0:	4811      	ldr	r0, [pc, #68]	@ (8003fe8 <I2C_Scan+0x50>)
 8003fa2:	f00a ff7b 	bl	800ee9c <puts>
    for (uint8_t addr = 1; addr < 128; addr++) {
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	73fb      	strb	r3, [r7, #15]
 8003faa:	e013      	b.n	8003fd4 <I2C_Scan+0x3c>
        if (HAL_I2C_IsDeviceReady(hi2c, addr << 1, 1, 10) == HAL_OK) {
 8003fac:	7bfb      	ldrb	r3, [r7, #15]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	b299      	uxth	r1, r3
 8003fb4:	230a      	movs	r3, #10
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f006 f99f 	bl	800a2fc <HAL_I2C_IsDeviceReady>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d104      	bne.n	8003fce <I2C_Scan+0x36>
            printf("Device found at 0x%02X\r\n", addr);
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4808      	ldr	r0, [pc, #32]	@ (8003fec <I2C_Scan+0x54>)
 8003fca:	f00a fef7 	bl	800edbc <iprintf>
    for (uint8_t addr = 1; addr < 128; addr++) {
 8003fce:	7bfb      	ldrb	r3, [r7, #15]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	73fb      	strb	r3, [r7, #15]
 8003fd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	dae7      	bge.n	8003fac <I2C_Scan+0x14>
        }
    }
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	0800fd34 	.word	0x0800fd34
 8003fec:	0800fd48 	.word	0x0800fd48

08003ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ff6:	f004 fd87 	bl	8008b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ffa:	f000 f88f 	bl	800411c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003ffe:	f000 f9a9 	bl	8004354 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004002:	f000 f97d 	bl	8004300 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8004006:	f000 f901 	bl	800420c <MX_I2C1_Init>
  MX_TIM2_Init();
 800400a:	f000 f92d 	bl	8004268 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800400e:	f000 f8f1 	bl	80041f4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8004012:	4834      	ldr	r0, [pc, #208]	@ (80040e4 <main+0xf4>)
 8004014:	f009 f8ac 	bl	800d170 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004018:	2200      	movs	r2, #0
 800401a:	2100      	movs	r1, #0
 800401c:	201c      	movs	r0, #28
 800401e:	f004 ff30 	bl	8008e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004022:	201c      	movs	r0, #28
 8004024:	f004 ff49 	bl	8008eba <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET );    //Green LED OFF
 8004028:	2201      	movs	r2, #1
 800402a:	2120      	movs	r1, #32
 800402c:	482e      	ldr	r0, [pc, #184]	@ (80040e8 <main+0xf8>)
 800402e:	f005 fc83 	bl	8009938 <HAL_GPIO_WritePin>

  printf("Starting Bootloader(%d.%d)\r\n", BL_Version[0], BL_Version[1] );
 8004032:	2301      	movs	r3, #1
 8004034:	2203      	movs	r2, #3
 8004036:	4619      	mov	r1, r3
 8004038:	482c      	ldr	r0, [pc, #176]	@ (80040ec <main+0xfc>)
 800403a:	f00a febf 	bl	800edbc <iprintf>
  GPIO_PinState OTA_Pin_state;
       uint32_t end_tick = HAL_GetTick() + 3000;   // from now to 3 Seconds
 800403e:	f004 fdff 	bl	8008c40 <HAL_GetTick>
 8004042:	4603      	mov	r3, r0
 8004044:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8004048:	60fb      	str	r3, [r7, #12]

       printf("Press the User Button PC13 to trigger OTA update...\r\n");
 800404a:	4829      	ldr	r0, [pc, #164]	@ (80040f0 <main+0x100>)
 800404c:	f00a ff26 	bl	800ee9c <puts>
       do
       {
         OTA_Pin_state = HAL_GPIO_ReadPin( GPIOC, GPIO_PIN_13 );
 8004050:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004054:	4827      	ldr	r0, [pc, #156]	@ (80040f4 <main+0x104>)
 8004056:	f005 fc57 	bl	8009908 <HAL_GPIO_ReadPin>
 800405a:	4603      	mov	r3, r0
 800405c:	72fb      	strb	r3, [r7, #11]
         uint32_t current_tick = HAL_GetTick();
 800405e:	f004 fdef 	bl	8008c40 <HAL_GetTick>
 8004062:	6078      	str	r0, [r7, #4]

         /* Check the button is pressed or not for 3seconds */
         if( ( OTA_Pin_state != GPIO_PIN_SET ) || ( current_tick > end_tick ) )
 8004064:	7afb      	ldrb	r3, [r7, #11]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d104      	bne.n	8004074 <main+0x84>
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	429a      	cmp	r2, r3
 8004070:	d800      	bhi.n	8004074 <main+0x84>
       {
 8004072:	e7ed      	b.n	8004050 <main+0x60>
           break;
         }
       }while( 1 );

       /*Start the Firmware or Application update */
       if( OTA_Pin_state == GPIO_PIN_RESET )
 8004074:	7afb      	ldrb	r3, [r7, #11]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d111      	bne.n	800409e <main+0xae>
       {
         printf("Starting Firmware Download!!!\r\n");
 800407a:	481f      	ldr	r0, [pc, #124]	@ (80040f8 <main+0x108>)
 800407c:	f00a ff0e 	bl	800ee9c <puts>
         /* OTA Request. Receive the data from the UART4 and flash */
         if( etx_ota_download_and_flash() != ETX_OTA_EX_OK )
 8004080:	f7fc fa76 	bl	8000570 <etx_ota_download_and_flash>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d004      	beq.n	8004094 <main+0xa4>
         {
           /* Error. Don't process. */
           printf("OTA Update : ERROR!!! HALT!!!\r\n");
 800408a:	481c      	ldr	r0, [pc, #112]	@ (80040fc <main+0x10c>)
 800408c:	f00a ff06 	bl	800ee9c <puts>
           while( 1 );
 8004090:	bf00      	nop
 8004092:	e7fd      	b.n	8004090 <main+0xa0>
         }
         else
         {
           /* Reset to load the new application */
           printf("Firmware update is done!!! Rebooting...\r\n");
 8004094:	481a      	ldr	r0, [pc, #104]	@ (8004100 <main+0x110>)
 8004096:	f00a ff01 	bl	800ee9c <puts>
           HAL_NVIC_SystemReset();
 800409a:	f004 ff1c 	bl	8008ed6 <HAL_NVIC_SystemReset>
       }




      printf("Powering ON OPTIGA Trust M...\r\n");
 800409e:	4819      	ldr	r0, [pc, #100]	@ (8004104 <main+0x114>)
 80040a0:	f00a fefc 	bl	800ee9c <puts>

      /* Power ON the OPTIGA Trust M chip */
      pal_gpio_set_high(&optiga_vdd_0);
 80040a4:	4818      	ldr	r0, [pc, #96]	@ (8004108 <main+0x118>)
 80040a6:	f002 f85e 	bl	8006166 <pal_gpio_set_high>
      printf("Resetting OPTIGA...\r\n");
 80040aa:	4818      	ldr	r0, [pc, #96]	@ (800410c <main+0x11c>)
 80040ac:	f00a fef6 	bl	800ee9c <puts>
      pal_gpio_set_low(&optiga_reset_0);
 80040b0:	4817      	ldr	r0, [pc, #92]	@ (8004110 <main+0x120>)
 80040b2:	f002 f868 	bl	8006186 <pal_gpio_set_low>
      HAL_Delay(10);
 80040b6:	200a      	movs	r0, #10
 80040b8:	f004 fdce 	bl	8008c58 <HAL_Delay>
      pal_gpio_set_high(&optiga_reset_0);
 80040bc:	4814      	ldr	r0, [pc, #80]	@ (8004110 <main+0x120>)
 80040be:	f002 f852 	bl	8006166 <pal_gpio_set_high>
      HAL_Delay(10);
 80040c2:	200a      	movs	r0, #10
 80040c4:	f004 fdc8 	bl	8008c58 <HAL_Delay>

      /* Optional: Scan I2C to check if device responds */
      I2C_Scan(&hi2c1);
 80040c8:	4812      	ldr	r0, [pc, #72]	@ (8004114 <main+0x124>)
 80040ca:	f7ff ff65 	bl	8003f98 <I2C_Scan>

      printf("Starting OPTIGA Trust M logic...\r\n");
 80040ce:	4812      	ldr	r0, [pc, #72]	@ (8004118 <main+0x128>)
 80040d0:	f00a fee4 	bl	800ee9c <puts>

      /* Execute main OPTIGA logic (write, read, LED control) */
      HAL_Delay(100);
 80040d4:	2064      	movs	r0, #100	@ 0x64
 80040d6:	f004 fdbf 	bl	8008c58 <HAL_Delay>
      optiga_main_logic();
 80040da:	f7ff fee9 	bl	8003eb0 <optiga_main_logic>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80040de:	bf00      	nop
 80040e0:	e7fd      	b.n	80040de <main+0xee>
 80040e2:	bf00      	nop
 80040e4:	20000a84 	.word	0x20000a84
 80040e8:	40020000 	.word	0x40020000
 80040ec:	0800fd64 	.word	0x0800fd64
 80040f0:	0800fd84 	.word	0x0800fd84
 80040f4:	40020800 	.word	0x40020800
 80040f8:	0800fdbc 	.word	0x0800fdbc
 80040fc:	0800fddc 	.word	0x0800fddc
 8004100:	0800fdfc 	.word	0x0800fdfc
 8004104:	0800fe28 	.word	0x0800fe28
 8004108:	20000500 	.word	0x20000500
 800410c:	0800fe48 	.word	0x0800fe48
 8004110:	20000508 	.word	0x20000508
 8004114:	20000a30 	.word	0x20000a30
 8004118:	0800fe60 	.word	0x0800fe60

0800411c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b094      	sub	sp, #80	@ 0x50
 8004120:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004122:	f107 0320 	add.w	r3, r7, #32
 8004126:	2230      	movs	r2, #48	@ 0x30
 8004128:	2100      	movs	r1, #0
 800412a:	4618      	mov	r0, r3
 800412c:	f00a fece 	bl	800eecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004130:	f107 030c 	add.w	r3, r7, #12
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	60da      	str	r2, [r3, #12]
 800413e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004140:	2300      	movs	r3, #0
 8004142:	60bb      	str	r3, [r7, #8]
 8004144:	4b29      	ldr	r3, [pc, #164]	@ (80041ec <SystemClock_Config+0xd0>)
 8004146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004148:	4a28      	ldr	r2, [pc, #160]	@ (80041ec <SystemClock_Config+0xd0>)
 800414a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800414e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004150:	4b26      	ldr	r3, [pc, #152]	@ (80041ec <SystemClock_Config+0xd0>)
 8004152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004154:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004158:	60bb      	str	r3, [r7, #8]
 800415a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800415c:	2300      	movs	r3, #0
 800415e:	607b      	str	r3, [r7, #4]
 8004160:	4b23      	ldr	r3, [pc, #140]	@ (80041f0 <SystemClock_Config+0xd4>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004168:	4a21      	ldr	r2, [pc, #132]	@ (80041f0 <SystemClock_Config+0xd4>)
 800416a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800416e:	6013      	str	r3, [r2, #0]
 8004170:	4b1f      	ldr	r3, [pc, #124]	@ (80041f0 <SystemClock_Config+0xd4>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004178:	607b      	str	r3, [r7, #4]
 800417a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800417c:	2302      	movs	r3, #2
 800417e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004180:	2301      	movs	r3, #1
 8004182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004184:	2310      	movs	r3, #16
 8004186:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004188:	2302      	movs	r3, #2
 800418a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800418c:	2300      	movs	r3, #0
 800418e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004190:	2310      	movs	r3, #16
 8004192:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004194:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8004198:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800419a:	2304      	movs	r3, #4
 800419c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800419e:	2307      	movs	r3, #7
 80041a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041a2:	f107 0320 	add.w	r3, r7, #32
 80041a6:	4618      	mov	r0, r3
 80041a8:	f008 fa2c 	bl	800c604 <HAL_RCC_OscConfig>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80041b2:	f000 f985 	bl	80044c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041b6:	230f      	movs	r3, #15
 80041b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041ba:	2302      	movs	r3, #2
 80041bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80041c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80041cc:	f107 030c 	add.w	r3, r7, #12
 80041d0:	2102      	movs	r1, #2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f008 fc8e 	bl	800caf4 <HAL_RCC_ClockConfig>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80041de:	f000 f96f 	bl	80044c0 <Error_Handler>
  }
}
 80041e2:	bf00      	nop
 80041e4:	3750      	adds	r7, #80	@ 0x50
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40023800 	.word	0x40023800
 80041f0:	40007000 	.word	0x40007000

080041f4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80041f8:	2200      	movs	r2, #0
 80041fa:	2100      	movs	r1, #0
 80041fc:	201f      	movs	r0, #31
 80041fe:	f004 fe40 	bl	8008e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004202:	201f      	movs	r0, #31
 8004204:	f004 fe59 	bl	8008eba <HAL_NVIC_EnableIRQ>
}
 8004208:	bf00      	nop
 800420a:	bd80      	pop	{r7, pc}

0800420c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004210:	4b12      	ldr	r3, [pc, #72]	@ (800425c <MX_I2C1_Init+0x50>)
 8004212:	4a13      	ldr	r2, [pc, #76]	@ (8004260 <MX_I2C1_Init+0x54>)
 8004214:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004216:	4b11      	ldr	r3, [pc, #68]	@ (800425c <MX_I2C1_Init+0x50>)
 8004218:	4a12      	ldr	r2, [pc, #72]	@ (8004264 <MX_I2C1_Init+0x58>)
 800421a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800421c:	4b0f      	ldr	r3, [pc, #60]	@ (800425c <MX_I2C1_Init+0x50>)
 800421e:	2200      	movs	r2, #0
 8004220:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004222:	4b0e      	ldr	r3, [pc, #56]	@ (800425c <MX_I2C1_Init+0x50>)
 8004224:	2200      	movs	r2, #0
 8004226:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004228:	4b0c      	ldr	r3, [pc, #48]	@ (800425c <MX_I2C1_Init+0x50>)
 800422a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800422e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004230:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <MX_I2C1_Init+0x50>)
 8004232:	2200      	movs	r2, #0
 8004234:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004236:	4b09      	ldr	r3, [pc, #36]	@ (800425c <MX_I2C1_Init+0x50>)
 8004238:	2200      	movs	r2, #0
 800423a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800423c:	4b07      	ldr	r3, [pc, #28]	@ (800425c <MX_I2C1_Init+0x50>)
 800423e:	2200      	movs	r2, #0
 8004240:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <MX_I2C1_Init+0x50>)
 8004244:	2200      	movs	r2, #0
 8004246:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004248:	4804      	ldr	r0, [pc, #16]	@ (800425c <MX_I2C1_Init+0x50>)
 800424a:	f005 fbcd 	bl	80099e8 <HAL_I2C_Init>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004254:	f000 f934 	bl	80044c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004258:	bf00      	nop
 800425a:	bd80      	pop	{r7, pc}
 800425c:	20000a30 	.word	0x20000a30
 8004260:	40005400 	.word	0x40005400
 8004264:	00061a80 	.word	0x00061a80

08004268 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	2200      	movs	r2, #0
 8004274:	601a      	str	r2, [r3, #0]
 8004276:	605a      	str	r2, [r3, #4]
 8004278:	609a      	str	r2, [r3, #8]
 800427a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800427c:	463b      	mov	r3, r7
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004284:	4b1d      	ldr	r3, [pc, #116]	@ (80042fc <MX_TIM2_Init+0x94>)
 8004286:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800428a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800428c:	4b1b      	ldr	r3, [pc, #108]	@ (80042fc <MX_TIM2_Init+0x94>)
 800428e:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8004292:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004294:	4b19      	ldr	r3, [pc, #100]	@ (80042fc <MX_TIM2_Init+0x94>)
 8004296:	2200      	movs	r2, #0
 8004298:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800429a:	4b18      	ldr	r3, [pc, #96]	@ (80042fc <MX_TIM2_Init+0x94>)
 800429c:	2209      	movs	r2, #9
 800429e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042a0:	4b16      	ldr	r3, [pc, #88]	@ (80042fc <MX_TIM2_Init+0x94>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042a6:	4b15      	ldr	r3, [pc, #84]	@ (80042fc <MX_TIM2_Init+0x94>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80042ac:	4813      	ldr	r0, [pc, #76]	@ (80042fc <MX_TIM2_Init+0x94>)
 80042ae:	f008 ff0f 	bl	800d0d0 <HAL_TIM_Base_Init>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d001      	beq.n	80042bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80042b8:	f000 f902 	bl	80044c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80042c2:	f107 0308 	add.w	r3, r7, #8
 80042c6:	4619      	mov	r1, r3
 80042c8:	480c      	ldr	r0, [pc, #48]	@ (80042fc <MX_TIM2_Init+0x94>)
 80042ca:	f009 f8a3 	bl	800d414 <HAL_TIM_ConfigClockSource>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80042d4:	f000 f8f4 	bl	80044c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042d8:	2300      	movs	r3, #0
 80042da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042dc:	2300      	movs	r3, #0
 80042de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042e0:	463b      	mov	r3, r7
 80042e2:	4619      	mov	r1, r3
 80042e4:	4805      	ldr	r0, [pc, #20]	@ (80042fc <MX_TIM2_Init+0x94>)
 80042e6:	f009 faa5 	bl	800d834 <HAL_TIMEx_MasterConfigSynchronization>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80042f0:	f000 f8e6 	bl	80044c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80042f4:	bf00      	nop
 80042f6:	3718      	adds	r7, #24
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	20000a84 	.word	0x20000a84

08004300 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004304:	4b11      	ldr	r3, [pc, #68]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 8004306:	4a12      	ldr	r2, [pc, #72]	@ (8004350 <MX_USART2_UART_Init+0x50>)
 8004308:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800430a:	4b10      	ldr	r3, [pc, #64]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 800430c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004310:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004312:	4b0e      	ldr	r3, [pc, #56]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 8004314:	2200      	movs	r2, #0
 8004316:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004318:	4b0c      	ldr	r3, [pc, #48]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 800431a:	2200      	movs	r2, #0
 800431c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800431e:	4b0b      	ldr	r3, [pc, #44]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 8004320:	2200      	movs	r2, #0
 8004322:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004324:	4b09      	ldr	r3, [pc, #36]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 8004326:	220c      	movs	r2, #12
 8004328:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800432a:	4b08      	ldr	r3, [pc, #32]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 800432c:	2200      	movs	r2, #0
 800432e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004330:	4b06      	ldr	r3, [pc, #24]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 8004332:	2200      	movs	r2, #0
 8004334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004336:	4805      	ldr	r0, [pc, #20]	@ (800434c <MX_USART2_UART_Init+0x4c>)
 8004338:	f009 fafe 	bl	800d938 <HAL_UART_Init>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004342:	f000 f8bd 	bl	80044c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004346:	bf00      	nop
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	20000acc 	.word	0x20000acc
 8004350:	40004400 	.word	0x40004400

08004354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b08a      	sub	sp, #40	@ 0x28
 8004358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800435a:	f107 0314 	add.w	r3, r7, #20
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
 8004362:	605a      	str	r2, [r3, #4]
 8004364:	609a      	str	r2, [r3, #8]
 8004366:	60da      	str	r2, [r3, #12]
 8004368:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800436a:	2300      	movs	r3, #0
 800436c:	613b      	str	r3, [r7, #16]
 800436e:	4b32      	ldr	r3, [pc, #200]	@ (8004438 <MX_GPIO_Init+0xe4>)
 8004370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004372:	4a31      	ldr	r2, [pc, #196]	@ (8004438 <MX_GPIO_Init+0xe4>)
 8004374:	f043 0304 	orr.w	r3, r3, #4
 8004378:	6313      	str	r3, [r2, #48]	@ 0x30
 800437a:	4b2f      	ldr	r3, [pc, #188]	@ (8004438 <MX_GPIO_Init+0xe4>)
 800437c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437e:	f003 0304 	and.w	r3, r3, #4
 8004382:	613b      	str	r3, [r7, #16]
 8004384:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	60fb      	str	r3, [r7, #12]
 800438a:	4b2b      	ldr	r3, [pc, #172]	@ (8004438 <MX_GPIO_Init+0xe4>)
 800438c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438e:	4a2a      	ldr	r2, [pc, #168]	@ (8004438 <MX_GPIO_Init+0xe4>)
 8004390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004394:	6313      	str	r3, [r2, #48]	@ 0x30
 8004396:	4b28      	ldr	r3, [pc, #160]	@ (8004438 <MX_GPIO_Init+0xe4>)
 8004398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	60bb      	str	r3, [r7, #8]
 80043a6:	4b24      	ldr	r3, [pc, #144]	@ (8004438 <MX_GPIO_Init+0xe4>)
 80043a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043aa:	4a23      	ldr	r2, [pc, #140]	@ (8004438 <MX_GPIO_Init+0xe4>)
 80043ac:	f043 0301 	orr.w	r3, r3, #1
 80043b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80043b2:	4b21      	ldr	r3, [pc, #132]	@ (8004438 <MX_GPIO_Init+0xe4>)
 80043b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	60bb      	str	r3, [r7, #8]
 80043bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043be:	2300      	movs	r3, #0
 80043c0:	607b      	str	r3, [r7, #4]
 80043c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004438 <MX_GPIO_Init+0xe4>)
 80043c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004438 <MX_GPIO_Init+0xe4>)
 80043c8:	f043 0302 	orr.w	r3, r3, #2
 80043cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80043ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004438 <MX_GPIO_Init+0xe4>)
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80043da:	2200      	movs	r2, #0
 80043dc:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80043e0:	4816      	ldr	r0, [pc, #88]	@ (800443c <MX_GPIO_Init+0xe8>)
 80043e2:	f005 faa9 	bl	8009938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80043e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80043ec:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80043f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80043f6:	f107 0314 	add.w	r3, r7, #20
 80043fa:	4619      	mov	r1, r3
 80043fc:	4810      	ldr	r0, [pc, #64]	@ (8004440 <MX_GPIO_Init+0xec>)
 80043fe:	f005 f8ff 	bl	8009600 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_8;
 8004402:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8004406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004408:	2301      	movs	r3, #1
 800440a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440c:	2300      	movs	r3, #0
 800440e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004410:	2300      	movs	r3, #0
 8004412:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004414:	f107 0314 	add.w	r3, r7, #20
 8004418:	4619      	mov	r1, r3
 800441a:	4808      	ldr	r0, [pc, #32]	@ (800443c <MX_GPIO_Init+0xe8>)
 800441c:	f005 f8f0 	bl	8009600 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004420:	2200      	movs	r2, #0
 8004422:	2100      	movs	r1, #0
 8004424:	2028      	movs	r0, #40	@ 0x28
 8004426:	f004 fd2c 	bl	8008e82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800442a:	2028      	movs	r0, #40	@ 0x28
 800442c:	f004 fd45 	bl	8008eba <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004430:	bf00      	nop
 8004432:	3728      	adds	r7, #40	@ 0x28
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	40023800 	.word	0x40023800
 800443c:	40020000 	.word	0x40020000
 8004440:	40020800 	.word	0x40020800

08004444 <goto_application>:

/* USER CODE BEGIN 4 */
static void goto_application(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
    printf("Jumping to application...\r\n");
 800444a:	4817      	ldr	r0, [pc, #92]	@ (80044a8 <goto_application+0x64>)
 800444c:	f00a fd26 	bl	800ee9c <puts>
    HAL_Delay(1000);
 8004450:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004454:	f004 fc00 	bl	8008c58 <HAL_Delay>

    uint32_t app_stack = *(volatile uint32_t*)ETX_APP_FLASH_ADDR;
 8004458:	4b14      	ldr	r3, [pc, #80]	@ (80044ac <goto_application+0x68>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(ETX_APP_FLASH_ADDR + 4);
 800445e:	4b14      	ldr	r3, [pc, #80]	@ (80044b0 <goto_application+0x6c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	60bb      	str	r3, [r7, #8]

    // Check if the app address is valid (optional safety check)
    if ((app_stack & 0x2FFE0000) != 0x20000000) {
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	4b13      	ldr	r3, [pc, #76]	@ (80044b4 <goto_application+0x70>)
 8004468:	4013      	ands	r3, r2
 800446a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800446e:	d003      	beq.n	8004478 <goto_application+0x34>
        printf("Invalid application stack pointer.\r\n");
 8004470:	4811      	ldr	r0, [pc, #68]	@ (80044b8 <goto_application+0x74>)
 8004472:	f00a fd13 	bl	800ee9c <puts>
        return;
 8004476:	e014      	b.n	80044a2 <goto_application+0x5e>
    }

    // Deinit all HAL and peripherals
    HAL_RCC_DeInit();
 8004478:	f008 fd5c 	bl	800cf34 <HAL_RCC_DeInit>
    HAL_DeInit();
 800447c:	f004 fb66 	bl	8008b4c <HAL_DeInit>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004480:	b672      	cpsid	i
}
 8004482:	bf00      	nop
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	f383 8808 	msr	MSP, r3
}
 800448e:	bf00      	nop

    // Set main stack pointer
    __set_MSP(app_stack);

    // Set vector table location (important for interrupts to work correctly)
    SCB->VTOR = ETX_APP_FLASH_ADDR;
 8004490:	4b0a      	ldr	r3, [pc, #40]	@ (80044bc <goto_application+0x78>)
 8004492:	4a06      	ldr	r2, [pc, #24]	@ (80044ac <goto_application+0x68>)
 8004494:	609a      	str	r2, [r3, #8]

    // Jump to application reset handler
    void (*app_entry)(void) = (void (*)(void))app_reset_handler;
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	607b      	str	r3, [r7, #4]
    app_entry();
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4798      	blx	r3

    // Should never return here
    while(1);
 800449e:	bf00      	nop
 80044a0:	e7fd      	b.n	800449e <goto_application+0x5a>
}
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	0800fe84 	.word	0x0800fe84
 80044ac:	08020000 	.word	0x08020000
 80044b0:	08020004 	.word	0x08020004
 80044b4:	2ffe0000 	.word	0x2ffe0000
 80044b8:	0800fea0 	.word	0x0800fea0
 80044bc:	e000ed00 	.word	0xe000ed00

080044c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80044c4:	b672      	cpsid	i
}
 80044c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80044c8:	bf00      	nop
 80044ca:	e7fd      	b.n	80044c8 <Error_Handler+0x8>

080044cc <optiga_cmd_set_shielded_connection_option>:
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
//lint --e{714} suppress "This function is defined here but referred from other modules"
void optiga_cmd_set_shielded_connection_option(optiga_cmd_t * me,
                                               uint8_t value,
                                               uint8_t shielded_connection_option)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	460b      	mov	r3, r1
 80044d6:	70fb      	strb	r3, [r7, #3]
 80044d8:	4613      	mov	r3, r2
 80044da:	70bb      	strb	r3, [r7, #2]
    switch (shielded_connection_option)
 80044dc:	78bb      	ldrb	r3, [r7, #2]
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d00e      	beq.n	8004500 <optiga_cmd_set_shielded_connection_option+0x34>
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	dc10      	bgt.n	8004508 <optiga_cmd_set_shielded_connection_option+0x3c>
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d002      	beq.n	80044f0 <optiga_cmd_set_shielded_connection_option+0x24>
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d004      	beq.n	80044f8 <optiga_cmd_set_shielded_connection_option+0x2c>
        {
            me->manage_context_operation = value;
        }
        break;
        default:
        break;
 80044ee:	e00b      	b.n	8004508 <optiga_cmd_set_shielded_connection_option+0x3c>
            me->protection_level = value;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	769a      	strb	r2, [r3, #26]
        break;
 80044f6:	e008      	b.n	800450a <optiga_cmd_set_shielded_connection_option+0x3e>
            me->protocol_version = value;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	78fa      	ldrb	r2, [r7, #3]
 80044fc:	76da      	strb	r2, [r3, #27]
        break;
 80044fe:	e004      	b.n	800450a <optiga_cmd_set_shielded_connection_option+0x3e>
            me->manage_context_operation = value;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	78fa      	ldrb	r2, [r7, #3]
 8004504:	771a      	strb	r2, [r3, #28]
        break;
 8004506:	e000      	b.n	800450a <optiga_cmd_set_shielded_connection_option+0x3e>
        break;
 8004508:	bf00      	nop
    }
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <optiga_cmd_prepare_apdu_header>:

//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	603b      	str	r3, [r7, #0]
 800451e:	4603      	mov	r3, r0
 8004520:	71fb      	strb	r3, [r7, #7]
 8004522:	460b      	mov	r3, r1
 8004524:	71bb      	strb	r3, [r7, #6]
 8004526:	4613      	mov	r3, r2
 8004528:	80bb      	strh	r3, [r7, #4]
    p_apdu_buffer [0] = cmd;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	79fa      	ldrb	r2, [r7, #7]
 800452e:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [1] = param;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	3301      	adds	r3, #1
 8004534:	79ba      	ldrb	r2, [r7, #6]
 8004536:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8004538:	88bb      	ldrh	r3, [r7, #4]
 800453a:	0a1b      	lsrs	r3, r3, #8
 800453c:	b29a      	uxth	r2, r3
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	3302      	adds	r3, #2
 8004542:	b2d2      	uxtb	r2, r2
 8004544:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	3303      	adds	r3, #3
 800454a:	88ba      	ldrh	r2, [r7, #4]
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	701a      	strb	r2, [r3, #0]
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <optiga_cmd_event_trigger_execute>:
    *position = start_position;
}


_STATIC_H void optiga_cmd_event_trigger_execute(void * p_ctx)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
    optiga_cmd_execute_handler(p_ctx, OPTIGA_LIB_SUCCESS);
 8004564:	2100      	movs	r1, #0
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 ff46 	bl	80053f8 <optiga_cmd_execute_handler>
}
 800456c:	bf00      	nop
 800456e:	3708      	adds	r7, #8
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <optiga_cmd_execute>:
                                  optiga_cmd_handler_t cmd_hdlrs,
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	607a      	str	r2, [r7, #4]
 800457e:	461a      	mov	r2, r3
 8004580:	460b      	mov	r3, r1
 8004582:	72fb      	strb	r3, [r7, #11]
 8004584:	4613      	mov	r3, r2
 8004586:	72bb      	strb	r3, [r7, #10]
    me->p_input = input;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	609a      	str	r2, [r3, #8]
    me->cmd_next_execution_state = start_state;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	7aba      	ldrb	r2, [r7, #10]
 8004592:	759a      	strb	r2, [r3, #22]
    me->cmd_sub_execution_state = sub_state;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	7e3a      	ldrb	r2, [r7, #24]
 8004598:	75da      	strb	r2, [r3, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	605a      	str	r2, [r3, #4]
    me->chaining_ongoing = FALSE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	761a      	strb	r2, [r3, #24]
    me->cmd_param = cmd_param;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	7afa      	ldrb	r2, [r7, #11]
 80045aa:	765a      	strb	r2, [r3, #25]
    me->apdu_data = apdu_data;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8c3a      	ldrh	r2, [r7, #32]
 80045b0:	849a      	strh	r2, [r3, #36]	@ 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 80045b2:	2100      	movs	r1, #0
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 ff1f 	bl	80053f8 <optiga_cmd_execute_handler>
}
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <optiga_cmd_session_available>:
* Checks if optiga session is available or not
* Returns TRUE, if slot is available
* Returns FALSE, if slot is not available
*/
_STATIC_H bool_t optiga_cmd_session_available(const optiga_context_t * p_optiga)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	3308      	adds	r3, #8
 80045ce:	4618      	mov	r0, r3
 80045d0:	f001 fbe8 	bl	8005da4 <optiga_common_get_uint32>
 80045d4:	60f8      	str	r0, [r7, #12]
    return ((status_check < OPTIGA_CMD_ALL_SESSION_ASSIGNED)? (TRUE):(FALSE));
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f1b3 3f10 	cmp.w	r3, #269488144	@ 0x10101010
 80045dc:	d201      	bcs.n	80045e2 <optiga_cmd_session_available+0x20>
 80045de:	2301      	movs	r3, #1
 80045e0:	e000      	b.n	80045e4 <optiga_cmd_session_available+0x22>
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <optiga_cmd_session_assign>:

/*
* 1. If a optiga cmd instance does not have session, assigns an available session
*/
_STATIC_H void optiga_cmd_session_assign(optiga_cmd_t * me)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	3308      	adds	r3, #8
 80045fa:	60bb      	str	r3, [r7, #8]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8a9b      	ldrh	r3, [r3, #20]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d11d      	bne.n	8004640 <optiga_cmd_session_assign+0x54>
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8004604:	2300      	movs	r3, #0
 8004606:	73fb      	strb	r3, [r7, #15]
 8004608:	e017      	b.n	800463a <optiga_cmd_session_assign+0x4e>
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	4413      	add	r3, r2
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	2b10      	cmp	r3, #16
 8004614:	d00e      	beq.n	8004634 <optiga_cmd_session_assign+0x48>
            {
                me->session_oid = (OPTIGA_CMD_START_SESSION_OID | count);
 8004616:	7bfb      	ldrb	r3, [r7, #15]
 8004618:	b21a      	sxth	r2, r3
 800461a:	4b0c      	ldr	r3, [pc, #48]	@ (800464c <optiga_cmd_session_assign+0x60>)
 800461c:	4313      	orrs	r3, r2
 800461e:	b21b      	sxth	r3, r3
 8004620:	b29a      	uxth	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	829a      	strh	r2, [r3, #20]
                p_optiga_sessions[count] = OPTIGA_CMD_SESSION_ASSIGNED;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	4413      	add	r3, r2
 800462c:	2210      	movs	r2, #16
 800462e:	701a      	strb	r2, [r3, #0]
                break;
 8004630:	bf00      	nop
            }
        }
    }
}
 8004632:	e005      	b.n	8004640 <optiga_cmd_session_assign+0x54>
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	3301      	adds	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
 800463a:	7bfb      	ldrb	r3, [r7, #15]
 800463c:	2b03      	cmp	r3, #3
 800463e:	d9e4      	bls.n	800460a <optiga_cmd_session_assign+0x1e>
}
 8004640:	bf00      	nop
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	ffffe100 	.word	0xffffe100

08004650 <optiga_cmd_session_free>:

/*
* Frees a session
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	3308      	adds	r3, #8
 800465e:	60fb      	str	r3, [r7, #12]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	8a9b      	ldrh	r3, [r3, #20]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00d      	beq.n	8004684 <optiga_cmd_session_free+0x34>
    {
        count = me->session_oid & 0x0F;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	8a9b      	ldrh	r3, [r3, #20]
 800466c:	b2db      	uxtb	r3, r3
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	72fb      	strb	r3, [r7, #11]
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	829a      	strh	r2, [r3, #20]
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 800467a:	7afb      	ldrb	r3, [r7, #11]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	4413      	add	r3, r2
 8004680:	2200      	movs	r2, #0
 8004682:	701a      	strb	r2, [r3, #0]
    }
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <optiga_cmd_queue_get_count_of>:
* Returns the count of number of slots with requested state
*/
_STATIC_H  uint8_t optiga_cmd_queue_get_count_of(const optiga_context_t * p_optiga,
                                                 uint8_t slot_member,
                                                 uint8_t state_to_check)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	70fb      	strb	r3, [r7, #3]
 800469c:	4613      	mov	r3, r2
 800469e:	70bb      	strb	r3, [r7, #2]
    uint8_t index;
    uint8_t count = 0;
 80046a0:	2300      	movs	r3, #0
 80046a2:	73bb      	strb	r3, [r7, #14]
    uint8_t slot_value = 0;
 80046a4:	2300      	movs	r3, #0
 80046a6:	737b      	strb	r3, [r7, #13]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 80046a8:	2300      	movs	r3, #0
 80046aa:	73fb      	strb	r3, [r7, #15]
 80046ac:	e027      	b.n	80046fe <optiga_cmd_queue_get_count_of+0x6e>
    {
        switch (slot_member)
 80046ae:	78fb      	ldrb	r3, [r7, #3]
 80046b0:	2b08      	cmp	r3, #8
 80046b2:	d002      	beq.n	80046ba <optiga_cmd_queue_get_count_of+0x2a>
 80046b4:	2b09      	cmp	r3, #9
 80046b6:	d00c      	beq.n	80046d2 <optiga_cmd_queue_get_count_of+0x42>
            {
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
            }
            break;
            default:
                break;
 80046b8:	e017      	b.n	80046ea <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].request_type;
 80046ba:	7bfa      	ldrb	r2, [r7, #15]
 80046bc:	6879      	ldr	r1, [r7, #4]
 80046be:	4613      	mov	r3, r2
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	4413      	add	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	440b      	add	r3, r1
 80046c8:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	737b      	strb	r3, [r7, #13]
            break;
 80046d0:	e00b      	b.n	80046ea <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
 80046d2:	7bfa      	ldrb	r2, [r7, #15]
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	4613      	mov	r3, r2
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	4413      	add	r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	440b      	add	r3, r1
 80046e0:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	737b      	strb	r3, [r7, #13]
            break;
 80046e8:	bf00      	nop
        }
        if (state_to_check == slot_value)
 80046ea:	78ba      	ldrb	r2, [r7, #2]
 80046ec:	7b7b      	ldrb	r3, [r7, #13]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d102      	bne.n	80046f8 <optiga_cmd_queue_get_count_of+0x68>
        {
            count++;
 80046f2:	7bbb      	ldrb	r3, [r7, #14]
 80046f4:	3301      	adds	r3, #1
 80046f6:	73bb      	strb	r3, [r7, #14]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	3301      	adds	r3, #1
 80046fc:	73fb      	strb	r3, [r7, #15]
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
 8004700:	2b05      	cmp	r3, #5
 8004702:	d9d4      	bls.n	80046ae <optiga_cmd_queue_get_count_of+0x1e>
        }
    }
    return (count);
 8004704:	7bbb      	ldrb	r3, [r7, #14]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr

08004712 <optiga_cmd_queue_assign_slot>:

/*
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
 8004712:	b480      	push	{r7}
 8004714:	b085      	sub	sp, #20
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
 800471a:	6039      	str	r1, [r7, #0]
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 800471c:	2300      	movs	r3, #0
 800471e:	73fb      	strb	r3, [r7, #15]
 8004720:	e01f      	b.n	8004762 <optiga_cmd_queue_assign_slot+0x50>
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6819      	ldr	r1, [r3, #0]
 8004726:	7bfa      	ldrb	r2, [r7, #15]
 8004728:	4613      	mov	r3, r2
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10f      	bne.n	800475c <optiga_cmd_queue_assign_slot+0x4a>
        {
            * queue_index_store =  index;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	7bfa      	ldrb	r2, [r7, #15]
 8004740:	701a      	strb	r2, [r3, #0]
            me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6819      	ldr	r1, [r3, #0]
 8004746:	7bfa      	ldrb	r2, [r7, #15]
 8004748:	4613      	mov	r3, r2
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	4413      	add	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004756:	2201      	movs	r2, #1
 8004758:	701a      	strb	r2, [r3, #0]
           break;
 800475a:	e006      	b.n	800476a <optiga_cmd_queue_assign_slot+0x58>
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 800475c:	7bfb      	ldrb	r3, [r7, #15]
 800475e:	3301      	adds	r3, #1
 8004760:	73fb      	strb	r3, [r7, #15]
 8004762:	7bfb      	ldrb	r3, [r7, #15]
 8004764:	2b05      	cmp	r3, #5
 8004766:	d9dc      	bls.n	8004722 <optiga_cmd_queue_assign_slot+0x10>
        }
    }
}
 8004768:	bf00      	nop
 800476a:	bf00      	nop
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <optiga_cmd_queue_scheduler>:
* 4. The arrival time must be the earliest provided
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b088      	sub	sp, #32
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
    uint32_t reference_time_stamp = 0xFFFFFFFF;
 8004780:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004784:	61fb      	str	r3, [r7, #28]
    optiga_cmd_queue_slot_t * p_queue_entry;
    uint8_t index;
    uint8_t prefered_index = 0xFF;
 8004786:	23ff      	movs	r3, #255	@ 0xff
 8004788:	76bb      	strb	r3, [r7, #26]
    uint8_t overflow_detected = FALSE;
 800478a:	2300      	movs	r3, #0
 800478c:	767b      	strb	r3, [r7, #25]

    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	617b      	str	r3, [r7, #20]

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004798:	613b      	str	r3, [r7, #16]


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 800479a:	2202      	movs	r2, #2
 800479c:	2109      	movs	r1, #9
 800479e:	6978      	ldr	r0, [r7, #20]
 80047a0:	f7ff ff76 	bl	8004690 <optiga_cmd_queue_get_count_of>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d107      	bne.n	80047ba <optiga_cmd_queue_scheduler+0x42>
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 80047aa:	2208      	movs	r2, #8
 80047ac:	2109      	movs	r1, #9
 80047ae:	6978      	ldr	r0, [r7, #20]
 80047b0:	f7ff ff6e 	bl	8004690 <optiga_cmd_queue_get_count_of>
 80047b4:	4603      	mov	r3, r0
    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00f      	beq.n	80047da <optiga_cmd_queue_scheduler+0x62>
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 80047ba:	2204      	movs	r2, #4
 80047bc:	2109      	movs	r1, #9
 80047be:	6978      	ldr	r0, [r7, #20]
 80047c0:	f7ff ff66 	bl	8004690 <optiga_cmd_queue_get_count_of>
 80047c4:	4603      	mov	r3, r0
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d10f      	bne.n	80047ea <optiga_cmd_queue_scheduler+0x72>
         (0 < optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_LOCK_TYPE, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK))))
 80047ca:	2223      	movs	r2, #35	@ 0x23
 80047cc:	2108      	movs	r1, #8
 80047ce:	6978      	ldr	r0, [r7, #20]
 80047d0:	f7ff ff5e 	bl	8004690 <optiga_cmd_queue_get_count_of>
 80047d4:	4603      	mov	r3, r0
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <optiga_cmd_queue_scheduler+0x72>
    {
        // call self
        pal_os_event_register_callback_oneshot(my_os_event, optiga_cmd_queue_scheduler,
 80047da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	496d      	ldr	r1, [pc, #436]	@ (8004998 <optiga_cmd_queue_scheduler+0x220>)
 80047e2:	6938      	ldr	r0, [r7, #16]
 80047e4:	f001 ff08 	bl	80065f8 <pal_os_event_register_callback_oneshot>
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
                                                    p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
    }
}
 80047e8:	e0d2      	b.n	8004990 <optiga_cmd_queue_scheduler+0x218>
        pal_os_event_stop(my_os_event);
 80047ea:	6938      	ldr	r0, [r7, #16]
 80047ec:	f001 fede 	bl	80065ac <pal_os_event_stop>
            if(overflow_detected == TRUE)
 80047f0:	7e7b      	ldrb	r3, [r7, #25]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d105      	bne.n	8004802 <optiga_cmd_queue_scheduler+0x8a>
                p_optiga_ctx->last_time_stamp = 0;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
                overflow_detected = FALSE;
 80047fe:	2300      	movs	r3, #0
 8004800:	767b      	strb	r3, [r7, #25]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8004802:	2300      	movs	r3, #0
 8004804:	76fb      	strb	r3, [r7, #27]
 8004806:	e05b      	b.n	80048c0 <optiga_cmd_queue_scheduler+0x148>
                p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[index]);
 8004808:	7efa      	ldrb	r2, [r7, #27]
 800480a:	4613      	mov	r3, r2
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4413      	add	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	4413      	add	r3, r2
 800481a:	60fb      	str	r3, [r7, #12]
                if (1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_RESUME))
 800481c:	2208      	movs	r2, #8
 800481e:	2109      	movs	r1, #9
 8004820:	6978      	ldr	r0, [r7, #20]
 8004822:	f7ff ff35 	bl	8004690 <optiga_cmd_queue_get_count_of>
 8004826:	4603      	mov	r3, r0
 8004828:	2b01      	cmp	r3, #1
 800482a:	d10d      	bne.n	8004848 <optiga_cmd_queue_scheduler+0xd0>
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	7a5b      	ldrb	r3, [r3, #9]
 8004830:	2b08      	cmp	r3, #8
 8004832:	d142      	bne.n	80048ba <optiga_cmd_queue_scheduler+0x142>
                        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	7a1b      	ldrb	r3, [r3, #8]
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 8004838:	2b23      	cmp	r3, #35	@ 0x23
 800483a:	d13e      	bne.n	80048ba <optiga_cmd_queue_scheduler+0x142>
                        reference_time_stamp = p_queue_entry->arrival_time;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	61fb      	str	r3, [r7, #28]
                        prefered_index = index;
 8004842:	7efb      	ldrb	r3, [r7, #27]
 8004844:	76bb      	strb	r3, [r7, #26]
 8004846:	e038      	b.n	80048ba <optiga_cmd_queue_scheduler+0x142>
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	7a5b      	ldrb	r3, [r3, #9]
 800484c:	2b02      	cmp	r3, #2
 800484e:	d134      	bne.n	80048ba <optiga_cmd_queue_scheduler+0x142>
                        if (p_queue_entry->arrival_time < p_optiga_ctx->last_time_stamp)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 800485a:	429a      	cmp	r2, r3
 800485c:	d201      	bcs.n	8004862 <optiga_cmd_queue_scheduler+0xea>
                            overflow_detected = TRUE;
 800485e:	2301      	movs	r3, #1
 8004860:	767b      	strb	r3, [r7, #25]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	69fa      	ldr	r2, [r7, #28]
 8004868:	429a      	cmp	r2, r3
 800486a:	d326      	bcc.n	80048ba <optiga_cmd_queue_scheduler+0x142>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004876:	429a      	cmp	r2, r3
 8004878:	d31f      	bcc.n	80048ba <optiga_cmd_queue_scheduler+0x142>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	7a1b      	ldrb	r3, [r3, #8]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 800487e:	2b22      	cmp	r3, #34	@ 0x22
 8004880:	d105      	bne.n	800488e <optiga_cmd_queue_scheduler+0x116>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004882:	6978      	ldr	r0, [r7, #20]
 8004884:	f7ff fe9d 	bl	80045c2 <optiga_cmd_session_available>
 8004888:	4603      	mov	r3, r0
 800488a:	2b01      	cmp	r3, #1
 800488c:	d010      	beq.n	80048b0 <optiga_cmd_queue_scheduler+0x138>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	7a1b      	ldrb	r3, [r3, #8]
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004892:	2b22      	cmp	r3, #34	@ 0x22
 8004894:	d104      	bne.n	80048a0 <optiga_cmd_queue_scheduler+0x128>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	8a9b      	ldrh	r3, [r3, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d107      	bne.n	80048b0 <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	7a1b      	ldrb	r3, [r3, #8]
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 80048a4:	2b21      	cmp	r3, #33	@ 0x21
 80048a6:	d003      	beq.n	80048b0 <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type)))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	7a1b      	ldrb	r3, [r3, #8]
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 80048ac:	2b23      	cmp	r3, #35	@ 0x23
 80048ae:	d104      	bne.n	80048ba <optiga_cmd_queue_scheduler+0x142>
                            reference_time_stamp = p_queue_entry->arrival_time;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	61fb      	str	r3, [r7, #28]
                            prefered_index = index;
 80048b6:	7efb      	ldrb	r3, [r7, #27]
 80048b8:	76bb      	strb	r3, [r7, #26]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 80048ba:	7efb      	ldrb	r3, [r7, #27]
 80048bc:	3301      	adds	r3, #1
 80048be:	76fb      	strb	r3, [r7, #27]
 80048c0:	7efb      	ldrb	r3, [r7, #27]
 80048c2:	2b05      	cmp	r3, #5
 80048c4:	d9a0      	bls.n	8004808 <optiga_cmd_queue_scheduler+0x90>
        } while((0xFF == prefered_index) && (TRUE == overflow_detected));
 80048c6:	7ebb      	ldrb	r3, [r7, #26]
 80048c8:	2bff      	cmp	r3, #255	@ 0xff
 80048ca:	d102      	bne.n	80048d2 <optiga_cmd_queue_scheduler+0x15a>
 80048cc:	7e7b      	ldrb	r3, [r7, #25]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d08e      	beq.n	80047f0 <optiga_cmd_queue_scheduler+0x78>
        if (0xFF != prefered_index)
 80048d2:	7ebb      	ldrb	r3, [r7, #26]
 80048d4:	2bff      	cmp	r3, #255	@ 0xff
 80048d6:	d054      	beq.n	8004982 <optiga_cmd_queue_scheduler+0x20a>
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
 80048d8:	7eba      	ldrb	r2, [r7, #26]
 80048da:	4613      	mov	r3, r2
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	4413      	add	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	4413      	add	r3, r2
 80048ea:	60fb      	str	r3, [r7, #12]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 80048ec:	7eba      	ldrb	r2, [r7, #26]
 80048ee:	6979      	ldr	r1, [r7, #20]
 80048f0:	4613      	mov	r3, r2
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	2b22      	cmp	r3, #34	@ 0x22
 8004902:	d111      	bne.n	8004928 <optiga_cmd_queue_scheduler+0x1b0>
                (OPTIGA_CMD_NO_SESSION_OID == ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	8a9b      	ldrh	r3, [r3, #20]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10c      	bne.n	8004928 <optiga_cmd_queue_scheduler+0x1b0>
                optiga_cmd_session_assign((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx));
 800490e:	7eba      	ldrb	r2, [r7, #26]
 8004910:	6979      	ldr	r1, [r7, #20]
 8004912:	4613      	mov	r3, r2
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	4413      	add	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4618      	mov	r0, r3
 8004924:	f7ff fe62 	bl	80045ec <optiga_cmd_session_assign>
            my_os_event = ((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx))->p_optiga->p_pal_os_event_ctx;
 8004928:	7eba      	ldrb	r2, [r7, #26]
 800492a:	6979      	ldr	r1, [r7, #20]
 800492c:	4613      	mov	r3, r2
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	4413      	add	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	440b      	add	r3, r1
 8004936:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004942:	613b      	str	r3, [r7, #16]
            pal_os_event_register_callback_oneshot(my_os_event,
 8004944:	7eba      	ldrb	r2, [r7, #26]
 8004946:	6979      	ldr	r1, [r7, #20]
 8004948:	4613      	mov	r3, r2
 800494a:	005b      	lsls	r3, r3, #1
 800494c:	4413      	add	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	2332      	movs	r3, #50	@ 0x32
 800495a:	4910      	ldr	r1, [pc, #64]	@ (800499c <optiga_cmd_queue_scheduler+0x224>)
 800495c:	6938      	ldr	r0, [r7, #16]
 800495e:	f001 fe4b 	bl	80065f8 <pal_os_event_register_callback_oneshot>
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
 8004962:	7eba      	ldrb	r2, [r7, #26]
 8004964:	6979      	ldr	r1, [r7, #20]
 8004966:	4613      	mov	r3, r2
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004974:	2204      	movs	r2, #4
 8004976:	701a      	strb	r2, [r3, #0]
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	69fa      	ldr	r2, [r7, #28]
 800497c:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
}
 8004980:	e006      	b.n	8004990 <optiga_cmd_queue_scheduler+0x218>
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 8004982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	4903      	ldr	r1, [pc, #12]	@ (8004998 <optiga_cmd_queue_scheduler+0x220>)
 800498a:	6938      	ldr	r0, [r7, #16]
 800498c:	f001 fe34 	bl	80065f8 <pal_os_event_register_callback_oneshot>
}
 8004990:	bf00      	nop
 8004992:	3720      	adds	r7, #32
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	08004779 	.word	0x08004779
 800499c:	0800455d 	.word	0x0800455d

080049a0 <optiga_cmd_queue_update_slot>:

/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
 80049a0:	b5b0      	push	{r4, r5, r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	460b      	mov	r3, r1
 80049aa:	70fb      	strb	r3, [r7, #3]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	7f9b      	ldrb	r3, [r3, #30]
 80049b4:	4619      	mov	r1, r3
 80049b6:	460b      	mov	r3, r1
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	440b      	add	r3, r1
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	2b23      	cmp	r3, #35	@ 0x23
 80049c8:	d111      	bne.n	80049ee <optiga_cmd_queue_update_slot+0x4e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	7f9b      	ldrb	r3, [r3, #30]
 80049d2:	4619      	mov	r1, r3
 80049d4:	460b      	mov	r3, r1
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	440b      	add	r3, r1
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80049e2:	781b      	ldrb	r3, [r3, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 80049e4:	2b23      	cmp	r3, #35	@ 0x23
 80049e6:	d112      	bne.n	8004a0e <optiga_cmd_queue_update_slot+0x6e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 80049e8:	78fb      	ldrb	r3, [r7, #3]
 80049ea:	2b23      	cmp	r3, #35	@ 0x23
 80049ec:	d00f      	beq.n	8004a0e <optiga_cmd_queue_update_slot+0x6e>
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681c      	ldr	r4, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	7f9b      	ldrb	r3, [r3, #30]
 80049f6:	461d      	mov	r5, r3
 80049f8:	f001 feb0 	bl	800675c <pal_os_timer_get_time_in_microseconds>
 80049fc:	4602      	mov	r2, r0
 80049fe:	462b      	mov	r3, r5
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	442b      	add	r3, r5
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	4423      	add	r3, r4
 8004a08:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004a0c:	601a      	str	r2, [r3, #0]
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	7f9b      	ldrb	r3, [r3, #30]
 8004a16:	4619      	mov	r1, r3
 8004a18:	460b      	mov	r3, r1
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	440b      	add	r3, r1
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4413      	add	r3, r2
 8004a22:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	601a      	str	r2, [r3, #0]
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	7f9b      	ldrb	r3, [r3, #30]
 8004a32:	4619      	mov	r1, r3
 8004a34:	460b      	mov	r3, r1
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	440b      	add	r3, r1
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b23      	cmp	r3, #35	@ 0x23
 8004a46:	d111      	bne.n	8004a6c <optiga_cmd_queue_update_slot+0xcc>
 8004a48:	78fb      	ldrb	r3, [r7, #3]
 8004a4a:	2b23      	cmp	r3, #35	@ 0x23
 8004a4c:	d10e      	bne.n	8004a6c <optiga_cmd_queue_update_slot+0xcc>
        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == request_type))
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	7f9b      	ldrb	r3, [r3, #30]
 8004a56:	4619      	mov	r1, r3
 8004a58:	460b      	mov	r3, r1
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	440b      	add	r3, r1
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004a66:	2208      	movs	r2, #8
 8004a68:	701a      	strb	r2, [r3, #0]
 8004a6a:	e00d      	b.n	8004a88 <optiga_cmd_queue_update_slot+0xe8>
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	7f9b      	ldrb	r3, [r3, #30]
 8004a74:	4619      	mov	r1, r3
 8004a76:	460b      	mov	r3, r1
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	440b      	add	r3, r1
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	4413      	add	r3, r2
 8004a80:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004a84:	2202      	movs	r2, #2
 8004a86:	701a      	strb	r2, [r3, #0]
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	7f9b      	ldrb	r3, [r3, #30]
 8004a90:	4619      	mov	r1, r3
 8004a92:	460b      	mov	r3, r1
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	440b      	add	r3, r1
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	701a      	strb	r2, [r3, #0]
}
 8004aa4:	bf00      	nop
 8004aa6:	3708      	adds	r7, #8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bdb0      	pop	{r4, r5, r7, pc}

08004aac <optiga_cmd_queue_reset_slot>:

/*
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	7f9b      	ldrb	r3, [r3, #30]
 8004abc:	4619      	mov	r1, r3
 8004abe:	460b      	mov	r3, r1
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	440b      	add	r3, r1
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004acc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ad0:	601a      	str	r2, [r3, #0]
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	7f9b      	ldrb	r3, [r3, #30]
 8004ada:	4619      	mov	r1, r3
 8004adc:	460b      	mov	r3, r1
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	440b      	add	r3, r1
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004aea:	2200      	movs	r2, #0
 8004aec:	601a      	str	r2, [r3, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	7f9b      	ldrb	r3, [r3, #30]
 8004af6:	4619      	mov	r1, r3
 8004af8:	460b      	mov	r3, r1
 8004afa:	005b      	lsls	r3, r3, #1
 8004afc:	440b      	add	r3, r1
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004b06:	2200      	movs	r2, #0
 8004b08:	701a      	strb	r2, [r3, #0]
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7f9b      	ldrb	r3, [r3, #30]
 8004b12:	4619      	mov	r1, r3
 8004b14:	460b      	mov	r3, r1
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	440b      	add	r3, r1
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004b22:	2201      	movs	r2, #1
 8004b24:	701a      	strb	r2, [r3, #0]
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	4903      	ldr	r1, [pc, #12]	@ (8004b44 <optiga_cmd_queue_reset_slot+0x98>)
 8004b36:	f001 fd21 	bl	800657c <pal_os_event_start>
}
 8004b3a:	bf00      	nop
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	08004779 	.word	0x08004779

08004b48 <optiga_cmd_release_strict_lock>:

/*
* Release the strict lock associated with instance
*/
_STATIC_H void optiga_cmd_release_strict_lock(const optiga_cmd_t * me)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	7f9b      	ldrb	r3, [r3, #30]
 8004b58:	4619      	mov	r1, r3
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	440b      	add	r3, r1
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4413      	add	r3, r2
 8004b64:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004b68:	2201      	movs	r2, #1
 8004b6a:	701a      	strb	r2, [r3, #0]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	7f9b      	ldrb	r3, [r3, #30]
 8004b74:	4619      	mov	r1, r3
 8004b76:	460b      	mov	r3, r1
 8004b78:	005b      	lsls	r3, r3, #1
 8004b7a:	440b      	add	r3, r1
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004b84:	2200      	movs	r2, #0
 8004b86:	701a      	strb	r2, [r3, #0]
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <optiga_cmd_request_session>:

optiga_lib_status_t optiga_cmd_request_session(optiga_cmd_t * me)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_update_slot(me , OPTIGA_CMD_QUEUE_REQUEST_SESSION);
 8004b9c:	2122      	movs	r1, #34	@ 0x22
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7ff fefe 	bl	80049a0 <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <optiga_cmd_release_session>:

optiga_lib_status_t optiga_cmd_release_session(optiga_cmd_t * me)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b082      	sub	sp, #8
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
    optiga_cmd_session_free(me);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7ff fd4a 	bl	8004650 <optiga_cmd_session_free>
    return (OPTIGA_CMD_SUCCESS);
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <optiga_cmd_request_lock>:

optiga_lib_status_t optiga_cmd_request_lock(optiga_cmd_t * me, uint8_t lock_type)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b082      	sub	sp, #8
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
 8004bce:	460b      	mov	r3, r1
 8004bd0:	70fb      	strb	r3, [r7, #3]
    optiga_cmd_queue_update_slot(me , lock_type);
 8004bd2:	78fb      	ldrb	r3, [r7, #3]
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7ff fee2 	bl	80049a0 <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <optiga_cmd_release_lock>:

optiga_lib_status_t optiga_cmd_release_lock(const optiga_cmd_t * me)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_reset_slot(me);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff ff5c 	bl	8004aac <optiga_cmd_queue_reset_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <optiga_cmd_restore_context>:

_STATIC_H optiga_lib_status_t optiga_cmd_restore_context(const optiga_cmd_t * me)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b084      	sub	sp, #16
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
#define OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE         (0x04)
    uint16_t context_handle_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8004c06:	f240 2302 	movw	r3, #514	@ 0x202
 8004c0a:	81fb      	strh	r3, [r7, #14]
    do
    {
        if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d011      	beq.n	8004c38 <optiga_cmd_restore_context+0x3a>
        {
            context_handle_length = sizeof(me->p_optiga->optiga_context_handle_buffer);
 8004c14:	2308      	movs	r3, #8
 8004c16:	81bb      	strh	r3, [r7, #12]
            //Reading context handle secret from datastore
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                  me->p_optiga->optiga_context_handle_buffer,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 8004c24:	f107 020c 	add.w	r2, r7, #12
 8004c28:	4619      	mov	r1, r3
 8004c2a:	f001 fc1f 	bl	800646c <pal_os_datastore_read>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	81fb      	strh	r3, [r7, #14]
                                                  &context_handle_length);
            if (PAL_STATUS_SUCCESS != return_status)
 8004c32:	89fb      	ldrh	r3, [r7, #14]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d11a      	bne.n	8004c6e <optiga_cmd_restore_context+0x70>
            {
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8004c40:	4618      	mov	r0, r3
 8004c42:	f001 f8af 	bl	8005da4 <optiga_common_get_uint32>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10d      	bne.n	8004c68 <optiga_cmd_restore_context+0x6a>
            0 == optiga_common_get_uint32(&me->p_optiga->optiga_context_handle_buffer[OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE]))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f203 6384 	addw	r3, r3, #1668	@ 0x684
 8004c54:	4618      	mov	r0, r3
 8004c56:	f001 f8a5 	bl	8005da4 <optiga_common_get_uint32>
 8004c5a:	4603      	mov	r3, r0
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d103      	bne.n	8004c68 <optiga_cmd_restore_context+0x6a>
        {
            return_status = OPTIGA_CMD_ERROR;
 8004c60:	f240 2302 	movw	r3, #514	@ 0x202
 8004c64:	81fb      	strh	r3, [r7, #14]
            break;
 8004c66:	e003      	b.n	8004c70 <optiga_cmd_restore_context+0x72>
        }

        return_status = OPTIGA_LIB_SUCCESS;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	81fb      	strh	r3, [r7, #14]
 8004c6c:	e000      	b.n	8004c70 <optiga_cmd_restore_context+0x72>
                break;
 8004c6e:	bf00      	nop
    } while (FALSE);
#undef OPTIGA_CMD_OFFSET_OF_NEXT_BYTE
    return (return_status);
 8004c70:	89fb      	ldrh	r3, [r7, #14]
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <optiga_cmd_clear_app_ctx>:
    return (return_status);
}

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
_STATIC_H void optiga_cmd_clear_app_ctx(void * p_ctx)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b084      	sub	sp, #16
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	60fb      	str	r3, [r7, #12]
    /*In the case of hibernate if any low level error occurs while performing
      close application this section clears the saved application context.*/
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	7e5b      	ldrb	r3, [r3, #25]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d029      	beq.n	8004ce2 <optiga_cmd_clear_app_ctx+0x68>
        (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	7f1b      	ldrb	r3, [r3, #28]
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 8004c92:	2b22      	cmp	r3, #34	@ 0x22
 8004c94:	d125      	bne.n	8004ce2 <optiga_cmd_clear_app_ctx+0x68>
    {
        pal_os_memset(me->p_optiga->optiga_context_handle_buffer,0,
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8004c9e:	2208      	movs	r2, #8
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f001 fd42 	bl	800672c <pal_os_memset>
                        sizeof(me->p_optiga->optiga_context_handle_buffer));
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8004cac:	2b33      	cmp	r3, #51	@ 0x33
 8004cae:	d118      	bne.n	8004ce2 <optiga_cmd_clear_app_ctx+0x68>
            (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d014      	beq.n	8004ce2 <optiga_cmd_clear_app_ctx+0x68>
        {
            //Clearing context handle secret from datastore
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                     me->p_optiga->optiga_context_handle_buffer,
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8004cc4:	2208      	movs	r2, #8
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	f001 fb52 	bl	8006370 <pal_os_datastore_write>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	461a      	mov	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	841a      	strh	r2, [r3, #32]
                                                     sizeof(me->p_optiga->optiga_context_handle_buffer));
            if (PAL_STATUS_SUCCESS != me->exit_status)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8c1b      	ldrh	r3, [r3, #32]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d002      	beq.n	8004ce2 <optiga_cmd_clear_app_ctx+0x68>
            {
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2204      	movs	r2, #4
 8004ce0:	759a      	strb	r2, [r3, #22]
            }
        }
    }
}
 8004ce2:	bf00      	nop
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
	...

08004cec <optiga_cmd_execute_comms_open>:
#endif

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	7ddb      	ldrb	r3, [r3, #23]
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d05f      	beq.n	8004dc4 <optiga_cmd_execute_comms_open+0xd8>
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	dc6d      	bgt.n	8004de4 <optiga_cmd_execute_comms_open+0xf8>
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <optiga_cmd_execute_comms_open+0x26>
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d01b      	beq.n	8004d48 <optiga_cmd_execute_comms_open+0x5c>
 8004d10:	e068      	b.n	8004de4 <optiga_cmd_execute_comms_open+0xf8>
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8004d12:	2121      	movs	r1, #33	@ 0x21
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7ff ff56 	bl	8004bc6 <optiga_cmd_request_lock>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	8c1b      	ldrh	r3, [r3, #32]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00a      	beq.n	8004d40 <optiga_cmd_execute_comms_open+0x54>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2204      	movs	r2, #4
 8004d2e:	759a      	strb	r2, [r3, #22]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f240 2202 	movw	r2, #514	@ 0x202
 8004d36:	841a      	strh	r2, [r3, #32]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	701a      	strb	r2, [r3, #0]
                    break;
 8004d3e:	e05c      	b.n	8004dfa <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_START;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	75da      	strb	r2, [r3, #23]
                break;
 8004d46:	e058      	b.n	8004dfa <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	7e92      	ldrb	r2, [r2, #26]
 8004d52:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	7ed2      	ldrb	r2, [r2, #27]
 8004d5e:	74da      	strb	r2, [r3, #19]
                me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	7f12      	ldrb	r2, [r2, #28]
 8004d6a:	751a      	strb	r2, [r3, #20]
                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8004d7a:	601a      	str	r2, [r3, #0]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f000 fee5 	bl	8005b54 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_open(me->p_optiga->p_optiga_comms);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 feef 	bl	8005b74 <optiga_comms_open>
 8004d96:	4603      	mov	r3, r0
 8004d98:	461a      	mov	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	8c1b      	ldrh	r3, [r3, #32]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00a      	beq.n	8004dbc <optiga_cmd_execute_comms_open+0xd0>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2204      	movs	r2, #4
 8004daa:	759a      	strb	r2, [r3, #22]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f240 2202 	movw	r2, #514	@ 0x202
 8004db2:	841a      	strh	r2, [r3, #32]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	2200      	movs	r2, #0
 8004db8:	701a      	strb	r2, [r3, #0]
                    break;
 8004dba:	e01e      	b.n	8004dfa <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	75da      	strb	r2, [r3, #23]
                break;
 8004dc2:	e01a      	b.n	8004dfa <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004dcc:	2332      	movs	r3, #50	@ 0x32
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	4910      	ldr	r1, [pc, #64]	@ (8004e14 <optiga_cmd_execute_comms_open+0x128>)
 8004dd2:	f001 fc11 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2209      	movs	r2, #9
 8004de0:	75da      	strb	r2, [r3, #23]
                break;
 8004de2:	e00a      	b.n	8004dfa <optiga_cmd_execute_comms_open+0x10e>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2204      	movs	r2, #4
 8004de8:	759a      	strb	r2, [r3, #22]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f240 2202 	movw	r2, #514	@ 0x202
 8004df0:	841a      	strh	r2, [r3, #32]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2200      	movs	r2, #0
 8004df6:	701a      	strb	r2, [r3, #0]
            break;
 8004df8:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d104      	bne.n	8004e0c <optiga_cmd_execute_comms_open+0x120>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	7d9b      	ldrb	r3, [r3, #22]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f43f af75 	beq.w	8004cf6 <optiga_cmd_execute_comms_open+0xa>
}
 8004e0c:	bf00      	nop
 8004e0e:	3708      	adds	r7, #8
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	0800455d 	.word	0x0800455d

08004e18 <optiga_cmd_execute_comms_close>:

_STATIC_H void optiga_cmd_execute_comms_close(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2201      	movs	r2, #1
 8004e26:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	7ddb      	ldrb	r3, [r3, #23]
 8004e2c:	2b03      	cmp	r3, #3
 8004e2e:	d002      	beq.n	8004e36 <optiga_cmd_execute_comms_close+0x1e>
 8004e30:	2b04      	cmp	r3, #4
 8004e32:	d068      	beq.n	8004f06 <optiga_cmd_execute_comms_close+0xee>
 8004e34:	e07a      	b.n	8004f2c <optiga_cmd_execute_comms_close+0x114>
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is not invoked or is PRL is not enabled,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it synchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE != me->manage_context_operation)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	7f1b      	ldrb	r3, [r3, #28]
 8004e3a:	2b22      	cmp	r3, #34	@ 0x22
 8004e3c:	d002      	beq.n	8004e44 <optiga_cmd_execute_comms_close+0x2c>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2204      	movs	r2, #4
 8004e42:	75da      	strb	r2, [r3, #23]
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	7e92      	ldrb	r2, [r2, #26]
 8004e4e:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	7ed2      	ldrb	r2, [r2, #27]
 8004e5a:	74da      	strb	r2, [r3, #19]
                if (0 != me->p_optiga->protection_level_state)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f893 3688 	ldrb.w	r3, [r3, #1672]	@ 0x688
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d006      	beq.n	8004e76 <optiga_cmd_execute_comms_close+0x5e>
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	7f12      	ldrb	r2, [r2, #28]
 8004e72:	751a      	strb	r2, [r3, #20]
 8004e74:	e004      	b.n	8004e80 <optiga_cmd_execute_comms_close+0x68>
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2233      	movs	r2, #51	@ 0x33
 8004e7e:	751a      	strb	r2, [r3, #20]
                }
                me->p_optiga->protection_level_state = 0;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	75da      	strb	r2, [r3, #23]

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8004e9e:	601a      	str	r2, [r3, #0]

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 fe53 	bl	8005b54 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_close(me->p_optiga->p_optiga_comms);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 fedb 	bl	8005c70 <optiga_comms_close>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	8c1b      	ldrh	r3, [r3, #32]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00a      	beq.n	8004ee0 <optiga_cmd_execute_comms_close+0xc8>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2204      	movs	r2, #4
 8004ece:	759a      	strb	r2, [r3, #22]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f240 2202 	movw	r2, #514	@ 0x202
 8004ed6:	841a      	strh	r2, [r3, #32]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	2200      	movs	r2, #0
 8004edc:	701a      	strb	r2, [r3, #0]
                    break;
 8004ede:	e031      	b.n	8004f44 <optiga_cmd_execute_comms_close+0x12c>
                }

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is requested,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it asynchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	7f1b      	ldrb	r3, [r3, #28]
 8004ee4:	2b22      	cmp	r3, #34	@ 0x22
 8004ee6:	d106      	bne.n	8004ef6 <optiga_cmd_execute_comms_close+0xde>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2204      	movs	r2, #4
 8004eec:	75da      	strb	r2, [r3, #23]
                    *exit_loop = TRUE;
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	701a      	strb	r2, [r3, #0]
                    me->exit_status = optiga_cmd_release_lock(me);
                }
#else
                me->exit_status = optiga_cmd_release_lock(me);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 8004ef4:	e026      	b.n	8004f44 <optiga_cmd_execute_comms_close+0x12c>
                    me->exit_status = optiga_cmd_release_lock(me);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7ff fe75 	bl	8004be6 <optiga_cmd_release_lock>
 8004efc:	4603      	mov	r3, r0
 8004efe:	461a      	mov	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	841a      	strh	r2, [r3, #32]
                break;
 8004f04:	e01e      	b.n	8004f44 <optiga_cmd_execute_comms_close+0x12c>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE:
            {
                me->handler(me->caller_context, OPTIGA_LIB_SUCCESS);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	68d2      	ldr	r2, [r2, #12]
 8004f0e:	2100      	movs	r1, #0
 8004f10:	4610      	mov	r0, r2
 8004f12:	4798      	blx	r3
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // For asynchronous behavior, change state to release the lock
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	7f1b      	ldrb	r3, [r3, #28]
 8004f18:	2b22      	cmp	r3, #34	@ 0x22
 8004f1a:	d112      	bne.n	8004f42 <optiga_cmd_execute_comms_close+0x12a>
                {
                    me->exit_status = optiga_cmd_release_lock(me);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f7ff fe62 	bl	8004be6 <optiga_cmd_release_lock>
 8004f22:	4603      	mov	r3, r0
 8004f24:	461a      	mov	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	841a      	strh	r2, [r3, #32]
                }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 8004f2a:	e00a      	b.n	8004f42 <optiga_cmd_execute_comms_close+0x12a>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2204      	movs	r2, #4
 8004f30:	759a      	strb	r2, [r3, #22]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f240 2202 	movw	r2, #514	@ 0x202
 8004f38:	841a      	strh	r2, [r3, #32]
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	701a      	strb	r2, [r3, #0]
            break;
 8004f40:	e000      	b.n	8004f44 <optiga_cmd_execute_comms_close+0x12c>
                break;
 8004f42:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d104      	bne.n	8004f56 <optiga_cmd_execute_comms_close+0x13e>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	7d9b      	ldrb	r3, [r3, #22]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	f43f af66 	beq.w	8004e22 <optiga_cmd_execute_comms_close+0xa>
}
 8004f56:	bf00      	nop
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
	...

08004f60 <optiga_cmd_execute_prepare_command>:

_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004f60:	b590      	push	{r4, r7, lr}
 8004f62:	b087      	sub	sp, #28
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	60fb      	str	r3, [r7, #12]
    do
    {
        switch (me->cmd_sub_execution_state)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	7ddb      	ldrb	r3, [r3, #23]
 8004f74:	3b05      	subs	r3, #5
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	f200 80d6 	bhi.w	8005128 <optiga_cmd_execute_prepare_command+0x1c8>
 8004f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f84 <optiga_cmd_execute_prepare_command+0x24>)
 8004f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f82:	bf00      	nop
 8004f84:	08004f99 	.word	0x08004f99
 8004f88:	08004f99 	.word	0x08004f99
 8004f8c:	08004fed 	.word	0x08004fed
 8004f90:	08005001 	.word	0x08005001
 8004f94:	0800503d 	.word	0x0800503d
        {
            case OPTIGA_CMD_EXEC_REQUEST_LOCK:
            case OPTIGA_CMD_EXEC_REQUEST_SESSION:
            {
                *exit_loop = TRUE;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	701a      	strb	r2, [r3, #0]
                if (me->cmd_sub_execution_state == OPTIGA_CMD_EXEC_REQUEST_SESSION)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	7ddb      	ldrb	r3, [r3, #23]
 8004fa2:	2b05      	cmp	r3, #5
 8004fa4:	d107      	bne.n	8004fb6 <optiga_cmd_execute_prepare_command+0x56>
                {
                    me->exit_status = optiga_cmd_request_session(me);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7ff fdf4 	bl	8004b94 <optiga_cmd_request_session>
 8004fac:	4603      	mov	r3, r0
 8004fae:	461a      	mov	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	841a      	strh	r2, [r3, #32]
 8004fb4:	e007      	b.n	8004fc6 <optiga_cmd_execute_prepare_command+0x66>
                }
                else
                {
                    me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8004fb6:	2121      	movs	r1, #33	@ 0x21
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff fe04 	bl	8004bc6 <optiga_cmd_request_lock>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	841a      	strh	r2, [r3, #32]
                }
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	8c1b      	ldrh	r3, [r3, #32]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00a      	beq.n	8004fe4 <optiga_cmd_execute_prepare_command+0x84>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2204      	movs	r2, #4
 8004fd2:	759a      	strb	r2, [r3, #22]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f240 2202 	movw	r2, #514	@ 0x202
 8004fda:	841a      	strh	r2, [r3, #32]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	701a      	strb	r2, [r3, #0]
                    break;
 8004fe2:	e0ac      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2209      	movs	r2, #9
 8004fe8:	75da      	strb	r2, [r3, #23]
                break;
 8004fea:	e0a8      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_RESET_STRICT_LOCK:
            {
                optiga_cmd_release_strict_lock(me);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7ff fdab 	bl	8004b48 <optiga_cmd_release_strict_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2208      	movs	r2, #8
 8004ff6:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	701a      	strb	r2, [r3, #0]
                break;
 8004ffe:	e09e      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK:
            {
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK);
 8005000:	2123      	movs	r1, #35	@ 0x23
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7ff fddf 	bl	8004bc6 <optiga_cmd_request_lock>
 8005008:	4603      	mov	r3, r0
 800500a:	461a      	mov	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	8c1b      	ldrh	r3, [r3, #32]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00a      	beq.n	800502e <optiga_cmd_execute_prepare_command+0xce>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2204      	movs	r2, #4
 800501c:	759a      	strb	r2, [r3, #22]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f240 2202 	movw	r2, #514	@ 0x202
 8005024:	841a      	strh	r2, [r3, #32]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2200      	movs	r2, #0
 800502a:	701a      	strb	r2, [r3, #0]
                    break;
 800502c:	e087      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2209      	movs	r2, #9
 8005032:	75da      	strb	r2, [r3, #23]
                *exit_loop = TRUE;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	2201      	movs	r2, #1
 8005038:	701a      	strb	r2, [r3, #0]
                break;
 800503a:	e080      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_PREPARE_APDU:
            {
                *exit_loop = TRUE;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	2201      	movs	r2, #1
 8005040:	701a      	strb	r2, [r3, #0]
                me->exit_status = optiga_cmd_handler(me);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	4798      	blx	r3
 8005048:	4603      	mov	r3, r0
 800504a:	461a      	mov	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	8c1b      	ldrh	r3, [r3, #32]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d006      	beq.n	8005066 <optiga_cmd_execute_prepare_command+0x106>
                {
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2204      	movs	r2, #4
 800505c:	759a      	strb	r2, [r3, #22]
                    *exit_loop = FALSE;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2200      	movs	r2, #0
 8005062:	701a      	strb	r2, [r3, #0]
                    break;
 8005064:	e06b      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f240 6222 	movw	r2, #1570	@ 0x622
 800506e:	80da      	strh	r2, [r3, #6]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	7e92      	ldrb	r2, [r2, #26]
 800507a:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	7ed2      	ldrb	r2, [r2, #27]
 8005086:	74da      	strb	r2, [r3, #19]
                me->p_optiga->protection_level_state |= me->protection_level;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f893 1688 	ldrb.w	r1, [r3, #1672]	@ 0x688
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	7e9a      	ldrb	r2, [r3, #26]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	b2d2      	uxtb	r2, r2
 800509c:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fd53 	bl	8005b54 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6818      	ldr	r0, [r3, #0]
                                                          me->p_optiga->optiga_comms_buffer,
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f103 010d 	add.w	r1, r3, #13
                                                          me->p_optiga->comms_tx_size,
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 80050c0:	889a      	ldrh	r2, [r3, #4]
                                                          me->p_optiga->optiga_comms_buffer,
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f103 040d 	add.w	r4, r3, #13
                                                          &(me->p_optiga->comms_rx_size));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 80050ce:	3306      	adds	r3, #6
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	4623      	mov	r3, r4
 80050d4:	f000 fd86 	bl	8005be4 <optiga_comms_transceive>
 80050d8:	4603      	mov	r3, r0
 80050da:	461a      	mov	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	8c1b      	ldrh	r3, [r3, #32]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00a      	beq.n	80050fe <optiga_cmd_execute_prepare_command+0x19e>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2204      	movs	r2, #4
 80050ec:	759a      	strb	r2, [r3, #22]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f240 2202 	movw	r2, #514	@ 0x202
 80050f4:	841a      	strh	r2, [r3, #32]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2200      	movs	r2, #0
 80050fa:	701a      	strb	r2, [r3, #0]
                    break;
 80050fc:	e01f      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2203      	movs	r2, #3
 8005102:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	220a      	movs	r2, #10
 8005108:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	7f5b      	ldrb	r3, [r3, #29]
 800510e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005112:	b2da      	uxtb	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	775a      	strb	r2, [r3, #29]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	7f5b      	ldrb	r3, [r3, #29]
 800511c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005120:	b2da      	uxtb	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	775a      	strb	r2, [r3, #29]
                break;
 8005126:	e00a      	b.n	800513e <optiga_cmd_execute_prepare_command+0x1de>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2204      	movs	r2, #4
 800512c:	759a      	strb	r2, [r3, #22]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f240 2202 	movw	r2, #514	@ 0x202
 8005134:	841a      	strh	r2, [r3, #32]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	2200      	movs	r2, #0
 800513a:	701a      	strb	r2, [r3, #0]
            break;
 800513c:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d104      	bne.n	8005150 <optiga_cmd_execute_prepare_command+0x1f0>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	7d9b      	ldrb	r3, [r3, #22]
 800514a:	2b02      	cmp	r3, #2
 800514c:	f43f af10 	beq.w	8004f70 <optiga_cmd_execute_prepare_command+0x10>
}
 8005150:	bf00      	nop
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	bd90      	pop	{r4, r7, pc}

08005158 <optiga_cmd_execute_get_device_error>:

_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2201      	movs	r2, #1
 8005166:	701a      	strb	r2, [r3, #0]
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 fa17 	bl	800559c <optiga_cmd_get_error_code_handler>
 800516e:	4603      	mov	r3, r0
 8005170:	461a      	mov	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	841a      	strh	r2, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	8c1b      	ldrh	r3, [r3, #32]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d004      	beq.n	8005188 <optiga_cmd_execute_get_device_error+0x30>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	8c1b      	ldrh	r3, [r3, #32]
 8005182:	b21b      	sxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	da0a      	bge.n	800519e <optiga_cmd_execute_get_device_error+0x46>
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	8c1b      	ldrh	r3, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 800518c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005190:	d10c      	bne.n	80051ac <optiga_cmd_execute_get_device_error+0x54>
            ((me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK) == OPTIGA_CMD_ERROR_CODE_RX)))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	7f5b      	ldrb	r3, [r3, #29]
 8005196:	f003 0303 	and.w	r3, r3, #3
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 800519a:	2b03      	cmp	r3, #3
 800519c:	d106      	bne.n	80051ac <optiga_cmd_execute_get_device_error+0x54>
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2204      	movs	r2, #4
 80051a2:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2200      	movs	r2, #0
 80051a8:	701a      	strb	r2, [r3, #0]
            break;
 80051aa:	bf00      	nop
        }
    } while (FALSE);
}
 80051ac:	bf00      	nop
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <optiga_cmd_execute_process_optiga_response>:

_STATIC_H void optiga_cmd_execute_process_optiga_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	60fb      	str	r3, [r7, #12]
    do
    {
        *exit_loop = TRUE;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2201      	movs	r2, #1
 80051c8:	701a      	strb	r2, [r3, #0]
        if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != (me->device_error_status & OPTIGA_CMD_ENTER_HANDLER_CALL_MASK))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	7f5b      	ldrb	r3, [r3, #29]
 80051ce:	b25b      	sxtb	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	da0b      	bge.n	80051ec <optiga_cmd_execute_process_optiga_response+0x38>
        {
            me->exit_status = optiga_cmd_handler(me);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	4798      	blx	r3
 80051da:	4603      	mov	r3, r0
 80051dc:	461a      	mov	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	841a      	strh	r2, [r3, #32]
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
            *exit_loop = FALSE;
            break;
        }
        if (OPTIGA_LIB_SUCCESS == me->exit_status)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	8c1b      	ldrh	r3, [r3, #32]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d14e      	bne.n	8005288 <optiga_cmd_execute_process_optiga_response+0xd4>
 80051ea:	e006      	b.n	80051fa <optiga_cmd_execute_process_optiga_response+0x46>
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2204      	movs	r2, #4
 80051f0:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	2200      	movs	r2, #0
 80051f6:	701a      	strb	r2, [r3, #0]
            break;
 80051f8:	e06f      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
        {
            // After successful Close Application, change state to invoke optiga_comms_close
            if (OPTIGA_CMD_CLOSE_APPLICATION == OPTIGA_CMD_GET_APDU_CMD(me->apdu_data))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2bf1      	cmp	r3, #241	@ 0xf1
 8005202:	d113      	bne.n	800522c <optiga_cmd_execute_process_optiga_response+0x78>
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 800520c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	4934      	ldr	r1, [pc, #208]	@ (80052e4 <optiga_cmd_execute_process_optiga_response+0x130>)
 8005214:	f001 f9f0 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me,
                                                       OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                *exit_loop = TRUE;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	2201      	movs	r2, #1
 800521c:	701a      	strb	r2, [r3, #0]
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2203      	movs	r2, #3
 8005228:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
                *exit_loop = FALSE;
            }
        }
    } while (FALSE);
}
 800522a:	e056      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
                if (FALSE == me->chaining_ongoing)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	7e1b      	ldrb	r3, [r3, #24]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10e      	bne.n	8005252 <optiga_cmd_execute_process_optiga_response+0x9e>
                    if ((OPTIGA_CMD_STATE_EXIT != me->cmd_sub_execution_state) && (OPTIGA_CMD_EXEC_RELEASE_SESSION != me->cmd_sub_execution_state))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	7ddb      	ldrb	r3, [r3, #23]
 8005238:	2b0e      	cmp	r3, #14
 800523a:	d006      	beq.n	800524a <optiga_cmd_execute_process_optiga_response+0x96>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	7ddb      	ldrb	r3, [r3, #23]
 8005240:	2b0d      	cmp	r3, #13
 8005242:	d002      	beq.n	800524a <optiga_cmd_execute_process_optiga_response+0x96>
                        me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	220c      	movs	r2, #12
 8005248:	75da      	strb	r2, [r3, #23]
                    *exit_loop = FALSE;
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2200      	movs	r2, #0
 800524e:	701a      	strb	r2, [r3, #0]
                    break;
 8005250:	e043      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
                    pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 800525a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	4920      	ldr	r1, [pc, #128]	@ (80052e4 <optiga_cmd_execute_process_optiga_response+0x130>)
 8005262:	f001 f9c9 	bl	80065f8 <pal_os_event_register_callback_oneshot>
                    *exit_loop = TRUE;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2201      	movs	r2, #1
 800526a:	701a      	strb	r2, [r3, #0]
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	7e9b      	ldrb	r3, [r3, #26]
 8005270:	f003 0303 	and.w	r3, r3, #3
 8005274:	b2da      	uxtb	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	769a      	strb	r2, [r3, #26]
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2202      	movs	r2, #2
 800527e:	759a      	strb	r2, [r3, #22]
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2209      	movs	r2, #9
 8005284:	75da      	strb	r2, [r3, #23]
}
 8005286:	e028      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	8c1b      	ldrh	r3, [r3, #32]
 800528c:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8005290:	d106      	bne.n	80052a0 <optiga_cmd_execute_process_optiga_response+0xec>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	220c      	movs	r2, #12
 8005296:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2200      	movs	r2, #0
 800529c:	701a      	strb	r2, [r3, #0]
                break;
 800529e:	e01c      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
            else if (OPTIGA_CMD_EXEC_RELEASE_SESSION == me->cmd_sub_execution_state)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	7ddb      	ldrb	r3, [r3, #23]
 80052a4:	2b0d      	cmp	r3, #13
 80052a6:	d103      	bne.n	80052b0 <optiga_cmd_execute_process_optiga_response+0xfc>
                *exit_loop = FALSE;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2200      	movs	r2, #0
 80052ac:	701a      	strb	r2, [r3, #0]
}
 80052ae:	e014      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	220b      	movs	r2, #11
 80052b4:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	7f5b      	ldrb	r3, [r3, #29]
 80052ba:	f023 0303 	bic.w	r3, r3, #3
 80052be:	b2da      	uxtb	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	775a      	strb	r2, [r3, #29]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	7f5b      	ldrb	r3, [r3, #29]
 80052c8:	f043 0301 	orr.w	r3, r3, #1
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	775a      	strb	r2, [r3, #29]
                *exit_loop = FALSE;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2200      	movs	r2, #0
 80052d6:	701a      	strb	r2, [r3, #0]
}
 80052d8:	e7ff      	b.n	80052da <optiga_cmd_execute_process_optiga_response+0x126>
 80052da:	bf00      	nop
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	0800455d 	.word	0x0800455d

080052e8 <optiga_cmd_execute_process_response>:

_STATIC_H void optiga_cmd_execute_process_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
    do
    {
        switch (me->cmd_sub_execution_state)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	7ddb      	ldrb	r3, [r3, #23]
 80052f6:	3b0a      	subs	r3, #10
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d84d      	bhi.n	8005398 <optiga_cmd_execute_process_response+0xb0>
 80052fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005304 <optiga_cmd_execute_process_response+0x1c>)
 80052fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005302:	bf00      	nop
 8005304:	08005319 	.word	0x08005319
 8005308:	08005323 	.word	0x08005323
 800530c:	0800536d 	.word	0x0800536d
 8005310:	0800532d 	.word	0x0800532d
 8005314:	08005381 	.word	0x08005381
        {
            case OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE:
            {
                optiga_cmd_execute_process_optiga_response(me, exit_loop);
 8005318:	6839      	ldr	r1, [r7, #0]
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff ff4a 	bl	80051b4 <optiga_cmd_execute_process_optiga_response>
                break;
 8005320:	e045      	b.n	80053ae <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_GET_DEVICE_ERROR:
            {
                optiga_cmd_execute_get_device_error(me, exit_loop);
 8005322:	6839      	ldr	r1, [r7, #0]
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f7ff ff17 	bl	8005158 <optiga_cmd_execute_get_device_error>
                break;
 800532a:	e040      	b.n	80053ae <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_SESSION:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_session(me);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff fc3e 	bl	8004bae <optiga_cmd_release_session>
                if (OPTIGA_LIB_SUCCESS == me->exit_status)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	8c1b      	ldrh	r3, [r3, #32]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d103      	bne.n	8005342 <optiga_cmd_execute_process_response+0x5a>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	220c      	movs	r2, #12
 800533e:	75da      	strb	r2, [r3, #23]
 8005340:	e010      	b.n	8005364 <optiga_cmd_execute_process_response+0x7c>
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	220b      	movs	r2, #11
 8005346:	75da      	strb	r2, [r3, #23]
                    SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	7f5b      	ldrb	r3, [r3, #29]
 800534c:	f023 0303 	bic.w	r3, r3, #3
 8005350:	b2da      	uxtb	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	775a      	strb	r2, [r3, #29]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	7f5b      	ldrb	r3, [r3, #29]
 800535a:	f043 0301 	orr.w	r3, r3, #1
 800535e:	b2da      	uxtb	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	775a      	strb	r2, [r3, #29]
                }
                *exit_loop = FALSE;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	2200      	movs	r2, #0
 8005368:	701a      	strb	r2, [r3, #0]
                break;
 800536a:	e020      	b.n	80053ae <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_LOCK:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_lock(me);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff fc3a 	bl	8004be6 <optiga_cmd_release_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_STATE_EXIT;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	220e      	movs	r2, #14
 8005376:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	2200      	movs	r2, #0
 800537c:	701a      	strb	r2, [r3, #0]
                break;
 800537e:	e016      	b.n	80053ae <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_STATE_EXIT:
            {
                me->handler(me->caller_context, me->exit_status);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	68d0      	ldr	r0, [r2, #12]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	8c12      	ldrh	r2, [r2, #32]
 800538c:	4611      	mov	r1, r2
 800538e:	4798      	blx	r3
                *exit_loop = TRUE;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2201      	movs	r2, #1
 8005394:	701a      	strb	r2, [r3, #0]
                break;
 8005396:	e00a      	b.n	80053ae <optiga_cmd_execute_process_response+0xc6>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2204      	movs	r2, #4
 800539c:	759a      	strb	r2, [r3, #22]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f240 2202 	movw	r2, #514	@ 0x202
 80053a4:	841a      	strh	r2, [r3, #32]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2200      	movs	r2, #0
 80053aa:	701a      	strb	r2, [r3, #0]
            break;
 80053ac:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d103      	bne.n	80053be <optiga_cmd_execute_process_response+0xd6>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	7d9b      	ldrb	r3, [r3, #22]
 80053ba:	2b03      	cmp	r3, #3
 80053bc:	d099      	beq.n	80052f2 <optiga_cmd_execute_process_response+0xa>
}
 80053be:	bf00      	nop
 80053c0:	3708      	adds	r7, #8
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop

080053c8 <optiga_cmd_execute_error_handler>:

_STATIC_H void optiga_cmd_execute_error_handler(const optiga_cmd_t * me, uint8_t * exit_loop)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
    do
    {
        //lint --e{534} suppress "The return code is not checked because this is exit state."
        optiga_cmd_release_lock(me);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7ff fc07 	bl	8004be6 <optiga_cmd_release_lock>
        me->handler(me->caller_context, me->exit_status);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	691b      	ldr	r3, [r3, #16]
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	68d0      	ldr	r0, [r2, #12]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	8c12      	ldrh	r2, [r2, #32]
 80053e4:	4611      	mov	r1, r2
 80053e6:	4798      	blx	r3
        *exit_loop = TRUE;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	2201      	movs	r2, #1
 80053ec:	701a      	strb	r2, [r3, #0]
    } while (FALSE);
}
 80053ee:	bf00      	nop
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
	...

080053f8 <optiga_cmd_execute_handler>:

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	460b      	mov	r3, r1
 8005402:	807b      	strh	r3, [r7, #2]
    uint8_t exit_loop = TRUE;
 8005404:	2301      	movs	r3, #1
 8005406:	72fb      	strb	r3, [r7, #11]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	60fb      	str	r3, [r7, #12]

    // in event of no success, release lock and exit
    if (OPTIGA_LIB_SUCCESS != event)
 800540c:	887b      	ldrh	r3, [r7, #2]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d008      	beq.n	8005424 <optiga_cmd_execute_handler+0x2c>
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7ff fc31 	bl	8004c7a <optiga_cmd_clear_app_ctx>
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2204      	movs	r2, #4
 800541c:	759a      	strb	r2, [r3, #22]
        me->exit_status = event;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	887a      	ldrh	r2, [r7, #2]
 8005422:	841a      	strh	r2, [r3, #32]
    }

    do
    {
        switch (me->cmd_next_execution_state)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	7d9b      	ldrb	r3, [r3, #22]
 8005428:	2b04      	cmp	r3, #4
 800542a:	d830      	bhi.n	800548e <optiga_cmd_execute_handler+0x96>
 800542c:	a201      	add	r2, pc, #4	@ (adr r2, 8005434 <optiga_cmd_execute_handler+0x3c>)
 800542e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005432:	bf00      	nop
 8005434:	08005449 	.word	0x08005449
 8005438:	08005457 	.word	0x08005457
 800543c:	08005465 	.word	0x08005465
 8005440:	08005473 	.word	0x08005473
 8005444:	08005481 	.word	0x08005481
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN:
            {
                optiga_cmd_execute_comms_open(me, &exit_loop);
 8005448:	f107 030b 	add.w	r3, r7, #11
 800544c:	4619      	mov	r1, r3
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f7ff fc4c 	bl	8004cec <optiga_cmd_execute_comms_open>
                break;
 8005454:	e01c      	b.n	8005490 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE:
            {
                optiga_cmd_execute_comms_close(me, &exit_loop);
 8005456:	f107 030b 	add.w	r3, r7, #11
 800545a:	4619      	mov	r1, r3
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f7ff fcdb 	bl	8004e18 <optiga_cmd_execute_comms_close>
                break;
 8005462:	e015      	b.n	8005490 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
            {
                optiga_cmd_execute_prepare_command(me, &exit_loop);
 8005464:	f107 030b 	add.w	r3, r7, #11
 8005468:	4619      	mov	r1, r3
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f7ff fd78 	bl	8004f60 <optiga_cmd_execute_prepare_command>
                break;
 8005470:	e00e      	b.n	8005490 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
            {
                optiga_cmd_execute_process_response(me, &exit_loop);
 8005472:	f107 030b 	add.w	r3, r7, #11
 8005476:	4619      	mov	r1, r3
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f7ff ff35 	bl	80052e8 <optiga_cmd_execute_process_response>
                break;
 800547e:	e007      	b.n	8005490 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_ERROR_HANDLER:
            {
                optiga_cmd_execute_error_handler(me, &exit_loop);
 8005480:	f107 030b 	add.w	r3, r7, #11
 8005484:	4619      	mov	r1, r3
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7ff ff9e 	bl	80053c8 <optiga_cmd_execute_error_handler>
                break;
 800548c:	e000      	b.n	8005490 <optiga_cmd_execute_handler+0x98>
            }
            default :
                break;
 800548e:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
 8005490:	7afb      	ldrb	r3, [r7, #11]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0c6      	beq.n	8005424 <optiga_cmd_execute_handler+0x2c>
}
 8005496:	bf00      	nop
 8005498:	bf00      	nop
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <optiga_cmd_create>:

optiga_cmd_t * optiga_cmd_create(uint8_t optiga_instance_id, callback_handler_t handler, void * caller_context)
{
 80054a0:	b590      	push	{r4, r7, lr}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	4603      	mov	r3, r0
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	73fb      	strb	r3, [r7, #15]
    optiga_cmd_t * me = NULL;
 80054ae:	2300      	movs	r3, #0
 80054b0:	617b      	str	r3, [r7, #20]

    pal_os_lock_enter_critical_section();
 80054b2:	f001 f905 	bl	80066c0 <pal_os_lock_enter_critical_section>
    do
    {
        //lint --e{778} suppress "There is no chance of g_optiga_list become 0."
        if ( optiga_instance_id > (uint8_t)((sizeof(g_optiga_list)/sizeof(optiga_context_t *)) - 1 ) )
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d15b      	bne.n	8005574 <optiga_cmd_create+0xd4>
        {
            break;
        }
        // Get number of free slots
        if (0 == optiga_cmd_queue_get_count_of(g_optiga_list[optiga_instance_id],
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
 80054be:	4a33      	ldr	r2, [pc, #204]	@ (800558c <optiga_cmd_create+0xec>)
 80054c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054c4:	2200      	movs	r2, #0
 80054c6:	2109      	movs	r1, #9
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff f8e1 	bl	8004690 <optiga_cmd_queue_get_count_of>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d051      	beq.n	8005578 <optiga_cmd_create+0xd8>
                                               OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
        {
            break;
        }

        me = (optiga_cmd_t *)pal_os_calloc(1, sizeof(optiga_cmd_t));
 80054d4:	2128      	movs	r1, #40	@ 0x28
 80054d6:	2001      	movs	r0, #1
 80054d8:	f001 f900 	bl	80066dc <pal_os_calloc>
 80054dc:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d04b      	beq.n	800557c <optiga_cmd_create+0xdc>
        {
            break;
        }

        me->handler = handler;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	611a      	str	r2, [r3, #16]
        me->caller_context = caller_context;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	60da      	str	r2, [r3, #12]

        me->p_optiga = g_optiga_list[optiga_instance_id];
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	4a26      	ldr	r2, [pc, #152]	@ (800558c <optiga_cmd_create+0xec>)
 80054f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	601a      	str	r2, [r3, #0]
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];
 80054fc:	7bfb      	ldrb	r3, [r7, #15]
 80054fe:	4a24      	ldr	r2, [pc, #144]	@ (8005590 <optiga_cmd_create+0xf0>)
 8005500:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	845a      	strh	r2, [r3, #34]	@ 0x22

        if (FALSE == me->p_optiga->instance_init_state)
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	7b1b      	ldrb	r3, [r3, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d129      	bne.n	8005566 <optiga_cmd_create+0xc6>
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	681c      	ldr	r4, [r3, #0]
 800551a:	4611      	mov	r1, r2
 800551c:	481d      	ldr	r0, [pc, #116]	@ (8005594 <optiga_cmd_create+0xf4>)
 800551e:	f001 f853 	bl	80065c8 <pal_os_event_create>
 8005522:	4603      	mov	r3, r0
 8005524:	f8c4 3678 	str.w	r3, [r4, #1656]	@ 0x678
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	681c      	ldr	r4, [r3, #0]
 800552c:	6979      	ldr	r1, [r7, #20]
 800552e:	481a      	ldr	r0, [pc, #104]	@ (8005598 <optiga_cmd_create+0xf8>)
 8005530:	f000 faea 	bl	8005b08 <optiga_comms_create>
 8005534:	4603      	mov	r3, r0
 8005536:	6023      	str	r3, [r4, #0]
            if (NULL == me->p_optiga->p_optiga_comms)
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d105      	bne.n	800554e <optiga_cmd_create+0xae>
            {
                pal_os_free(me);
 8005542:	6978      	ldr	r0, [r7, #20]
 8005544:	f001 f8d8 	bl	80066f8 <pal_os_free>
                me = NULL;
 8005548:	2300      	movs	r3, #0
 800554a:	617b      	str	r3, [r7, #20]
                break;
 800554c:	e017      	b.n	800557e <optiga_cmd_create+0xde>
            }
            me->p_optiga->instance_init_state = TRUE;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2201      	movs	r2, #1
 8005554:	731a      	strb	r2, [r3, #12]
            me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8005564:	601a      	str	r2, [r3, #0]
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	331e      	adds	r3, #30
 800556a:	4619      	mov	r1, r3
 800556c:	6978      	ldr	r0, [r7, #20]
 800556e:	f7ff f8d0 	bl	8004712 <optiga_cmd_queue_assign_slot>
 8005572:	e004      	b.n	800557e <optiga_cmd_create+0xde>
            break;
 8005574:	bf00      	nop
 8005576:	e002      	b.n	800557e <optiga_cmd_create+0xde>
            break;
 8005578:	bf00      	nop
 800557a:	e000      	b.n	800557e <optiga_cmd_create+0xde>
            break;
 800557c:	bf00      	nop
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 800557e:	f001 f8a6 	bl	80066ce <pal_os_lock_exit_critical_section>
    return (me);
 8005582:	697b      	ldr	r3, [r7, #20]
}
 8005584:	4618      	mov	r0, r3
 8005586:	371c      	adds	r7, #28
 8005588:	46bd      	mov	sp, r7
 800558a:	bd90      	pop	{r4, r7, pc}
 800558c:	200004d0 	.word	0x200004d0
 8005590:	200004d4 	.word	0x200004d4
 8005594:	08004779 	.word	0x08004779
 8005598:	080053f9 	.word	0x080053f9

0800559c <optiga_cmd_get_error_code_handler>:

/*
* Last error code handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_error_code_handler(optiga_cmd_t * me)
{
 800559c:	b590      	push	{r4, r7, lr}
 800559e:	b087      	sub	sp, #28
 80055a0:	af02      	add	r7, sp, #8
 80055a2:	6078      	str	r0, [r7, #4]
    optiga_context_t * p_optiga;
    optiga_lib_status_t return_status = OPTIGA_DEVICE_ERROR;
 80055a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055a8:	81fb      	strh	r3, [r7, #14]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 80055aa:	2309      	movs	r3, #9
 80055ac:	81bb      	strh	r3, [r7, #12]
#define OPTIGA_CMD_OFFSET                     (0x0000)
#define OPTIGA_CMD_BYTES_TO_READ              (0x0001)
#define OPTIGA_CMD_GET_DATA_OBJECT_CMD        (0x01)
#define OPTIGA_CMD_PARAM                      (0x00)

    p_optiga = me->p_optiga;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	60bb      	str	r3, [r7, #8]

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	7f5b      	ldrb	r3, [r3, #29]
 80055b8:	f003 0303 	and.w	r3, r3, #3
 80055bc:	2b03      	cmp	r3, #3
 80055be:	f000 8099 	beq.w	80056f4 <optiga_cmd_get_error_code_handler+0x158>
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	f300 80b6 	bgt.w	8005734 <optiga_cmd_get_error_code_handler+0x198>
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d002      	beq.n	80055d2 <optiga_cmd_get_error_code_handler+0x36>
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d052      	beq.n	8005676 <optiga_cmd_get_error_code_handler+0xda>
                                                   (register_callback)optiga_cmd_event_trigger_execute,
                                                   me, OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
        break;
        default:
            break;
 80055d0:	e0b0      	b.n	8005734 <optiga_cmd_get_error_code_handler+0x198>
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_LAST_ERROR_CODE);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f103 020d 	add.w	r2, r3, #13
 80055da:	89bb      	ldrh	r3, [r7, #12]
 80055dc:	4413      	add	r3, r2
 80055de:	f24f 11c2 	movw	r1, #61890	@ 0xf1c2
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 fba6 	bl	8005d34 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 80055e8:	89bb      	ldrh	r3, [r7, #12]
 80055ea:	3302      	adds	r3, #2
 80055ec:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_OFFSET);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f103 020d 	add.w	r2, r3, #13
 80055f6:	89bb      	ldrh	r3, [r7, #12]
 80055f8:	4413      	add	r3, r2
 80055fa:	2100      	movs	r1, #0
 80055fc:	4618      	mov	r0, r3
 80055fe:	f000 fb99 	bl	8005d34 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005602:	89bb      	ldrh	r3, [r7, #12]
 8005604:	3302      	adds	r3, #2
 8005606:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_BYTES_TO_READ);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f103 020d 	add.w	r2, r3, #13
 8005610:	89bb      	ldrh	r3, [r7, #12]
 8005612:	4413      	add	r3, r2
 8005614:	2101      	movs	r1, #1
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fb8c 	bl	8005d34 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 800561c:	89bb      	ldrh	r3, [r7, #12]
 800561e:	3302      	adds	r3, #2
 8005620:	81bb      	strh	r3, [r7, #12]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 8005622:	89bb      	ldrh	r3, [r7, #12]
 8005624:	3b09      	subs	r3, #9
 8005626:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 800562e:	3305      	adds	r3, #5
 8005630:	2100      	movs	r1, #0
 8005632:	2001      	movs	r0, #1
 8005634:	f7fe ff6f 	bl	8004516 <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	89ba      	ldrh	r2, [r7, #12]
 800563e:	3a05      	subs	r2, #5
 8005640:	b292      	uxth	r2, r2
 8005642:	809a      	strh	r2, [r3, #4]
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	7f5b      	ldrb	r3, [r3, #29]
 8005648:	f023 0303 	bic.w	r3, r3, #3
 800564c:	b2da      	uxtb	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	775a      	strb	r2, [r3, #29]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7f5b      	ldrb	r3, [r3, #29]
 8005656:	f043 0302 	orr.w	r3, r3, #2
 800565a:	b2da      	uxtb	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	775a      	strb	r2, [r3, #29]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005668:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	4935      	ldr	r1, [pc, #212]	@ (8005744 <optiga_cmd_get_error_code_handler+0x1a8>)
 8005670:	f000 ffc2 	bl	80065f8 <pal_os_event_register_callback_oneshot>
        break;
 8005674:	e061      	b.n	800573a <optiga_cmd_get_error_code_handler+0x19e>
            me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f240 6222 	movw	r2, #1570	@ 0x622
 800567e:	80da      	strh	r2, [r3, #6]
            me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	7e92      	ldrb	r2, [r2, #26]
 800568a:	749a      	strb	r2, [r3, #18]
            me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	7ed2      	ldrb	r2, [r2, #27]
 8005696:	74da      	strb	r2, [r3, #19]
            (void)optiga_comms_set_callback_context(p_optiga->p_optiga_comms, (void*)me);
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6879      	ldr	r1, [r7, #4]
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 fa58 	bl	8005b54 <optiga_comms_set_callback_context>
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	6818      	ldr	r0, [r3, #0]
                                                    p_optiga->optiga_comms_buffer,
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	f103 010d 	add.w	r1, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	889a      	ldrh	r2, [r3, #4]
                                                    p_optiga->optiga_comms_buffer,
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	f103 040d 	add.w	r4, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	3306      	adds	r3, #6
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	4623      	mov	r3, r4
 80056c0:	f000 fa90 	bl	8005be4 <optiga_comms_transceive>
 80056c4:	4603      	mov	r3, r0
 80056c6:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_COMMS_SUCCESS != return_status)
 80056c8:	89fb      	ldrh	r3, [r7, #14]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <optiga_cmd_get_error_code_handler+0x13a>
                return_status = OPTIGA_CMD_ERROR;
 80056ce:	f240 2302 	movw	r3, #514	@ 0x202
 80056d2:	81fb      	strh	r3, [r7, #14]
                break;
 80056d4:	e031      	b.n	800573a <optiga_cmd_get_error_code_handler+0x19e>
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_RX);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	7f5b      	ldrb	r3, [r3, #29]
 80056da:	f023 0303 	bic.w	r3, r3, #3
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	775a      	strb	r2, [r3, #29]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	7f5b      	ldrb	r3, [r3, #29]
 80056e8:	f043 0303 	orr.w	r3, r3, #3
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	775a      	strb	r2, [r3, #29]
        break;
 80056f2:	e022      	b.n	800573a <optiga_cmd_get_error_code_handler+0x19e>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	7c9b      	ldrb	r3, [r3, #18]
 80056fa:	2bff      	cmp	r3, #255	@ 0xff
 80056fc:	d01c      	beq.n	8005738 <optiga_cmd_get_error_code_handler+0x19c>
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	7d9b      	ldrb	r3, [r3, #22]
 8005704:	81fb      	strh	r3, [r7, #14]
            return_status = return_status | OPTIGA_DEVICE_ERROR;
 8005706:	89fb      	ldrh	r3, [r7, #14]
 8005708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800570c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005710:	81fb      	strh	r3, [r7, #14]
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2203      	movs	r2, #3
 8005716:	759a      	strb	r2, [r3, #22]
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	220a      	movs	r2, #10
 800571c:	75da      	strb	r2, [r3, #23]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005726:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	4905      	ldr	r1, [pc, #20]	@ (8005744 <optiga_cmd_get_error_code_handler+0x1a8>)
 800572e:	f000 ff63 	bl	80065f8 <pal_os_event_register_callback_oneshot>
        break;
 8005732:	e002      	b.n	800573a <optiga_cmd_get_error_code_handler+0x19e>
            break;
 8005734:	bf00      	nop
 8005736:	e000      	b.n	800573a <optiga_cmd_get_error_code_handler+0x19e>
                break;
 8005738:	bf00      	nop

#undef OPTIGA_CMD_OFFSET
#undef OPTIGA_CMD_BYTES_TO_READ
#undef OPTIGA_CMD_GET_DATA_OBJECT_CMD
#undef OPTIGA_CMD_PARAM
    return (return_status);
 800573a:	89fb      	ldrh	r3, [r7, #14]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3714      	adds	r7, #20
 8005740:	46bd      	mov	sp, r7
 8005742:	bd90      	pop	{r4, r7, pc}
 8005744:	0800455d 	.word	0x0800455d

08005748 <optiga_cmd_open_application_handler>:

/*
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005750:	f240 2302 	movw	r3, #514	@ 0x202
 8005754:	81fb      	strh	r3, [r7, #14]

    switch ((uint8_t)me->cmd_next_execution_state)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	7d9b      	ldrb	r3, [r3, #22]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d002      	beq.n	8005764 <optiga_cmd_open_application_handler+0x1c>
 800575e:	2b03      	cmp	r3, #3
 8005760:	d075      	beq.n	800584e <optiga_cmd_open_application_handler+0x106>
            return_status = OPTIGA_LIB_SUCCESS;

        }
        break;
        default:
            break;
 8005762:	e08e      	b.n	8005882 <optiga_cmd_open_application_handler+0x13a>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + sizeof(g_optiga_unique_application_identifier);
 8005764:	2314      	movs	r3, #20
 8005766:	81bb      	strh	r3, [r7, #12]
            total_apdu_length += ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ? (0) :
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	7e5b      	ldrb	r3, [r3, #25]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d101      	bne.n	8005774 <optiga_cmd_open_application_handler+0x2c>
 8005770:	2200      	movs	r2, #0
 8005772:	e000      	b.n	8005776 <optiga_cmd_open_application_handler+0x2e>
 8005774:	2208      	movs	r2, #8
 8005776:	89bb      	ldrh	r3, [r7, #12]
 8005778:	4413      	add	r3, r2
 800577a:	81bb      	strh	r3, [r7, #12]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 800577c:	89bb      	ldrh	r3, [r7, #12]
 800577e:	f240 6215 	movw	r2, #1557	@ 0x615
 8005782:	4293      	cmp	r3, r2
 8005784:	d903      	bls.n	800578e <optiga_cmd_open_application_handler+0x46>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005786:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800578a:	81fb      	strh	r3, [r7, #14]
                break;
 800578c:	e079      	b.n	8005882 <optiga_cmd_open_application_handler+0x13a>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	7e5b      	ldrb	r3, [r3, #25]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d005      	beq.n	80057a2 <optiga_cmd_open_application_handler+0x5a>
                if (OPTIGA_LIB_SUCCESS != optiga_cmd_restore_context(me))
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f7ff fa31 	bl	8004bfe <optiga_cmd_restore_context>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d16e      	bne.n	8005880 <optiga_cmd_open_application_handler+0x138>
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	7e59      	ldrb	r1, [r3, #25]
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	7e5b      	ldrb	r3, [r3, #25]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <optiga_cmd_open_application_handler+0x6a>
 80057ae:	2210      	movs	r2, #16
 80057b0:	e000      	b.n	80057b4 <optiga_cmd_open_application_handler+0x6c>
 80057b2:	2218      	movs	r2, #24
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 80057ba:	3305      	adds	r3, #5
 80057bc:	20f0      	movs	r0, #240	@ 0xf0
 80057be:	f7fe feaa 	bl	8004516 <optiga_cmd_prepare_apdu_header>
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330d      	adds	r3, #13
 80057c8:	3309      	adds	r3, #9
 80057ca:	2210      	movs	r2, #16
 80057cc:	492f      	ldr	r1, [pc, #188]	@ (800588c <optiga_cmd_open_application_handler+0x144>)
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 ff9d 	bl	800670e <pal_os_memcpy>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	7e5b      	ldrb	r3, [r3, #25]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00b      	beq.n	80057f4 <optiga_cmd_open_application_handler+0xac>
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f103 0026 	add.w	r0, r3, #38	@ 0x26
                              me->p_optiga->optiga_context_handle_buffer,
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 80057ec:	2208      	movs	r2, #8
 80057ee:	4619      	mov	r1, r3
 80057f0:	f000 ff8d 	bl	800670e <pal_os_memcpy>
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	7e5b      	ldrb	r3, [r3, #25]
            me->p_optiga->comms_tx_size = (OPTIGA_CMD_APDU_HEADER_SIZE +
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <optiga_cmd_open_application_handler+0xb8>
 80057fc:	2214      	movs	r2, #20
 80057fe:	e000      	b.n	8005802 <optiga_cmd_open_application_handler+0xba>
 8005800:	221c      	movs	r2, #28
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	809a      	strh	r2, [r3, #4]
            pal_os_memset(me->p_optiga->optiga_context_handle_buffer,
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8005810:	2208      	movs	r2, #8
 8005812:	2100      	movs	r1, #0
 8005814:	4618      	mov	r0, r3
 8005816:	f000 ff89 	bl	800672c <pal_os_memset>
            if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800581e:	2b00      	cmp	r3, #0
 8005820:	d012      	beq.n	8005848 <optiga_cmd_open_application_handler+0x100>
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                       me->p_optiga->optiga_context_handle_buffer,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 800582e:	2208      	movs	r2, #8
 8005830:	4619      	mov	r1, r3
 8005832:	f000 fd9d 	bl	8006370 <pal_os_datastore_write>
 8005836:	4603      	mov	r3, r0
 8005838:	81fb      	strh	r3, [r7, #14]
                if (PAL_STATUS_SUCCESS != return_status)
 800583a:	89fb      	ldrh	r3, [r7, #14]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d003      	beq.n	8005848 <optiga_cmd_open_application_handler+0x100>
                    return_status = OPTIGA_CMD_ERROR;
 8005840:	f240 2302 	movw	r3, #514	@ 0x202
 8005844:	81fb      	strh	r3, [r7, #14]
                    break;
 8005846:	e01c      	b.n	8005882 <optiga_cmd_open_application_handler+0x13a>
            return_status = OPTIGA_LIB_SUCCESS;
 8005848:	2300      	movs	r3, #0
 800584a:	81fb      	strh	r3, [r7, #14]
        break;
 800584c:	e019      	b.n	8005882 <optiga_cmd_open_application_handler+0x13a>
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	7c9b      	ldrb	r3, [r3, #18]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00b      	beq.n	8005870 <optiga_cmd_open_application_handler+0x128>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	7f5b      	ldrb	r3, [r3, #29]
 800585c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005860:	b2da      	uxtb	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	775a      	strb	r2, [r3, #29]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	7f5a      	ldrb	r2, [r3, #29]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	775a      	strb	r2, [r3, #29]
                break;
 800586e:	e008      	b.n	8005882 <optiga_cmd_open_application_handler+0x13a>
            me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2233      	movs	r2, #51	@ 0x33
 8005878:	751a      	strb	r2, [r3, #20]
            return_status = OPTIGA_LIB_SUCCESS;
 800587a:	2300      	movs	r3, #0
 800587c:	81fb      	strh	r3, [r7, #14]
        break;
 800587e:	e000      	b.n	8005882 <optiga_cmd_open_application_handler+0x13a>
                    break;
 8005880:	bf00      	nop
    }

    return (return_status);
 8005882:	89fb      	ldrh	r3, [r7, #14]
}
 8005884:	4618      	mov	r0, r3
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	0800fed4 	.word	0x0800fed4

08005890 <optiga_cmd_open_application>:


optiga_lib_status_t optiga_cmd_open_application(optiga_cmd_t * me, uint8_t cmd_param, void * params)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af04      	add	r7, sp, #16
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	460b      	mov	r3, r1
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 800589e:	7af9      	ldrb	r1, [r7, #11]
 80058a0:	23f0      	movs	r3, #240	@ 0xf0
 80058a2:	9302      	str	r3, [sp, #8]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	2300      	movs	r3, #0
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	2300      	movs	r3, #0
 80058ae:	4a04      	ldr	r2, [pc, #16]	@ (80058c0 <optiga_cmd_open_application+0x30>)
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f7fe fe5f 	bl	8004574 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_OPEN_APPLICATION, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	08005749 	.word	0x08005749

080058c4 <optiga_cmd_get_data_object_handler>:

/*
* Get Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b088      	sub	sp, #32
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	617b      	str	r3, [r7, #20]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 80058d2:	f240 2302 	movw	r3, #514	@ 0x202
 80058d6:	83fb      	strh	r3, [r7, #30]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 80058d8:	2309      	movs	r3, #9
 80058da:	83bb      	strh	r3, [r7, #28]
    uint16_t size_to_read, data_read;
    uint8_t cmd = OPTIGA_CMD_GET_DATA_OBJECT;
 80058dc:	2381      	movs	r3, #129	@ 0x81
 80058de:	76fb      	strb	r3, [r7, #27]
    switch ((uint8_t)me->cmd_next_execution_state)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	7d9b      	ldrb	r3, [r3, #22]
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d002      	beq.n	80058ee <optiga_cmd_get_data_object_handler+0x2a>
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	d06e      	beq.n	80059ca <optiga_cmd_get_data_object_handler+0x106>
                return_status = OPTIGA_LIB_SUCCESS;
            }
        }
        break;
        default:
            break;
 80058ec:	e0ec      	b.n	8005ac8 <optiga_cmd_get_data_object_handler+0x204>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 80058ee:	230a      	movs	r3, #10
 80058f0:	823b      	strh	r3, [r7, #16]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 80058f2:	8a3b      	ldrh	r3, [r7, #16]
 80058f4:	f240 6215 	movw	r2, #1557	@ 0x615
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d907      	bls.n	800590c <optiga_cmd_get_data_object_handler+0x48>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 80058fc:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005900:	83fb      	strh	r3, [r7, #30]
                *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2200      	movs	r2, #0
 8005908:	801a      	strh	r2, [r3, #0]
                break;
 800590a:	e0dd      	b.n	8005ac8 <optiga_cmd_get_data_object_handler+0x204>
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	8bbb      	ldrh	r3, [r7, #28]
 8005912:	3308      	adds	r3, #8
 8005914:	4413      	add	r3, r2
 8005916:	1d5a      	adds	r2, r3, #5
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	891b      	ldrh	r3, [r3, #8]
 800591c:	4619      	mov	r1, r3
 800591e:	4610      	mov	r0, r2
 8005920:	f000 fa08 	bl	8005d34 <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005924:	8bbb      	ldrh	r3, [r7, #28]
 8005926:	3302      	adds	r3, #2
 8005928:	83bb      	strh	r3, [r7, #28]
            size_to_read = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE - OPTIGA_CMD_APDU_HEADER_SIZE),
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	899b      	ldrh	r3, [r3, #12]
 800592e:	461a      	mov	r2, r3
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	89db      	ldrh	r3, [r3, #14]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	f240 6211 	movw	r2, #1553	@ 0x611
 800593a:	4293      	cmp	r3, r2
 800593c:	bfa8      	it	ge
 800593e:	4613      	movge	r3, r2
 8005940:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_CMD_READ_DATA == p_optiga_read_data->data_or_metadata)
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	7c9b      	ldrb	r3, [r3, #18]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d11f      	bne.n	800598a <optiga_cmd_get_data_object_handler+0xc6>
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	8bbb      	ldrh	r3, [r7, #28]
 8005950:	3308      	adds	r3, #8
 8005952:	4413      	add	r3, r2
 8005954:	1d58      	adds	r0, r3, #5
                           (p_optiga_read_data->offset + p_optiga_read_data->accumulated_size));
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	895a      	ldrh	r2, [r3, #10]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	89db      	ldrh	r3, [r3, #14]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 800595e:	4413      	add	r3, r2
 8005960:	b29b      	uxth	r3, r3
 8005962:	4619      	mov	r1, r3
 8005964:	f000 f9e6 	bl	8005d34 <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005968:	8bbb      	ldrh	r3, [r7, #28]
 800596a:	3302      	adds	r3, #2
 800596c:	83bb      	strh	r3, [r7, #28]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	8bbb      	ldrh	r3, [r7, #28]
 8005974:	3308      	adds	r3, #8
 8005976:	4413      	add	r3, r2
 8005978:	3305      	adds	r3, #5
 800597a:	89fa      	ldrh	r2, [r7, #14]
 800597c:	4611      	mov	r1, r2
 800597e:	4618      	mov	r0, r3
 8005980:	f000 f9d8 	bl	8005d34 <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005984:	8bbb      	ldrh	r3, [r7, #28]
 8005986:	3302      	adds	r3, #2
 8005988:	83bb      	strh	r3, [r7, #28]
            if (OPTIGA_CMD_LAST_ERROR_CODE == p_optiga_read_data->oid)
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	891b      	ldrh	r3, [r3, #8]
 800598e:	f24f 12c2 	movw	r2, #61890	@ 0xf1c2
 8005992:	4293      	cmp	r3, r2
 8005994:	d101      	bne.n	800599a <optiga_cmd_get_data_object_handler+0xd6>
                cmd = OPTIGA_CMD_GET_DATA_OBJECT_NO_ERROR_CLEAR;
 8005996:	2301      	movs	r3, #1
 8005998:	76fb      	strb	r3, [r7, #27]
            optiga_cmd_prepare_apdu_header(cmd,
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	7e59      	ldrb	r1, [r3, #25]
 800599e:	8bbb      	ldrh	r3, [r7, #28]
 80059a0:	3b09      	subs	r3, #9
 80059a2:	b29a      	uxth	r2, r3
                                           (me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(cmd,
 80059aa:	3305      	adds	r3, #5
 80059ac:	7ef8      	ldrb	r0, [r7, #27]
 80059ae:	f7fe fdb2 	bl	8004516 <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = index_for_data - OPTIGA_COMMS_DATA_OFFSET;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	8bba      	ldrh	r2, [r7, #28]
 80059b8:	3a05      	subs	r2, #5
 80059ba:	b292      	uxth	r2, r2
 80059bc:	809a      	strh	r2, [r3, #4]
            p_optiga_read_data->last_read_size = size_to_read;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	89fa      	ldrh	r2, [r7, #14]
 80059c2:	821a      	strh	r2, [r3, #16]
            return_status = OPTIGA_LIB_SUCCESS;
 80059c4:	2300      	movs	r3, #0
 80059c6:	83fb      	strh	r3, [r7, #30]
        break;
 80059c8:	e07e      	b.n	8005ac8 <optiga_cmd_get_data_object_handler+0x204>
            me->chaining_ongoing = FALSE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	761a      	strb	r2, [r3, #24]
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	7c9b      	ldrb	r3, [r3, #18]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d025      	beq.n	8005a26 <optiga_cmd_get_data_object_handler+0x162>
                if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != p_optiga_read_data->accumulated_size)
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	89db      	ldrh	r3, [r3, #14]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00e      	beq.n	8005a00 <optiga_cmd_get_data_object_handler+0x13c>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	7f5b      	ldrb	r3, [r3, #29]
 80059e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	775a      	strb	r2, [r3, #29]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	7f5b      	ldrb	r3, [r3, #29]
 80059f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	775a      	strb	r2, [r3, #29]
 80059fe:	e00e      	b.n	8005a1e <optiga_cmd_get_data_object_handler+0x15a>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	7f5b      	ldrb	r3, [r3, #29]
 8005a04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a08:	b2da      	uxtb	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	775a      	strb	r2, [r3, #29]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	7f5a      	ldrb	r2, [r3, #29]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	775a      	strb	r2, [r3, #29]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_CMD_ERROR;
 8005a1e:	f240 2302 	movw	r3, #514	@ 0x202
 8005a22:	83fb      	strh	r3, [r7, #30]
        break;
 8005a24:	e04f      	b.n	8005ac6 <optiga_cmd_get_data_object_handler+0x202>
            else if (me->exit_status == (optiga_lib_status_t)(OPTIGA_CMD_OUT_OF_BOUNDARY_ERROR | OPTIGA_DEVICE_ERROR))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	8c1b      	ldrh	r3, [r3, #32]
 8005a2a:	f248 0208 	movw	r2, #32776	@ 0x8008
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d107      	bne.n	8005a42 <optiga_cmd_get_data_object_handler+0x17e>
                *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	89d2      	ldrh	r2, [r2, #14]
 8005a3a:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_LIB_SUCCESS;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	83fb      	strh	r3, [r7, #30]
        break;
 8005a40:	e041      	b.n	8005ac6 <optiga_cmd_get_data_object_handler+0x202>
                data_read = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	88db      	ldrh	r3, [r3, #6]
 8005a48:	3b04      	subs	r3, #4
 8005a4a:	827b      	strh	r3, [r7, #18]
                if (p_optiga_read_data->bytes_to_read < data_read)
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	899b      	ldrh	r3, [r3, #12]
 8005a50:	8a7a      	ldrh	r2, [r7, #18]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d907      	bls.n	8005a66 <optiga_cmd_get_data_object_handler+0x1a2>
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005a56:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005a5a:	83fb      	strh	r3, [r7, #30]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2200      	movs	r2, #0
 8005a62:	801a      	strh	r2, [r3, #0]
                    break;
 8005a64:	e030      	b.n	8005ac8 <optiga_cmd_get_data_object_handler+0x204>
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	89d2      	ldrh	r2, [r2, #14]
 8005a6e:	1898      	adds	r0, r3, r2
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	330d      	adds	r3, #13
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 8005a76:	3309      	adds	r3, #9
 8005a78:	8a7a      	ldrh	r2, [r7, #18]
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	f000 fe47 	bl	800670e <pal_os_memcpy>
                p_optiga_read_data->accumulated_size += data_read;
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	89da      	ldrh	r2, [r3, #14]
 8005a84:	8a7b      	ldrh	r3, [r7, #18]
 8005a86:	4413      	add	r3, r2
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	81da      	strh	r2, [r3, #14]
                if ((p_optiga_read_data->last_read_size > data_read) ||
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	8a1b      	ldrh	r3, [r3, #16]
 8005a92:	8a7a      	ldrh	r2, [r7, #18]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d305      	bcc.n	8005aa4 <optiga_cmd_get_data_object_handler+0x1e0>
                    (p_optiga_read_data->accumulated_size == p_optiga_read_data->bytes_to_read))
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	89da      	ldrh	r2, [r3, #14]
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	899b      	ldrh	r3, [r3, #12]
                if ((p_optiga_read_data->last_read_size > data_read) ||
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d10b      	bne.n	8005abc <optiga_cmd_get_data_object_handler+0x1f8>
                    *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	89d2      	ldrh	r2, [r2, #14]
 8005aac:	801a      	strh	r2, [r3, #0]
                    p_optiga_read_data->accumulated_size = 0;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	81da      	strh	r2, [r3, #14]
                    p_optiga_read_data->last_read_size = 0;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	821a      	strh	r2, [r3, #16]
 8005aba:	e002      	b.n	8005ac2 <optiga_cmd_get_data_object_handler+0x1fe>
                    me->chaining_ongoing = TRUE;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	761a      	strb	r2, [r3, #24]
                return_status = OPTIGA_LIB_SUCCESS;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	83fb      	strh	r3, [r7, #30]
        break;
 8005ac6:	bf00      	nop
    }

    return (return_status);
 8005ac8:	8bfb      	ldrh	r3, [r7, #30]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3720      	adds	r7, #32
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <optiga_cmd_get_data_object>:

optiga_lib_status_t optiga_cmd_get_data_object(optiga_cmd_t * me, uint8_t cmd_param,
                                               optiga_get_data_object_params_t * params)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b088      	sub	sp, #32
 8005ad8:	af04      	add	r7, sp, #16
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	460b      	mov	r3, r1
 8005ade:	607a      	str	r2, [r7, #4]
 8005ae0:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 8005ae2:	7af9      	ldrb	r1, [r7, #11]
 8005ae4:	2381      	movs	r3, #129	@ 0x81
 8005ae6:	9302      	str	r3, [sp, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	9301      	str	r3, [sp, #4]
 8005aec:	2306      	movs	r3, #6
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	2302      	movs	r3, #2
 8005af2:	4a04      	ldr	r2, [pc, #16]	@ (8005b04 <optiga_cmd_get_data_object+0x30>)
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f7fe fd3d 	bl	8004574 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_REQUEST_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GET_DATA_OBJECT, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	080058c5 	.word	0x080058c5

08005b08 <optiga_comms_create>:

_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t *p_ctx);
_STATIC_H void ifx_i2c_event_handler(void* p_ctx, optiga_lib_status_t event);

optiga_comms_t * optiga_comms_create(callback_handler_t callback, void * context)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
    optiga_comms_t * p_optiga_comms = NULL;
 8005b12:	2300      	movs	r3, #0
 8005b14:	60fb      	str	r3, [r7, #12]

    do
    {
        p_optiga_comms = &optiga_comms;
 8005b16:	4b0e      	ldr	r3, [pc, #56]	@ (8005b50 <optiga_comms_create+0x48>)
 8005b18:	60fb      	str	r3, [r7, #12]

        if (FALSE == p_optiga_comms->instance_init_state)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	7c1b      	ldrb	r3, [r3, #16]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d110      	bne.n	8005b44 <optiga_comms_create+0x3c>
        {
#ifdef OPTIGA_PAL_INIT_ENABLED
            if (PAL_STATUS_SUCCESS != pal_init())
 8005b22:	f000 fab0 	bl	8006086 <pal_init>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <optiga_comms_create+0x2a>
            {
                p_optiga_comms = NULL;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60fb      	str	r3, [r7, #12]
                break;
 8005b30:	e008      	b.n	8005b44 <optiga_comms_create+0x3c>
            }
#endif
            p_optiga_comms->upper_layer_handler = callback;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	60da      	str	r2, [r3, #12]
            p_optiga_comms->p_upper_layer_ctx = context;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	609a      	str	r2, [r3, #8]
            p_optiga_comms->instance_init_state = TRUE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	741a      	strb	r2, [r3, #16]
        }
    } while (FALSE);
    return (p_optiga_comms);
 8005b44:	68fb      	ldr	r3, [r7, #12]
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	200004d8 	.word	0x200004d8

08005b54 <optiga_comms_set_callback_context>:
    p_optiga_comms->upper_layer_handler = handler;
    return (0);
}

optiga_lib_status_t optiga_comms_set_callback_context(optiga_comms_t * p_optiga_comms, void * context)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
    p_optiga_comms->p_upper_layer_ctx = context;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	609a      	str	r2, [r3, #8]
    return (0);
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
	...

08005b74 <optiga_comms_open>:


/// @endcond

optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b084      	sub	sp, #16
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005b7c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005b80:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f8a6 	bl	8005cd4 <check_optiga_comms_state>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d122      	bne.n	8005bd4 <optiga_comms_open+0x60>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	4a10      	ldr	r2, [pc, #64]	@ (8005be0 <optiga_comms_open+0x6c>)
 8005b9e:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	7d12      	ldrb	r2, [r2, #20]
 8005baa:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->pal_os_event_ctx = p_ctx->p_pal_os_event_ctx;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6812      	ldr	r2, [r2, #0]
 8005bb6:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284

        status = ifx_i2c_open((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fa ff56 	bl	8000a70 <ifx_i2c_open>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 8005bc8:	89fb      	ldrh	r3, [r7, #14]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <optiga_comms_open+0x60>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8005bd4:	89fb      	ldrh	r3, [r7, #14]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	08005d09 	.word	0x08005d09

08005be4 <optiga_comms_transceive>:
optiga_lib_status_t optiga_comms_transceive(optiga_comms_t * p_ctx,
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b088      	sub	sp, #32
 8005be8:	af02      	add	r7, sp, #8
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	603b      	str	r3, [r7, #0]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005bf4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005bf8:	82fb      	strh	r3, [r7, #22]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f000 f86a 	bl	8005cd4 <check_optiga_comms_state>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d12c      	bne.n	8005c60 <optiga_comms_transceive+0x7c>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	4a15      	ldr	r2, [pc, #84]	@ (8005c6c <optiga_comms_transceive+0x88>)
 8005c16:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protection_level = p_ctx->protection_level;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	7c92      	ldrb	r2, [r2, #18]
 8005c22:	f883 24c0 	strb.w	r2, [r3, #1216]	@ 0x4c0
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protocol_version = p_ctx->protocol_version;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	7cd2      	ldrb	r2, [r2, #19]
 8005c2e:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	7d12      	ldrb	r2, [r2, #20]
 8005c3a:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = (ifx_i2c_transceive((ifx_i2c_context_t * )(p_ctx->p_comms_ctx),
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6858      	ldr	r0, [r3, #4]
 8005c42:	88fa      	ldrh	r2, [r7, #6]
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	f7fa ff49 	bl	8000ae2 <ifx_i2c_transceive>
 8005c50:	4603      	mov	r3, r0
 8005c52:	82fb      	strh	r3, [r7, #22]
                                     p_tx_data,
                                     tx_data_length,
                                     p_rx_data,
                                     p_rx_data_len));
        if (IFX_I2C_STACK_SUCCESS != status)
 8005c54:	8afb      	ldrh	r3, [r7, #22]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <optiga_comms_transceive+0x7c>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8005c60:	8afb      	ldrh	r3, [r7, #22]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	08005d09 	.word	0x08005d09

08005c70 <optiga_comms_close>:


optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005c78:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005c7c:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f828 	bl	8005cd4 <check_optiga_comms_state>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d11c      	bne.n	8005cc4 <optiga_comms_close+0x54>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	4a0d      	ldr	r2, [pc, #52]	@ (8005cd0 <optiga_comms_close+0x60>)
 8005c9a:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	7d12      	ldrb	r2, [r2, #20]
 8005ca6:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = ifx_i2c_close((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fa ff50 	bl	8000b54 <ifx_i2c_close>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 8005cb8:	89fb      	ldrh	r3, [r7, #14]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d002      	beq.n	8005cc4 <optiga_comms_close+0x54>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8005cc4:	89fb      	ldrh	r3, [r7, #14]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	08005d09 	.word	0x08005d09

08005cd4 <check_optiga_comms_state>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005cdc:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005ce0:	81fb      	strh	r3, [r7, #14]
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d008      	beq.n	8005cfa <check_optiga_comms_state+0x26>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	7c5b      	ldrb	r3, [r3, #17]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d004      	beq.n	8005cfa <check_optiga_comms_state+0x26>
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	745a      	strb	r2, [r3, #17]
        status = OPTIGA_COMMS_SUCCESS;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	81fb      	strh	r3, [r7, #14]
    }
    return (status);
 8005cfa:	89fb      	ldrh	r3, [r7, #14]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <ifx_i2c_event_handler>:

//lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this argument"
_STATIC_H void ifx_i2c_event_handler(void * p_upper_layer_ctx, optiga_lib_status_t event)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	807b      	strh	r3, [r7, #2]
    void * ctx = ((optiga_comms_t * )p_upper_layer_ctx)->p_upper_layer_ctx;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	60fb      	str	r3, [r7, #12]
    ((optiga_comms_t * )p_upper_layer_ctx)->upper_layer_handler(ctx, event);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	887a      	ldrh	r2, [r7, #2]
 8005d20:	4611      	mov	r1, r2
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	4798      	blx	r3
    ((optiga_comms_t * )p_upper_layer_ctx)->state = OPTIGA_COMMS_FREE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	745a      	strb	r2, [r3, #17]
}
 8005d2c:	bf00      	nop
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <optiga_common_set_uint16>:

#include "optiga/common/optiga_lib_types.h"
#include "optiga/common/optiga_lib_common.h"

void optiga_common_set_uint16 (uint8_t * p_output_buffer,uint16_t two_byte_value)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	807b      	strh	r3, [r7, #2]
    *p_output_buffer = (uint8_t)(two_byte_value>>8);
 8005d40:	887b      	ldrh	r3, [r7, #2]
 8005d42:	0a1b      	lsrs	r3, r3, #8
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	b2da      	uxtb	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	887a      	ldrh	r2, [r7, #2]
 8005d52:	b2d2      	uxtb	r2, r2
 8005d54:	701a      	strb	r2, [r3, #0]
}
 8005d56:	bf00      	nop
 8005d58:	370c      	adds	r7, #12
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <optiga_common_set_uint32>:

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b083      	sub	sp, #12
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	6039      	str	r1, [r7, #0]
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	0e1b      	lsrs	r3, r3, #24
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	0c1a      	lsrs	r2, r3, #16
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	0a1a      	lsrs	r2, r3, #8
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	3302      	adds	r3, #2
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 3) = (uint8_t)(four_byte_value);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3303      	adds	r3, #3
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	b2d2      	uxtb	r2, r2
 8005d96:	701a      	strb	r2, [r3, #0]
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <optiga_common_get_uint32>:

uint32_t optiga_common_get_uint32 (const uint8_t* p_input_buffer)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
    uint32_t four_byte_value;
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	061a      	lsls	r2, r3, #24
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3301      	adds	r3, #1
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	0419      	lsls	r1, r3, #16
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	021b      	lsls	r3, r3, #8
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8005dc2:	430b      	orrs	r3, r1
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	3103      	adds	r1, #3
 8005dc8:	7809      	ldrb	r1, [r1, #0]
 8005dca:	430b      	orrs	r3, r1
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]

    return (four_byte_value);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <optiga_util_generic_event_handler>:



_STATIC_H void optiga_util_generic_event_handler(void * me,
                                                 optiga_lib_status_t event)
{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b084      	sub	sp, #16
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
 8005de6:	460b      	mov	r3, r1
 8005de8:	807b      	strh	r3, [r7, #2]
    optiga_util_t * p_optiga_util = (optiga_util_t *)me;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	60fb      	str	r3, [r7, #12]

    p_optiga_util->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	841a      	strh	r2, [r3, #32]
    p_optiga_util->handler(p_optiga_util->caller_context, event);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	6992      	ldr	r2, [r2, #24]
 8005dfc:	8879      	ldrh	r1, [r7, #2]
 8005dfe:	4610      	mov	r0, r2
 8005e00:	4798      	blx	r3
}
 8005e02:	bf00      	nop
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <optiga_util_reset_protection_level>:

_STATIC_H void optiga_util_reset_protection_level(optiga_util_t * me)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b082      	sub	sp, #8
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
    if (NULL != me)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d004      	beq.n	8005e22 <optiga_util_reset_protection_level+0x18>
#endif
    {
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL);
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 f804 	bl	8005e2a <optiga_util_set_comms_params>
    }
}
 8005e22:	bf00      	nop
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <optiga_util_set_comms_params>:

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_util_set_comms_params(optiga_util_t * me,
                                  uint8_t parameter_type,
                                  uint8_t value)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b083      	sub	sp, #12
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
 8005e32:	460b      	mov	r3, r1
 8005e34:	70fb      	strb	r3, [r7, #3]
 8005e36:	4613      	mov	r3, r2
 8005e38:	70bb      	strb	r3, [r7, #2]
    switch (parameter_type)
 8005e3a:	78fb      	ldrb	r3, [r7, #3]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d002      	beq.n	8005e46 <optiga_util_set_comms_params+0x1c>
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d005      	beq.n	8005e50 <optiga_util_set_comms_params+0x26>
            me->protocol_version = value;
            break;
        }
        default:
        {
            break;
 8005e44:	e009      	b.n	8005e5a <optiga_util_set_comms_params+0x30>
            me->protection_level = value;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	78ba      	ldrb	r2, [r7, #2]
 8005e4a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            break;
 8005e4e:	e004      	b.n	8005e5a <optiga_util_set_comms_params+0x30>
            me->protocol_version = value;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	78ba      	ldrb	r2, [r7, #2]
 8005e54:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            break;
 8005e58:	bf00      	nop
        }
    }
}
 8005e5a:	bf00      	nop
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
	...

08005e68 <optiga_util_create>:
#endif

optiga_util_t * optiga_util_create(uint8_t optiga_instance_id,
                                   callback_handler_t handler,
                                   void * caller_context)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	4603      	mov	r3, r0
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	73fb      	strb	r3, [r7, #15]
    optiga_util_t * me = NULL;
 8005e76:	2300      	movs	r3, #0
 8005e78:	617b      	str	r3, [r7, #20]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d02b      	beq.n	8005ed8 <optiga_util_create+0x70>
        {
            break;
        }
#endif
        me = (optiga_util_t *)pal_os_calloc(1, sizeof(optiga_util_t));
 8005e80:	2124      	movs	r1, #36	@ 0x24
 8005e82:	2001      	movs	r0, #1
 8005e84:	f000 fc2a 	bl	80066dc <pal_os_calloc>
 8005e88:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d025      	beq.n	8005edc <optiga_util_create+0x74>
        {
            break;
        }

        me->handler = handler;
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	61da      	str	r2, [r3, #28]
        me->caller_context = caller_context;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	619a      	str	r2, [r3, #24]
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	841a      	strh	r2, [r3, #32]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 8005eb2:	7bfb      	ldrb	r3, [r7, #15]
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	490c      	ldr	r1, [pc, #48]	@ (8005ee8 <optiga_util_create+0x80>)
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7ff faf1 	bl	80054a0 <optiga_cmd_create>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	615a      	str	r2, [r3, #20]
        if (NULL == me->my_cmd)
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d108      	bne.n	8005ede <optiga_util_create+0x76>
        {
            pal_os_free(me);
 8005ecc:	6978      	ldr	r0, [r7, #20]
 8005ece:	f000 fc13 	bl	80066f8 <pal_os_free>
            me = NULL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	617b      	str	r3, [r7, #20]
 8005ed6:	e002      	b.n	8005ede <optiga_util_create+0x76>
            break;
 8005ed8:	bf00      	nop
 8005eda:	e000      	b.n	8005ede <optiga_util_create+0x76>
            break;
 8005edc:	bf00      	nop
        }
    } while (FALSE);

    return (me);
 8005ede:	697b      	ldr	r3, [r7, #20]
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3718      	adds	r7, #24
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	08005ddf 	.word	0x08005ddf

08005eec <optiga_util_open_application>:
    return (return_value);
}

optiga_lib_status_t optiga_util_open_application(optiga_util_t * me,
                                                 bool_t perform_restore)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8005ef8:	f240 3302 	movw	r3, #770	@ 0x302
 8005efc:	81fb      	strh	r3, [r7, #14]

    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d003      	beq.n	8005f0c <optiga_util_open_application+0x20>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d103      	bne.n	8005f14 <optiga_util_open_application+0x28>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005f0c:	f240 3303 	movw	r3, #771	@ 0x303
 8005f10:	81fb      	strh	r3, [r7, #14]
            break;
 8005f12:	e03d      	b.n	8005f90 <optiga_util_open_application+0xa4>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	8c1b      	ldrh	r3, [r3, #32]
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d103      	bne.n	8005f24 <optiga_util_open_application+0x38>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005f1c:	f240 3305 	movw	r3, #773	@ 0x305
 8005f20:	81fb      	strh	r3, [r7, #14]
            break;
 8005f22:	e035      	b.n	8005f90 <optiga_util_open_application+0xa4>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	841a      	strh	r2, [r3, #32]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6958      	ldr	r0, [r3, #20]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005f34:	2200      	movs	r2, #0
 8005f36:	4619      	mov	r1, r3
 8005f38:	f7fe fac8 	bl	80044cc <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6958      	ldr	r0, [r3, #20]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8005f46:	2201      	movs	r2, #1
 8005f48:	4619      	mov	r1, r3
 8005f4a:	f7fe fabf 	bl	80044cc <optiga_cmd_set_shielded_connection_option>
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if (FALSE == perform_restore)
 8005f4e:	78fb      	ldrb	r3, [r7, #3]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d107      	bne.n	8005f64 <optiga_util_open_application+0x78>
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	695b      	ldr	r3, [r3, #20]
 8005f58:	2202      	movs	r2, #2
 8005f5a:	2133      	movs	r1, #51	@ 0x33
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7fe fab5 	bl	80044cc <optiga_cmd_set_shielded_connection_option>
 8005f62:	e006      	b.n	8005f72 <optiga_util_open_application+0x86>
        }
        else
        {
             OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_RESTORE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	695b      	ldr	r3, [r3, #20]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	2111      	movs	r1, #17
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fe faad 	bl	80044cc <optiga_cmd_set_shielded_connection_option>
        }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

        return_value = optiga_cmd_open_application(me->my_cmd, perform_restore, NULL);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	78f9      	ldrb	r1, [r7, #3]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7ff fc88 	bl	8005890 <optiga_cmd_open_application>
 8005f80:	4603      	mov	r3, r0
 8005f82:	81fb      	strh	r3, [r7, #14]
        if (OPTIGA_LIB_SUCCESS != return_value)
 8005f84:	89fb      	ldrh	r3, [r7, #14]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <optiga_util_open_application+0xa4>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f7ff ff3a 	bl	8005e0a <optiga_util_reset_protection_level>

    return (return_value);
 8005f96:	89fb      	ldrh	r3, [r7, #14]
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <optiga_util_read_data>:
optiga_lib_status_t optiga_util_read_data(optiga_util_t * me,
                                          uint16_t optiga_oid,
                                          uint16_t offset,
                                          uint8_t * buffer,
                                          uint16_t * length)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	607b      	str	r3, [r7, #4]
 8005faa:	460b      	mov	r3, r1
 8005fac:	817b      	strh	r3, [r7, #10]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	813b      	strh	r3, [r7, #8]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8005fb2:	f240 3302 	movw	r3, #770	@ 0x302
 8005fb6:	82fb      	strh	r3, [r7, #22]
    optiga_get_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d009      	beq.n	8005fd2 <optiga_util_read_data+0x32>
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d005      	beq.n	8005fd2 <optiga_util_read_data+0x32>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <optiga_util_read_data+0x32>
            (NULL == buffer) || (NULL == length))
 8005fcc:	6a3b      	ldr	r3, [r7, #32]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d103      	bne.n	8005fda <optiga_util_read_data+0x3a>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005fd2:	f240 3303 	movw	r3, #771	@ 0x303
 8005fd6:	82fb      	strh	r3, [r7, #22]
            break;
 8005fd8:	e04d      	b.n	8006076 <optiga_util_read_data+0xd6>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8c1b      	ldrh	r3, [r3, #32]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d103      	bne.n	8005fea <optiga_util_read_data+0x4a>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005fe2:	f240 3305 	movw	r3, #773	@ 0x305
 8005fe6:	82fb      	strh	r3, [r7, #22]
            break;
 8005fe8:	e045      	b.n	8006076 <optiga_util_read_data+0xd6>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2201      	movs	r2, #1
 8005fee:	841a      	strh	r2, [r3, #32]
        p_params = (optiga_get_data_object_params_t *)&(me->params.optiga_get_data_object_params);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	613b      	str	r3, [r7, #16]
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2214      	movs	r2, #20
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 fb96 	bl	800672c <pal_os_memset>

        p_params->oid = optiga_oid;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	897a      	ldrh	r2, [r7, #10]
 8006004:	811a      	strh	r2, [r3, #8]
        p_params->offset = offset;
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	893a      	ldrh	r2, [r7, #8]
 800600a:	815a      	strh	r2, [r3, #10]
        // set option to read data
        p_params->data_or_metadata = 0;
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	2200      	movs	r2, #0
 8006010:	749a      	strb	r2, [r3, #18]
        p_params->buffer = buffer;
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	605a      	str	r2, [r3, #4]
        p_params->bytes_to_read = *length;
 8006018:	6a3b      	ldr	r3, [r7, #32]
 800601a:	881a      	ldrh	r2, [r3, #0]
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	819a      	strh	r2, [r3, #12]
        p_params->ref_bytes_to_read = length;
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	6a3a      	ldr	r2, [r7, #32]
 8006024:	601a      	str	r2, [r3, #0]
        p_params->accumulated_size = 0;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	2200      	movs	r2, #0
 800602a:	81da      	strh	r2, [r3, #14]
        p_params->last_read_size = 0;
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	2200      	movs	r2, #0
 8006030:	821a      	strh	r2, [r3, #16]

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6958      	ldr	r0, [r3, #20]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800603c:	2200      	movs	r2, #0
 800603e:	4619      	mov	r1, r3
 8006040:	f7fe fa44 	bl	80044cc <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6958      	ldr	r0, [r3, #20]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800604e:	2201      	movs	r2, #1
 8006050:	4619      	mov	r1, r3
 8006052:	f7fe fa3b 	bl	80044cc <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_get_data_object(me->my_cmd, p_params->data_or_metadata, p_params);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6958      	ldr	r0, [r3, #20]
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	7c9b      	ldrb	r3, [r3, #18]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	4619      	mov	r1, r3
 8006062:	f7ff fd37 	bl	8005ad4 <optiga_cmd_get_data_object>
 8006066:	4603      	mov	r3, r0
 8006068:	82fb      	strh	r3, [r7, #22]
        if (OPTIGA_LIB_SUCCESS != return_value)
 800606a:	8afb      	ldrh	r3, [r7, #22]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <optiga_util_read_data+0xd6>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f7ff fec7 	bl	8005e0a <optiga_util_reset_protection_level>

    return (return_value);
 800607c:	8afb      	ldrh	r3, [r7, #22]
}
 800607e:	4618      	mov	r0, r3
 8006080:	3718      	adds	r7, #24
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <pal_init>:

#include "optiga/pal/pal.h"


pal_status_t pal_init(void)
{
 8006086:	b480      	push	{r7}
 8006088:	af00      	add	r7, sp, #0
    return PAL_STATUS_SUCCESS;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <pal_crypt_tls_prf_sha256>:

void pal_crypt_tls_prf_sha256(const uint8_t* secret, uint16_t secret_length,
                               const uint8_t* label, uint16_t label_length,
                               const uint8_t* seed, uint16_t seed_length,
                               uint8_t* derived_key, uint16_t* derived_key_length)
{
 8006096:	b480      	push	{r7}
 8006098:	b087      	sub	sp, #28
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	607a      	str	r2, [r7, #4]
 80060a0:	461a      	mov	r2, r3
 80060a2:	460b      	mov	r3, r1
 80060a4:	817b      	strh	r3, [r7, #10]
 80060a6:	4613      	mov	r3, r2
 80060a8:	813b      	strh	r3, [r7, #8]
    if (derived_key && derived_key_length)
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d012      	beq.n	80060d6 <pal_crypt_tls_prf_sha256+0x40>
 80060b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00f      	beq.n	80060d6 <pal_crypt_tls_prf_sha256+0x40>
    {
        for (uint16_t i = 0; i < *derived_key_length; i++)
 80060b6:	2300      	movs	r3, #0
 80060b8:	82fb      	strh	r3, [r7, #22]
 80060ba:	e007      	b.n	80060cc <pal_crypt_tls_prf_sha256+0x36>
        {
            derived_key[i] = 0x00;  // Dummy output
 80060bc:	8afb      	ldrh	r3, [r7, #22]
 80060be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060c0:	4413      	add	r3, r2
 80060c2:	2200      	movs	r2, #0
 80060c4:	701a      	strb	r2, [r3, #0]
        for (uint16_t i = 0; i < *derived_key_length; i++)
 80060c6:	8afb      	ldrh	r3, [r7, #22]
 80060c8:	3301      	adds	r3, #1
 80060ca:	82fb      	strh	r3, [r7, #22]
 80060cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ce:	881b      	ldrh	r3, [r3, #0]
 80060d0:	8afa      	ldrh	r2, [r7, #22]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d3f2      	bcc.n	80060bc <pal_crypt_tls_prf_sha256+0x26>
        }
    }
}
 80060d6:	bf00      	nop
 80060d8:	371c      	adds	r7, #28
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <pal_crypt_encrypt_aes128_ccm>:

int pal_crypt_encrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  uint8_t* output, uint8_t* tag, uint16_t tag_length)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b087      	sub	sp, #28
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	60f8      	str	r0, [r7, #12]
 80060ea:	60b9      	str	r1, [r7, #8]
 80060ec:	603b      	str	r3, [r7, #0]
 80060ee:	4613      	mov	r3, r2
 80060f0:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 80060f2:	2300      	movs	r3, #0
 80060f4:	82fb      	strh	r3, [r7, #22]
 80060f6:	e00a      	b.n	800610e <pal_crypt_encrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real encryption
 80060f8:	8afb      	ldrh	r3, [r7, #22]
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	441a      	add	r2, r3
 80060fe:	8afb      	ldrh	r3, [r7, #22]
 8006100:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006102:	440b      	add	r3, r1
 8006104:	7812      	ldrb	r2, [r2, #0]
 8006106:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 8006108:	8afb      	ldrh	r3, [r7, #22]
 800610a:	3301      	adds	r3, #1
 800610c:	82fb      	strh	r3, [r7, #22]
 800610e:	8afa      	ldrh	r2, [r7, #22]
 8006110:	8c3b      	ldrh	r3, [r7, #32]
 8006112:	429a      	cmp	r2, r3
 8006114:	d3f0      	bcc.n	80060f8 <pal_crypt_encrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	371c      	adds	r7, #28
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <pal_crypt_decrypt_aes128_ccm>:
int pal_crypt_decrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  const uint8_t* tag, uint16_t tag_length,
                                  uint8_t* output)
{
 8006124:	b480      	push	{r7}
 8006126:	b087      	sub	sp, #28
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	603b      	str	r3, [r7, #0]
 8006130:	4613      	mov	r3, r2
 8006132:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 8006134:	2300      	movs	r3, #0
 8006136:	82fb      	strh	r3, [r7, #22]
 8006138:	e00a      	b.n	8006150 <pal_crypt_decrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real decryption
 800613a:	8afb      	ldrh	r3, [r7, #22]
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	441a      	add	r2, r3
 8006140:	8afb      	ldrh	r3, [r7, #22]
 8006142:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006144:	440b      	add	r3, r1
 8006146:	7812      	ldrb	r2, [r2, #0]
 8006148:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 800614a:	8afb      	ldrh	r3, [r7, #22]
 800614c:	3301      	adds	r3, #1
 800614e:	82fb      	strh	r3, [r7, #22]
 8006150:	8afa      	ldrh	r2, [r7, #22]
 8006152:	8c3b      	ldrh	r3, [r7, #32]
 8006154:	429a      	cmp	r2, r3
 8006156:	d3f0      	bcc.n	800613a <pal_crypt_decrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	371c      	adds	r7, #28
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <pal_gpio_set_high>:
#include "stm32f4xx_hal.h" // <-- change based on your STM32 series



void pal_gpio_set_high(const pal_gpio_t * p_gpio_context)
{
 8006166:	b580      	push	{r7, lr}
 8006168:	b082      	sub	sp, #8
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006176:	2201      	movs	r2, #1
 8006178:	4619      	mov	r1, r3
 800617a:	f003 fbdd 	bl	8009938 <HAL_GPIO_WritePin>
                      GPIO_PIN_SET);
}
 800617e:	bf00      	nop
 8006180:	3708      	adds	r7, #8
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <pal_gpio_set_low>:

void pal_gpio_set_low(const pal_gpio_t * p_gpio_context)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b082      	sub	sp, #8
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006196:	2200      	movs	r2, #0
 8006198:	4619      	mov	r1, r3
 800619a:	f003 fbcd 	bl	8009938 <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);
}
 800619e:	bf00      	nop
 80061a0:	3708      	adds	r7, #8
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
	...

080061a8 <pal_i2c_acquire>:

static volatile uint32_t g_entry_count = 0;
static pal_i2c_t * gp_pal_i2c_current_ctx;

static pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    if (0 == g_entry_count)
 80061b0:	4b08      	ldr	r3, [pc, #32]	@ (80061d4 <pal_i2c_acquire+0x2c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d106      	bne.n	80061c6 <pal_i2c_acquire+0x1e>
    {
        g_entry_count++;
 80061b8:	4b06      	ldr	r3, [pc, #24]	@ (80061d4 <pal_i2c_acquire+0x2c>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	3301      	adds	r3, #1
 80061be:	4a05      	ldr	r2, [pc, #20]	@ (80061d4 <pal_i2c_acquire+0x2c>)
 80061c0:	6013      	str	r3, [r2, #0]
        return PAL_STATUS_SUCCESS;
 80061c2:	2300      	movs	r3, #0
 80061c4:	e000      	b.n	80061c8 <pal_i2c_acquire+0x20>
    }
    return PAL_STATUS_FAILURE;
 80061c6:	2301      	movs	r3, #1
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	200011a4 	.word	0x200011a4

080061d8 <pal_i2c_release>:

static void pal_i2c_release(const void * p_i2c_context)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    g_entry_count = 0;
 80061e0:	4b04      	ldr	r3, [pc, #16]	@ (80061f4 <pal_i2c_release+0x1c>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	601a      	str	r2, [r3, #0]
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	200011a4 	.word	0x200011a4

080061f8 <invoke_upper_layer_callback>:

static void invoke_upper_layer_callback(const pal_i2c_t * p_pal_i2c_ctx, optiga_lib_status_t event)
{
 80061f8:	b590      	push	{r4, r7, lr}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	460b      	mov	r3, r1
 8006202:	807b      	strh	r3, [r7, #2]
    if (p_pal_i2c_ctx->upper_layer_event_handler != NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d008      	beq.n	800621e <invoke_upper_layer_callback+0x26>
    {
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	461c      	mov	r4, r3
            p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 8006216:	887a      	ldrh	r2, [r7, #2]
 8006218:	4611      	mov	r1, r2
 800621a:	4618      	mov	r0, r3
 800621c:	47a0      	blx	r4
    }
    pal_i2c_release(p_pal_i2c_ctx->p_upper_layer_ctx);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	4618      	mov	r0, r3
 8006224:	f7ff ffd8 	bl	80061d8 <pal_i2c_release>
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	bd90      	pop	{r4, r7, pc}

08006230 <pal_i2c_init>:

pal_status_t pal_i2c_init(const pal_i2c_t * p_i2c_context)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
    // Typically handled by MX or HAL init elsewhere
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 8006238:	2300      	movs	r3, #0
}
 800623a:	4618      	mov	r0, r3
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <pal_i2c_deinit>:

pal_status_t pal_i2c_deinit(const pal_i2c_t * p_i2c_context)
{
 8006246:	b480      	push	{r7}
 8006248:	b083      	sub	sp, #12
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 800624e:	2300      	movs	r3, #0
}
 8006250:	4618      	mov	r0, r3
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <pal_i2c_write>:

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length) {
 800625c:	b580      	push	{r7, lr}
 800625e:	b088      	sub	sp, #32
 8006260:	af02      	add	r7, sp, #8
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	4613      	mov	r3, r2
 8006268:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 800626a:	2301      	movs	r3, #1
 800626c:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f7ff ff9a 	bl	80061a8 <pal_i2c_acquire>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d120      	bne.n	80062bc <pal_i2c_write+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 800627a:	4a16      	ldr	r2, [pc, #88]	@ (80062d4 <pal_i2c_write+0x78>)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	b299      	uxth	r1, r3
 800628c:	88fb      	ldrh	r3, [r7, #6]
 800628e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006292:	9200      	str	r2, [sp, #0]
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	f003 fd01 	bl	8009c9c <HAL_I2C_Master_Transmit>
 800629a:	4603      	mov	r3, r0
 800629c:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 800629e:	7d7b      	ldrb	r3, [r7, #21]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d106      	bne.n	80062b2 <pal_i2c_write+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 80062a4:	2100      	movs	r1, #0
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f7ff ffa6 	bl	80061f8 <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 80062ac:	2300      	movs	r3, #0
 80062ae:	82fb      	strh	r3, [r7, #22]
 80062b0:	e00a      	b.n	80062c8 <pal_i2c_write+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 80062b2:	2101      	movs	r1, #1
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f7ff ff9f 	bl	80061f8 <invoke_upper_layer_callback>
 80062ba:	e005      	b.n	80062c8 <pal_i2c_write+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 80062bc:	2302      	movs	r3, #2
 80062be:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 80062c0:	2102      	movs	r1, #2
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f7ff ff98 	bl	80061f8 <invoke_upper_layer_callback>
    }

    return status;
 80062c8:	8afb      	ldrh	r3, [r7, #22]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	200011a8 	.word	0x200011a8

080062d8 <pal_i2c_read>:

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b088      	sub	sp, #32
 80062dc:	af02      	add	r7, sp, #8
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	4613      	mov	r3, r2
 80062e4:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 80062e6:	2301      	movs	r3, #1
 80062e8:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f7ff ff5c 	bl	80061a8 <pal_i2c_acquire>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d120      	bne.n	8006338 <pal_i2c_read+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 80062f6:	4a16      	ldr	r2, [pc, #88]	@ (8006350 <pal_i2c_read+0x78>)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	b299      	uxth	r1, r3
 8006308:	88fb      	ldrh	r3, [r7, #6]
 800630a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800630e:	9200      	str	r2, [sp, #0]
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	f003 fdc1 	bl	8009e98 <HAL_I2C_Master_Receive>
 8006316:	4603      	mov	r3, r0
 8006318:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 800631a:	7d7b      	ldrb	r3, [r7, #21]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d106      	bne.n	800632e <pal_i2c_read+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 8006320:	2100      	movs	r1, #0
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f7ff ff68 	bl	80061f8 <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 8006328:	2300      	movs	r3, #0
 800632a:	82fb      	strh	r3, [r7, #22]
 800632c:	e00a      	b.n	8006344 <pal_i2c_read+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 800632e:	2101      	movs	r1, #1
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f7ff ff61 	bl	80061f8 <invoke_upper_layer_callback>
 8006336:	e005      	b.n	8006344 <pal_i2c_read+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8006338:	2302      	movs	r3, #2
 800633a:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 800633c:	2102      	movs	r1, #2
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7ff ff5a 	bl	80061f8 <invoke_upper_layer_callback>
    }

    return status;
 8006344:	8afb      	ldrh	r3, [r7, #22]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3718      	adds	r7, #24
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	200011a8 	.word	0x200011a8

08006354 <pal_i2c_set_bitrate>:

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	460b      	mov	r3, r1
 800635e:	807b      	strh	r3, [r7, #2]
    // Not applicable for STM32 HAL  config is done via CubeMX
    (void)p_i2c_context;
    (void)bitrate;
    return PAL_STATUS_SUCCESS;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
	...

08006370 <pal_os_datastore_write>:


pal_status_t pal_os_datastore_write(uint16_t datastore_id,
                                    const uint8_t * p_buffer,
                                    uint16_t length)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	4603      	mov	r3, r0
 8006378:	6039      	str	r1, [r7, #0]
 800637a:	80fb      	strh	r3, [r7, #6]
 800637c:	4613      	mov	r3, r2
 800637e:	80bb      	strh	r3, [r7, #4]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8006380:	2301      	movs	r3, #1
 8006382:	81fb      	strh	r3, [r7, #14]
    uint8_t offset = 0;
 8006384:	2300      	movs	r3, #0
 8006386:	737b      	strb	r3, [r7, #13]

    switch(datastore_id)
 8006388:	88fb      	ldrh	r3, [r7, #6]
 800638a:	2b33      	cmp	r3, #51	@ 0x33
 800638c:	d043      	beq.n	8006416 <pal_os_datastore_write+0xa6>
 800638e:	2b33      	cmp	r3, #51	@ 0x33
 8006390:	dc5e      	bgt.n	8006450 <pal_os_datastore_write+0xe0>
 8006392:	2b11      	cmp	r3, #17
 8006394:	d002      	beq.n	800639c <pal_os_datastore_write+0x2c>
 8006396:	2b22      	cmp	r3, #34	@ 0x22
 8006398:	d020      	beq.n	80063dc <pal_os_datastore_write+0x6c>
            return_status = PAL_STATUS_SUCCESS;
            break;
        }
        default:
        {
            break;
 800639a:	e059      	b.n	8006450 <pal_os_datastore_write+0xe0>
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 800639c:	88bb      	ldrh	r3, [r7, #4]
 800639e:	2b40      	cmp	r3, #64	@ 0x40
 80063a0:	d858      	bhi.n	8006454 <pal_os_datastore_write+0xe4>
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
 80063a2:	88bb      	ldrh	r3, [r7, #4]
 80063a4:	0a1b      	lsrs	r3, r3, #8
 80063a6:	b299      	uxth	r1, r3
 80063a8:	7b7b      	ldrb	r3, [r7, #13]
 80063aa:	1c5a      	adds	r2, r3, #1
 80063ac:	737a      	strb	r2, [r7, #13]
 80063ae:	461a      	mov	r2, r3
 80063b0:	b2c9      	uxtb	r1, r1
 80063b2:	4b2b      	ldr	r3, [pc, #172]	@ (8006460 <pal_os_datastore_write+0xf0>)
 80063b4:	5499      	strb	r1, [r3, r2]
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
 80063b6:	7b7b      	ldrb	r3, [r7, #13]
 80063b8:	1c5a      	adds	r2, r3, #1
 80063ba:	737a      	strb	r2, [r7, #13]
 80063bc:	461a      	mov	r2, r3
 80063be:	88bb      	ldrh	r3, [r7, #4]
 80063c0:	b2d9      	uxtb	r1, r3
 80063c2:	4b27      	ldr	r3, [pc, #156]	@ (8006460 <pal_os_datastore_write+0xf0>)
 80063c4:	5499      	strb	r1, [r3, r2]
                memcpy(&optiga_platform_binding_shared_secret[offset], p_buffer, length);
 80063c6:	7b7b      	ldrb	r3, [r7, #13]
 80063c8:	4a25      	ldr	r2, [pc, #148]	@ (8006460 <pal_os_datastore_write+0xf0>)
 80063ca:	4413      	add	r3, r2
 80063cc:	88ba      	ldrh	r2, [r7, #4]
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f008 fdc0 	bl	800ef56 <memcpy>
                return_status = PAL_STATUS_SUCCESS;
 80063d6:	2300      	movs	r3, #0
 80063d8:	81fb      	strh	r3, [r7, #14]
            break;
 80063da:	e03b      	b.n	8006454 <pal_os_datastore_write+0xe4>
            data_store_manage_context_buffer[offset++] = (uint8_t)(length>>8);
 80063dc:	88bb      	ldrh	r3, [r7, #4]
 80063de:	0a1b      	lsrs	r3, r3, #8
 80063e0:	b299      	uxth	r1, r3
 80063e2:	7b7b      	ldrb	r3, [r7, #13]
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	737a      	strb	r2, [r7, #13]
 80063e8:	461a      	mov	r2, r3
 80063ea:	b2c9      	uxtb	r1, r1
 80063ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006464 <pal_os_datastore_write+0xf4>)
 80063ee:	5499      	strb	r1, [r3, r2]
            data_store_manage_context_buffer[offset++] = (uint8_t)(length);
 80063f0:	7b7b      	ldrb	r3, [r7, #13]
 80063f2:	1c5a      	adds	r2, r3, #1
 80063f4:	737a      	strb	r2, [r7, #13]
 80063f6:	461a      	mov	r2, r3
 80063f8:	88bb      	ldrh	r3, [r7, #4]
 80063fa:	b2d9      	uxtb	r1, r3
 80063fc:	4b19      	ldr	r3, [pc, #100]	@ (8006464 <pal_os_datastore_write+0xf4>)
 80063fe:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_manage_context_buffer[offset],p_buffer,length);
 8006400:	7b7b      	ldrb	r3, [r7, #13]
 8006402:	4a18      	ldr	r2, [pc, #96]	@ (8006464 <pal_os_datastore_write+0xf4>)
 8006404:	4413      	add	r3, r2
 8006406:	88ba      	ldrh	r2, [r7, #4]
 8006408:	6839      	ldr	r1, [r7, #0]
 800640a:	4618      	mov	r0, r3
 800640c:	f008 fda3 	bl	800ef56 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 8006410:	2300      	movs	r3, #0
 8006412:	81fb      	strh	r3, [r7, #14]
            break;
 8006414:	e01f      	b.n	8006456 <pal_os_datastore_write+0xe6>
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 8006416:	88bb      	ldrh	r3, [r7, #4]
 8006418:	0a1b      	lsrs	r3, r3, #8
 800641a:	b299      	uxth	r1, r3
 800641c:	7b7b      	ldrb	r3, [r7, #13]
 800641e:	1c5a      	adds	r2, r3, #1
 8006420:	737a      	strb	r2, [r7, #13]
 8006422:	461a      	mov	r2, r3
 8006424:	b2c9      	uxtb	r1, r1
 8006426:	4b10      	ldr	r3, [pc, #64]	@ (8006468 <pal_os_datastore_write+0xf8>)
 8006428:	5499      	strb	r1, [r3, r2]
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
 800642a:	7b7b      	ldrb	r3, [r7, #13]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	737a      	strb	r2, [r7, #13]
 8006430:	461a      	mov	r2, r3
 8006432:	88bb      	ldrh	r3, [r7, #4]
 8006434:	b2d9      	uxtb	r1, r3
 8006436:	4b0c      	ldr	r3, [pc, #48]	@ (8006468 <pal_os_datastore_write+0xf8>)
 8006438:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_app_context_buffer[offset],p_buffer,length);
 800643a:	7b7b      	ldrb	r3, [r7, #13]
 800643c:	4a0a      	ldr	r2, [pc, #40]	@ (8006468 <pal_os_datastore_write+0xf8>)
 800643e:	4413      	add	r3, r2
 8006440:	88ba      	ldrh	r2, [r7, #4]
 8006442:	6839      	ldr	r1, [r7, #0]
 8006444:	4618      	mov	r0, r3
 8006446:	f008 fd86 	bl	800ef56 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 800644a:	2300      	movs	r3, #0
 800644c:	81fb      	strh	r3, [r7, #14]
            break;
 800644e:	e002      	b.n	8006456 <pal_os_datastore_write+0xe6>
            break;
 8006450:	bf00      	nop
 8006452:	e000      	b.n	8006456 <pal_os_datastore_write+0xe6>
            break;
 8006454:	bf00      	nop
        }
    }
    return return_status;
 8006456:	89fb      	ldrh	r3, [r7, #14]
}
 8006458:	4618      	mov	r0, r3
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	20000510 	.word	0x20000510
 8006464:	200011ac 	.word	0x200011ac
 8006468:	200011f0 	.word	0x200011f0

0800646c <pal_os_datastore_read>:


pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b086      	sub	sp, #24
 8006470:	af00      	add	r7, sp, #0
 8006472:	4603      	mov	r3, r0
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
 8006478:	81fb      	strh	r3, [r7, #14]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 800647a:	2301      	movs	r3, #1
 800647c:	82fb      	strh	r3, [r7, #22]
    uint16_t data_length;
    uint8_t offset = 0;
 800647e:	2300      	movs	r3, #0
 8006480:	757b      	strb	r3, [r7, #21]

    switch(datastore_id)
 8006482:	89fb      	ldrh	r3, [r7, #14]
 8006484:	2b33      	cmp	r3, #51	@ 0x33
 8006486:	d049      	beq.n	800651c <pal_os_datastore_read+0xb0>
 8006488:	2b33      	cmp	r3, #51	@ 0x33
 800648a:	dc67      	bgt.n	800655c <pal_os_datastore_read+0xf0>
 800648c:	2b11      	cmp	r3, #17
 800648e:	d002      	beq.n	8006496 <pal_os_datastore_read+0x2a>
 8006490:	2b22      	cmp	r3, #34	@ 0x22
 8006492:	d023      	beq.n	80064dc <pal_os_datastore_read+0x70>
 8006494:	e062      	b.n	800655c <pal_os_datastore_read+0xf0>
            // This has to be enhanced by user only,
            // if the platform binding shared secret is stored in non-volatile 
            // memory with a specific location and not as a context segment 
            // else updating the share secret content is good enough.

            data_length = (uint16_t) (optiga_platform_binding_shared_secret[offset++] << 8);
 8006496:	7d7b      	ldrb	r3, [r7, #21]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	757a      	strb	r2, [r7, #21]
 800649c:	461a      	mov	r2, r3
 800649e:	4b34      	ldr	r3, [pc, #208]	@ (8006570 <pal_os_datastore_read+0x104>)
 80064a0:	5c9b      	ldrb	r3, [r3, r2]
 80064a2:	021b      	lsls	r3, r3, #8
 80064a4:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(optiga_platform_binding_shared_secret[offset++]);
 80064a6:	7d7b      	ldrb	r3, [r7, #21]
 80064a8:	1c5a      	adds	r2, r3, #1
 80064aa:	757a      	strb	r2, [r7, #21]
 80064ac:	461a      	mov	r2, r3
 80064ae:	4b30      	ldr	r3, [pc, #192]	@ (8006570 <pal_os_datastore_read+0x104>)
 80064b0:	5c9b      	ldrb	r3, [r3, r2]
 80064b2:	461a      	mov	r2, r3
 80064b4:	8a7b      	ldrh	r3, [r7, #18]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	827b      	strh	r3, [r7, #18]
            if (data_length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 80064ba:	8a7b      	ldrh	r3, [r7, #18]
 80064bc:	2b40      	cmp	r3, #64	@ 0x40
 80064be:	d851      	bhi.n	8006564 <pal_os_datastore_read+0xf8>
            {
                memcpy(p_buffer,&optiga_platform_binding_shared_secret[offset], data_length);
 80064c0:	7d7b      	ldrb	r3, [r7, #21]
 80064c2:	4a2b      	ldr	r2, [pc, #172]	@ (8006570 <pal_os_datastore_read+0x104>)
 80064c4:	4413      	add	r3, r2
 80064c6:	8a7a      	ldrh	r2, [r7, #18]
 80064c8:	4619      	mov	r1, r3
 80064ca:	68b8      	ldr	r0, [r7, #8]
 80064cc:	f008 fd43 	bl	800ef56 <memcpy>
                *p_buffer_length = data_length;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	8a7a      	ldrh	r2, [r7, #18]
 80064d4:	801a      	strh	r2, [r3, #0]
                return_status = PAL_STATUS_SUCCESS;
 80064d6:	2300      	movs	r3, #0
 80064d8:	82fb      	strh	r3, [r7, #22]
            }
            break;
 80064da:	e043      	b.n	8006564 <pal_os_datastore_read+0xf8>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if manage context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_manage_context_buffer[offset++] << 8);
 80064dc:	7d7b      	ldrb	r3, [r7, #21]
 80064de:	1c5a      	adds	r2, r3, #1
 80064e0:	757a      	strb	r2, [r7, #21]
 80064e2:	461a      	mov	r2, r3
 80064e4:	4b23      	ldr	r3, [pc, #140]	@ (8006574 <pal_os_datastore_read+0x108>)
 80064e6:	5c9b      	ldrb	r3, [r3, r2]
 80064e8:	021b      	lsls	r3, r3, #8
 80064ea:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_manage_context_buffer[offset++]);
 80064ec:	7d7b      	ldrb	r3, [r7, #21]
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	757a      	strb	r2, [r7, #21]
 80064f2:	461a      	mov	r2, r3
 80064f4:	4b1f      	ldr	r3, [pc, #124]	@ (8006574 <pal_os_datastore_read+0x108>)
 80064f6:	5c9b      	ldrb	r3, [r3, r2]
 80064f8:	461a      	mov	r2, r3
 80064fa:	8a7b      	ldrh	r3, [r7, #18]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_manage_context_buffer[offset], data_length);
 8006500:	7d7b      	ldrb	r3, [r7, #21]
 8006502:	4a1c      	ldr	r2, [pc, #112]	@ (8006574 <pal_os_datastore_read+0x108>)
 8006504:	4413      	add	r3, r2
 8006506:	8a7a      	ldrh	r2, [r7, #18]
 8006508:	4619      	mov	r1, r3
 800650a:	68b8      	ldr	r0, [r7, #8]
 800650c:	f008 fd23 	bl	800ef56 <memcpy>
            *p_buffer_length = data_length;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	8a7a      	ldrh	r2, [r7, #18]
 8006514:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 8006516:	2300      	movs	r3, #0
 8006518:	82fb      	strh	r3, [r7, #22]
            break;
 800651a:	e024      	b.n	8006566 <pal_os_datastore_read+0xfa>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if application context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_app_context_buffer[offset++] << 8);
 800651c:	7d7b      	ldrb	r3, [r7, #21]
 800651e:	1c5a      	adds	r2, r3, #1
 8006520:	757a      	strb	r2, [r7, #21]
 8006522:	461a      	mov	r2, r3
 8006524:	4b14      	ldr	r3, [pc, #80]	@ (8006578 <pal_os_datastore_read+0x10c>)
 8006526:	5c9b      	ldrb	r3, [r3, r2]
 8006528:	021b      	lsls	r3, r3, #8
 800652a:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_app_context_buffer[offset++]);
 800652c:	7d7b      	ldrb	r3, [r7, #21]
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	757a      	strb	r2, [r7, #21]
 8006532:	461a      	mov	r2, r3
 8006534:	4b10      	ldr	r3, [pc, #64]	@ (8006578 <pal_os_datastore_read+0x10c>)
 8006536:	5c9b      	ldrb	r3, [r3, r2]
 8006538:	461a      	mov	r2, r3
 800653a:	8a7b      	ldrh	r3, [r7, #18]
 800653c:	4313      	orrs	r3, r2
 800653e:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_app_context_buffer[offset], data_length);
 8006540:	7d7b      	ldrb	r3, [r7, #21]
 8006542:	4a0d      	ldr	r2, [pc, #52]	@ (8006578 <pal_os_datastore_read+0x10c>)
 8006544:	4413      	add	r3, r2
 8006546:	8a7a      	ldrh	r2, [r7, #18]
 8006548:	4619      	mov	r1, r3
 800654a:	68b8      	ldr	r0, [r7, #8]
 800654c:	f008 fd03 	bl	800ef56 <memcpy>
            *p_buffer_length = data_length;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	8a7a      	ldrh	r2, [r7, #18]
 8006554:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 8006556:	2300      	movs	r3, #0
 8006558:	82fb      	strh	r3, [r7, #22]
            break;
 800655a:	e004      	b.n	8006566 <pal_os_datastore_read+0xfa>
        }
        default:
        {
            *p_buffer_length = 0;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	801a      	strh	r2, [r3, #0]
            break;
 8006562:	e000      	b.n	8006566 <pal_os_datastore_read+0xfa>
            break;
 8006564:	bf00      	nop
        }
    }

    return return_status;
 8006566:	8afb      	ldrh	r3, [r7, #22]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	20000510 	.word	0x20000510
 8006574:	200011ac 	.word	0x200011ac
 8006578:	200011f0 	.word	0x200011f0

0800657c <pal_os_event_start>:
static pal_os_event_t pal_os_event_0 = {0};
static uint32_t timer_expiry = 0;
static uint8_t timer_running = 0;

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]
    if (0 == p_pal_os_event->is_event_triggered)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	7a1b      	ldrb	r3, [r3, #8]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d109      	bne.n	80065a4 <pal_os_event_start+0x28>
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2201      	movs	r2, #1
 8006594:	721a      	strb	r2, [r3, #8]
        pal_os_event_register_callback_oneshot(p_pal_os_event,callback,callback_args,1000);
 8006596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f000 f82a 	bl	80065f8 <pal_os_event_register_callback_oneshot>
    }
}
 80065a4:	bf00      	nop
 80065a6:	3710      	adds	r7, #16
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <pal_os_event_stop>:

void pal_os_event_stop(pal_os_event_t * p_pal_os_event)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
    p_pal_os_event->is_event_triggered = 0;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	721a      	strb	r2, [r3, #8]
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
	...

080065c8 <pal_os_event_create>:

pal_os_event_t * pal_os_event_create(register_callback callback, void * callback_args)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
    if (( NULL != callback )&&( NULL != callback_args ))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d007      	beq.n	80065e8 <pal_os_event_create+0x20>
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d004      	beq.n	80065e8 <pal_os_event_create+0x20>
    {
        pal_os_event_start(&pal_os_event_0,callback,callback_args);
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	6879      	ldr	r1, [r7, #4]
 80065e2:	4804      	ldr	r0, [pc, #16]	@ (80065f4 <pal_os_event_create+0x2c>)
 80065e4:	f7ff ffca 	bl	800657c <pal_os_event_start>
    }
    return (&pal_os_event_0);
 80065e8:	4b02      	ldr	r3, [pc, #8]	@ (80065f4 <pal_os_event_create+0x2c>)
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3708      	adds	r7, #8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	200011fc 	.word	0x200011fc

080065f8 <pal_os_event_register_callback_oneshot>:

void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                            register_callback callback,
                                            void* callback_args,
                                            uint32_t time_us)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
 8006604:	603b      	str	r3, [r7, #0]
    // Convert microseconds to milliseconds
    uint32_t time_ms = time_us / 1000;
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	4a0d      	ldr	r2, [pc, #52]	@ (8006640 <pal_os_event_register_callback_oneshot+0x48>)
 800660a:	fba2 2303 	umull	r2, r3, r2, r3
 800660e:	099b      	lsrs	r3, r3, #6
 8006610:	617b      	str	r3, [r7, #20]

    p_pal_os_event->callback_registered = callback;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	615a      	str	r2, [r3, #20]
    p_pal_os_event->callback_ctx = callback_args;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	601a      	str	r2, [r3, #0]

    timer_expiry = HAL_GetTick() + time_ms;
 800661e:	f002 fb0f 	bl	8008c40 <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	4413      	add	r3, r2
 8006628:	4a06      	ldr	r2, [pc, #24]	@ (8006644 <pal_os_event_register_callback_oneshot+0x4c>)
 800662a:	6013      	str	r3, [r2, #0]
    timer_running = 1;
 800662c:	4b06      	ldr	r3, [pc, #24]	@ (8006648 <pal_os_event_register_callback_oneshot+0x50>)
 800662e:	2201      	movs	r2, #1
 8006630:	701a      	strb	r2, [r3, #0]

    // Start TIM2 interrupt if not already started
    HAL_TIM_Base_Start_IT(&htim2);
 8006632:	4806      	ldr	r0, [pc, #24]	@ (800664c <pal_os_event_register_callback_oneshot+0x54>)
 8006634:	f006 fd9c 	bl	800d170 <HAL_TIM_Base_Start_IT>
}
 8006638:	bf00      	nop
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	10624dd3 	.word	0x10624dd3
 8006644:	20001214 	.word	0x20001214
 8006648:	20001218 	.word	0x20001218
 800664c:	20000a84 	.word	0x20000a84

08006650 <pal_os_event_trigger_registered_callback>:

void pal_os_event_trigger_registered_callback(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
    if (pal_os_event_0.callback_registered)
 8006656:	4b0d      	ldr	r3, [pc, #52]	@ (800668c <pal_os_event_trigger_registered_callback+0x3c>)
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d011      	beq.n	8006682 <pal_os_event_trigger_registered_callback+0x32>
    {
        register_callback cb = pal_os_event_0.callback_registered;
 800665e:	4b0b      	ldr	r3, [pc, #44]	@ (800668c <pal_os_event_trigger_registered_callback+0x3c>)
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	607b      	str	r3, [r7, #4]
        void* ctx = pal_os_event_0.callback_ctx;
 8006664:	4b09      	ldr	r3, [pc, #36]	@ (800668c <pal_os_event_trigger_registered_callback+0x3c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	603b      	str	r3, [r7, #0]

        // Clear timer and reset state
        pal_os_event_0.callback_registered = NULL;
 800666a:	4b08      	ldr	r3, [pc, #32]	@ (800668c <pal_os_event_trigger_registered_callback+0x3c>)
 800666c:	2200      	movs	r2, #0
 800666e:	615a      	str	r2, [r3, #20]
        pal_os_event_0.callback_ctx = NULL;
 8006670:	4b06      	ldr	r3, [pc, #24]	@ (800668c <pal_os_event_trigger_registered_callback+0x3c>)
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]
        timer_running = 0;
 8006676:	4b06      	ldr	r3, [pc, #24]	@ (8006690 <pal_os_event_trigger_registered_callback+0x40>)
 8006678:	2200      	movs	r2, #0
 800667a:	701a      	strb	r2, [r3, #0]

        cb(ctx);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6838      	ldr	r0, [r7, #0]
 8006680:	4798      	blx	r3
    }
}
 8006682:	bf00      	nop
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	200011fc 	.word	0x200011fc
 8006690:	20001218 	.word	0x20001218

08006694 <pal_os_event_timer_tick>:

// This function should be called periodically from TIM2 ISR
void pal_os_event_timer_tick(void)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	af00      	add	r7, sp, #0
    if (timer_running && (HAL_GetTick() >= timer_expiry))
 8006698:	4b07      	ldr	r3, [pc, #28]	@ (80066b8 <pal_os_event_timer_tick+0x24>)
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d008      	beq.n	80066b2 <pal_os_event_timer_tick+0x1e>
 80066a0:	f002 face 	bl	8008c40 <HAL_GetTick>
 80066a4:	4602      	mov	r2, r0
 80066a6:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <pal_os_event_timer_tick+0x28>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d301      	bcc.n	80066b2 <pal_os_event_timer_tick+0x1e>
    {
        pal_os_event_trigger_registered_callback();
 80066ae:	f7ff ffcf 	bl	8006650 <pal_os_event_trigger_registered_callback>
    }
}
 80066b2:	bf00      	nop
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	20001218 	.word	0x20001218
 80066bc:	20001214 	.word	0x20001214

080066c0 <pal_os_lock_enter_critical_section>:
        p_lock->lock--;
    }
}

void pal_os_lock_enter_critical_section()
{
 80066c0:	b480      	push	{r7}
 80066c2:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section entry
}
 80066c4:	bf00      	nop
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <pal_os_lock_exit_critical_section>:

void pal_os_lock_exit_critical_section()
{
 80066ce:	b480      	push	{r7}
 80066d0:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section exit
}
 80066d2:	bf00      	nop
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <pal_os_calloc>:
{
    return malloc(block_size);
}

void * pal_os_calloc(uint32_t number_of_blocks , uint32_t block_size)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
    return calloc(number_of_blocks, block_size);
 80066e6:	6839      	ldr	r1, [r7, #0]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f008 f9d3 	bl	800ea94 <calloc>
 80066ee:	4603      	mov	r3, r0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3708      	adds	r7, #8
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <pal_os_free>:

void pal_os_free(void * block)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
    free(block);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f008 f9e3 	bl	800eacc <free>
}
 8006706:	bf00      	nop
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <pal_os_memcpy>:

void pal_os_memcpy(void * p_destination, const void * p_source, uint32_t size)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
    memcpy(p_destination, p_source, size);
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	68b9      	ldr	r1, [r7, #8]
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f008 fc19 	bl	800ef56 <memcpy>
}
 8006724:	bf00      	nop
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <pal_os_memset>:

void pal_os_memset(void * p_buffer, uint32_t value, uint32_t size)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
    // Since memset takes int for value and sets byte-wise, cast to unsigned char
    memset(p_buffer, (unsigned char)value, size);
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	b2db      	uxtb	r3, r3
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	4619      	mov	r1, r3
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f008 fbc3 	bl	800eecc <memset>
}
 8006746:	bf00      	nop
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}

0800674e <pal_os_timer_get_time_in_milliseconds>:
#include "optiga/pal/pal_os_timer.h"
#include "stm32f4xx_hal.h"

// Uses HAL_GetTick() (1ms resolution based on SysTick)
uint32_t pal_os_timer_get_time_in_milliseconds(void)
{
 800674e:	b580      	push	{r7, lr}
 8006750:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // SysTick provides time since HAL_Init()
 8006752:	f002 fa75 	bl	8008c40 <HAL_GetTick>
 8006756:	4603      	mov	r3, r0
}
 8006758:	4618      	mov	r0, r3
 800675a:	bd80      	pop	{r7, pc}

0800675c <pal_os_timer_get_time_in_microseconds>:
{
    HAL_Delay(milliseconds);  // Blocking delay
}

uint32_t pal_os_timer_get_time_in_microseconds(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	af00      	add	r7, sp, #0
    // HAL tick is in ms, convert to s (multiply by 1000)
    return ((uint64_t)HAL_GetTick()) * 1000;
 8006760:	f002 fa6e 	bl	8008c40 <HAL_GetTick>
 8006764:	4603      	mov	r3, r0
 8006766:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800676a:	fb02 f303 	mul.w	r3, r2, r3
}
 800676e:	4618      	mov	r0, r3
 8006770:	bd80      	pop	{r7, pc}

08006772 <mbedtls_sha256_init>:
    (b)[(i) + 3] = (unsigned char) ( (n)       );       \
} while( 0 )
#endif

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b082      	sub	sp, #8
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
 800677a:	226c      	movs	r2, #108	@ 0x6c
 800677c:	2100      	movs	r1, #0
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f008 fba4 	bl	800eecc <memset>
}
 8006784:	bf00      	nop
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <mbedtls_sha256_starts_ret>:

/*
 * SHA-256 context setup
 */
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
    ctx->total[1] = 0;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	605a      	str	r2, [r3, #4]

    if( is224 == 0 )
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d118      	bne.n	80067da <mbedtls_sha256_starts_ret+0x4e>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a1d      	ldr	r2, [pc, #116]	@ (8006820 <mbedtls_sha256_starts_ret+0x94>)
 80067ac:	609a      	str	r2, [r3, #8]
        ctx->state[1] = 0xBB67AE85;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006824 <mbedtls_sha256_starts_ret+0x98>)
 80067b2:	60da      	str	r2, [r3, #12]
        ctx->state[2] = 0x3C6EF372;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006828 <mbedtls_sha256_starts_ret+0x9c>)
 80067b8:	611a      	str	r2, [r3, #16]
        ctx->state[3] = 0xA54FF53A;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a1b      	ldr	r2, [pc, #108]	@ (800682c <mbedtls_sha256_starts_ret+0xa0>)
 80067be:	615a      	str	r2, [r3, #20]
        ctx->state[4] = 0x510E527F;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a1b      	ldr	r2, [pc, #108]	@ (8006830 <mbedtls_sha256_starts_ret+0xa4>)
 80067c4:	619a      	str	r2, [r3, #24]
        ctx->state[5] = 0x9B05688C;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006834 <mbedtls_sha256_starts_ret+0xa8>)
 80067ca:	61da      	str	r2, [r3, #28]
        ctx->state[6] = 0x1F83D9AB;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a1a      	ldr	r2, [pc, #104]	@ (8006838 <mbedtls_sha256_starts_ret+0xac>)
 80067d0:	621a      	str	r2, [r3, #32]
        ctx->state[7] = 0x5BE0CD19;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a19      	ldr	r2, [pc, #100]	@ (800683c <mbedtls_sha256_starts_ret+0xb0>)
 80067d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80067d8:	e017      	b.n	800680a <mbedtls_sha256_starts_ret+0x7e>
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a18      	ldr	r2, [pc, #96]	@ (8006840 <mbedtls_sha256_starts_ret+0xb4>)
 80067de:	609a      	str	r2, [r3, #8]
        ctx->state[1] = 0x367CD507;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a18      	ldr	r2, [pc, #96]	@ (8006844 <mbedtls_sha256_starts_ret+0xb8>)
 80067e4:	60da      	str	r2, [r3, #12]
        ctx->state[2] = 0x3070DD17;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a17      	ldr	r2, [pc, #92]	@ (8006848 <mbedtls_sha256_starts_ret+0xbc>)
 80067ea:	611a      	str	r2, [r3, #16]
        ctx->state[3] = 0xF70E5939;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a17      	ldr	r2, [pc, #92]	@ (800684c <mbedtls_sha256_starts_ret+0xc0>)
 80067f0:	615a      	str	r2, [r3, #20]
        ctx->state[4] = 0xFFC00B31;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a16      	ldr	r2, [pc, #88]	@ (8006850 <mbedtls_sha256_starts_ret+0xc4>)
 80067f6:	619a      	str	r2, [r3, #24]
        ctx->state[5] = 0x68581511;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a16      	ldr	r2, [pc, #88]	@ (8006854 <mbedtls_sha256_starts_ret+0xc8>)
 80067fc:	61da      	str	r2, [r3, #28]
        ctx->state[6] = 0x64F98FA7;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a15      	ldr	r2, [pc, #84]	@ (8006858 <mbedtls_sha256_starts_ret+0xcc>)
 8006802:	621a      	str	r2, [r3, #32]
        ctx->state[7] = 0xBEFA4FA4;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a15      	ldr	r2, [pc, #84]	@ (800685c <mbedtls_sha256_starts_ret+0xd0>)
 8006808:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    ctx->is224 = is224;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	669a      	str	r2, [r3, #104]	@ 0x68

    return( 0 );
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	6a09e667 	.word	0x6a09e667
 8006824:	bb67ae85 	.word	0xbb67ae85
 8006828:	3c6ef372 	.word	0x3c6ef372
 800682c:	a54ff53a 	.word	0xa54ff53a
 8006830:	510e527f 	.word	0x510e527f
 8006834:	9b05688c 	.word	0x9b05688c
 8006838:	1f83d9ab 	.word	0x1f83d9ab
 800683c:	5be0cd19 	.word	0x5be0cd19
 8006840:	c1059ed8 	.word	0xc1059ed8
 8006844:	367cd507 	.word	0x367cd507
 8006848:	3070dd17 	.word	0x3070dd17
 800684c:	f70e5939 	.word	0xf70e5939
 8006850:	ffc00b31 	.word	0xffc00b31
 8006854:	68581511 	.word	0x68581511
 8006858:	64f98fa7 	.word	0x64f98fa7
 800685c:	befa4fa4 	.word	0xbefa4fa4

08006860 <mbedtls_internal_sha256_process>:
    d += temp1; h = temp1 + temp2;              \
}

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
 8006860:	b490      	push	{r4, r7}
 8006862:	b0ce      	sub	sp, #312	@ 0x138
 8006864:	af00      	add	r7, sp, #0
 8006866:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800686a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800686e:	6018      	str	r0, [r3, #0]
 8006870:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006874:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006878:	6019      	str	r1, [r3, #0]
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
 800687a:	2300      	movs	r3, #0
 800687c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8006880:	e016      	b.n	80068b0 <mbedtls_internal_sha256_process+0x50>
        A[i] = ctx->state[i];
 8006882:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006886:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8006890:	3202      	adds	r2, #2
 8006892:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006896:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800689a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800689e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80068a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( i = 0; i < 8; i++ )
 80068a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80068aa:	3301      	adds	r3, #1
 80068ac:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80068b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80068b4:	2b07      	cmp	r3, #7
 80068b6:	d9e4      	bls.n	8006882 <mbedtls_internal_sha256_process+0x22>

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
 80068b8:	2300      	movs	r3, #0
 80068ba:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80068be:	e03e      	b.n	800693e <mbedtls_internal_sha256_process+0xde>
        GET_UINT32_BE( W[i], data, 4 * i );
 80068c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80068ca:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	4413      	add	r3, r2
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	061a      	lsls	r2, r3, #24
 80068d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	3301      	adds	r3, #1
 80068de:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80068e2:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80068e6:	6809      	ldr	r1, [r1, #0]
 80068e8:	440b      	add	r3, r1
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	041b      	lsls	r3, r3, #16
 80068ee:	431a      	orrs	r2, r3
 80068f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	3302      	adds	r3, #2
 80068f8:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80068fc:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8006900:	6809      	ldr	r1, [r1, #0]
 8006902:	440b      	add	r3, r1
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	021b      	lsls	r3, r3, #8
 8006908:	4313      	orrs	r3, r2
 800690a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800690e:	0092      	lsls	r2, r2, #2
 8006910:	3203      	adds	r2, #3
 8006912:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8006916:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800691a:	6809      	ldr	r1, [r1, #0]
 800691c:	440a      	add	r2, r1
 800691e:	7812      	ldrb	r2, [r2, #0]
 8006920:	ea43 0102 	orr.w	r1, r3, r2
 8006924:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006928:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800692c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8006930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( i = 0; i < 16; i++ )
 8006934:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006938:	3301      	adds	r3, #1
 800693a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800693e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006942:	2b0f      	cmp	r3, #15
 8006944:	d9bc      	bls.n	80068c0 <mbedtls_internal_sha256_process+0x60>

    for( i = 0; i < 16; i += 8 )
 8006946:	2300      	movs	r3, #0
 8006948:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800694c:	f000 bcba 	b.w	80072c4 <mbedtls_internal_sha256_process+0xa64>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i+0], K[i+0] );
 8006950:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006954:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006958:	69da      	ldr	r2, [r3, #28]
 800695a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800695e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8006968:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800696c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8006976:	4059      	eors	r1, r3
 8006978:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800697c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	ea4f 6373 	mov.w	r3, r3, ror #25
 8006986:	404b      	eors	r3, r1
 8006988:	441a      	add	r2, r3
 800698a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800698e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006992:	6999      	ldr	r1, [r3, #24]
 8006994:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006998:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800699c:	6918      	ldr	r0, [r3, #16]
 800699e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80069a2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80069a6:	695c      	ldr	r4, [r3, #20]
 80069a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80069ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	4063      	eors	r3, r4
 80069b4:	4003      	ands	r3, r0
 80069b6:	404b      	eors	r3, r1
 80069b8:	441a      	add	r2, r3
 80069ba:	49e0      	ldr	r1, [pc, #896]	@ (8006d3c <mbedtls_internal_sha256_process+0x4dc>)
 80069bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80069c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80069c4:	441a      	add	r2, r3
 80069c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80069ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80069ce:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 80069d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80069d6:	4413      	add	r3, r2
 80069d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80069dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80069e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80069ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80069ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	ea4f 3373 	mov.w	r3, r3, ror #13
 80069f8:	405a      	eors	r2, r3
 80069fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80069fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8006a08:	405a      	eors	r2, r3
 8006a0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a12:	6819      	ldr	r1, [r3, #0]
 8006a14:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a18:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	4019      	ands	r1, r3
 8006a20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a28:	6898      	ldr	r0, [r3, #8]
 8006a2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a32:	681c      	ldr	r4, [r3, #0]
 8006a34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	4323      	orrs	r3, r4
 8006a40:	4003      	ands	r3, r0
 8006a42:	430b      	orrs	r3, r1
 8006a44:	4413      	add	r3, r2
 8006a46:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006a4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006a58:	441a      	add	r2, r3
 8006a5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a62:	60da      	str	r2, [r3, #12]
 8006a64:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006a68:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006a6c:	441a      	add	r2, r3
 8006a6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a72:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a76:	61da      	str	r2, [r3, #28]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i+1], K[i+1] );
 8006a78:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a7c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a80:	699a      	ldr	r2, [r3, #24]
 8006a82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a86:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8006a90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006a94:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8006a9e:	4059      	eors	r1, r3
 8006aa0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006aa4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	ea4f 6373 	mov.w	r3, r3, ror #25
 8006aae:	404b      	eors	r3, r1
 8006ab0:	441a      	add	r2, r3
 8006ab2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ab6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006aba:	6959      	ldr	r1, [r3, #20]
 8006abc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ac0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ac4:	68d8      	ldr	r0, [r3, #12]
 8006ac6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006aca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ace:	691c      	ldr	r4, [r3, #16]
 8006ad0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ad4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	4063      	eors	r3, r4
 8006adc:	4003      	ands	r3, r0
 8006ade:	404b      	eors	r3, r1
 8006ae0:	441a      	add	r2, r3
 8006ae2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	4994      	ldr	r1, [pc, #592]	@ (8006d3c <mbedtls_internal_sha256_process+0x4dc>)
 8006aea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006aee:	441a      	add	r2, r3
 8006af0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006af4:	1c59      	adds	r1, r3, #1
 8006af6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006afa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006afe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006b02:	4413      	add	r3, r2
 8006b04:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006b08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b10:	69db      	ldr	r3, [r3, #28]
 8006b12:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8006b16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b1a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	ea4f 3373 	mov.w	r3, r3, ror #13
 8006b24:	405a      	eors	r2, r3
 8006b26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8006b34:	405a      	eors	r2, r3
 8006b36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b3e:	69d9      	ldr	r1, [r3, #28]
 8006b40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4019      	ands	r1, r3
 8006b4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b54:	6858      	ldr	r0, [r3, #4]
 8006b56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b5e:	69dc      	ldr	r4, [r3, #28]
 8006b60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4323      	orrs	r3, r4
 8006b6c:	4003      	ands	r3, r0
 8006b6e:	430b      	orrs	r3, r1
 8006b70:	4413      	add	r3, r2
 8006b72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006b76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b7e:	689a      	ldr	r2, [r3, #8]
 8006b80:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006b84:	441a      	add	r2, r3
 8006b86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b8a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006b8e:	609a      	str	r2, [r3, #8]
 8006b90:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006b94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006b98:	441a      	add	r2, r3
 8006b9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006b9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ba2:	619a      	str	r2, [r3, #24]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
 8006ba4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ba8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006bac:	695a      	ldr	r2, [r3, #20]
 8006bae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bb2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8006bbc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bc0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8006bca:	4059      	eors	r1, r3
 8006bcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	ea4f 6373 	mov.w	r3, r3, ror #25
 8006bda:	404b      	eors	r3, r1
 8006bdc:	441a      	add	r2, r3
 8006bde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006be2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006be6:	6919      	ldr	r1, [r3, #16]
 8006be8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006bf0:	6898      	ldr	r0, [r3, #8]
 8006bf2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006bf6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006bfa:	68dc      	ldr	r4, [r3, #12]
 8006bfc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	4063      	eors	r3, r4
 8006c08:	4003      	ands	r3, r0
 8006c0a:	404b      	eors	r3, r1
 8006c0c:	441a      	add	r2, r3
 8006c0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006c12:	3302      	adds	r3, #2
 8006c14:	4949      	ldr	r1, [pc, #292]	@ (8006d3c <mbedtls_internal_sha256_process+0x4dc>)
 8006c16:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c1a:	441a      	add	r2, r3
 8006c1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006c20:	1c99      	adds	r1, r3, #2
 8006c22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006c2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c2e:	4413      	add	r3, r2
 8006c30:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006c34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8006c42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c46:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	ea4f 3373 	mov.w	r3, r3, ror #13
 8006c50:	405a      	eors	r2, r3
 8006c52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c56:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8006c60:	405a      	eors	r2, r3
 8006c62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c66:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c6a:	6999      	ldr	r1, [r3, #24]
 8006c6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c70:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	4019      	ands	r1, r3
 8006c78:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c7c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c80:	6818      	ldr	r0, [r3, #0]
 8006c82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c86:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c8a:	699c      	ldr	r4, [r3, #24]
 8006c8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006c90:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006c94:	69db      	ldr	r3, [r3, #28]
 8006c96:	4323      	orrs	r3, r4
 8006c98:	4003      	ands	r3, r0
 8006c9a:	430b      	orrs	r3, r1
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006ca2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ca6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006cb0:	441a      	add	r2, r3
 8006cb2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006cb6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006cba:	605a      	str	r2, [r3, #4]
 8006cbc:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006cc0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006cc4:	441a      	add	r2, r3
 8006cc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006cca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006cce:	615a      	str	r2, [r3, #20]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
 8006cd0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006cd4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006cd8:	691a      	ldr	r2, [r3, #16]
 8006cda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006cde:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8006ce8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006cec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8006cf6:	4059      	eors	r1, r3
 8006cf8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006cfc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	ea4f 6373 	mov.w	r3, r3, ror #25
 8006d06:	404b      	eors	r3, r1
 8006d08:	441a      	add	r2, r3
 8006d0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d12:	68d9      	ldr	r1, [r3, #12]
 8006d14:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d18:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d1c:	6858      	ldr	r0, [r3, #4]
 8006d1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d22:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d26:	689c      	ldr	r4, [r3, #8]
 8006d28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	4063      	eors	r3, r4
 8006d34:	4003      	ands	r3, r0
 8006d36:	404b      	eors	r3, r1
 8006d38:	441a      	add	r2, r3
 8006d3a:	e001      	b.n	8006d40 <mbedtls_internal_sha256_process+0x4e0>
 8006d3c:	0800fee4 	.word	0x0800fee4
 8006d40:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006d44:	3303      	adds	r3, #3
 8006d46:	49e0      	ldr	r1, [pc, #896]	@ (80070c8 <mbedtls_internal_sha256_process+0x868>)
 8006d48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d4c:	441a      	add	r2, r3
 8006d4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006d52:	1cd9      	adds	r1, r3, #3
 8006d54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d58:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006d5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006d60:	4413      	add	r3, r2
 8006d62:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006d66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d6a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8006d74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d78:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	ea4f 3373 	mov.w	r3, r3, ror #13
 8006d82:	405a      	eors	r2, r3
 8006d84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d88:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8006d92:	405a      	eors	r2, r3
 8006d94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006d98:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006d9c:	6959      	ldr	r1, [r3, #20]
 8006d9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006da2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	4019      	ands	r1, r3
 8006daa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006dae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006db2:	69d8      	ldr	r0, [r3, #28]
 8006db4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006db8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006dbc:	695c      	ldr	r4, [r3, #20]
 8006dbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006dc2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006dc6:	699b      	ldr	r3, [r3, #24]
 8006dc8:	4323      	orrs	r3, r4
 8006dca:	4003      	ands	r3, r0
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	4413      	add	r3, r2
 8006dd0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006dd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006dd8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006de2:	441a      	add	r2, r3
 8006de4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006de8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006dec:	601a      	str	r2, [r3, #0]
 8006dee:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006df2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006df6:	441a      	add	r2, r3
 8006df8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006dfc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e00:	611a      	str	r2, [r3, #16]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
 8006e02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e06:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e0a:	68da      	ldr	r2, [r3, #12]
 8006e0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e10:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8006e1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e1e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8006e28:	4059      	eors	r1, r3
 8006e2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	ea4f 6373 	mov.w	r3, r3, ror #25
 8006e38:	404b      	eors	r3, r1
 8006e3a:	441a      	add	r2, r3
 8006e3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e40:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e44:	6899      	ldr	r1, [r3, #8]
 8006e46:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e4e:	6818      	ldr	r0, [r3, #0]
 8006e50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e54:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e58:	685c      	ldr	r4, [r3, #4]
 8006e5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	4063      	eors	r3, r4
 8006e66:	4003      	ands	r3, r0
 8006e68:	404b      	eors	r3, r1
 8006e6a:	441a      	add	r2, r3
 8006e6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e70:	3304      	adds	r3, #4
 8006e72:	4995      	ldr	r1, [pc, #596]	@ (80070c8 <mbedtls_internal_sha256_process+0x868>)
 8006e74:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e78:	441a      	add	r2, r3
 8006e7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e7e:	1d19      	adds	r1, r3, #4
 8006e80:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e84:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006e88:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006e92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006e96:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8006ea0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ea4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	ea4f 3373 	mov.w	r3, r3, ror #13
 8006eae:	405a      	eors	r2, r3
 8006eb0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006eb4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8006ebe:	405a      	eors	r2, r3
 8006ec0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ec4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ec8:	6919      	ldr	r1, [r3, #16]
 8006eca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ece:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	4019      	ands	r1, r3
 8006ed6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006eda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ede:	6998      	ldr	r0, [r3, #24]
 8006ee0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ee4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ee8:	691c      	ldr	r4, [r3, #16]
 8006eea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006eee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	4323      	orrs	r3, r4
 8006ef6:	4003      	ands	r3, r0
 8006ef8:	430b      	orrs	r3, r1
 8006efa:	4413      	add	r3, r2
 8006efc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006f00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f08:	69da      	ldr	r2, [r3, #28]
 8006f0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006f0e:	441a      	add	r2, r3
 8006f10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f18:	61da      	str	r2, [r3, #28]
 8006f1a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8006f1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006f22:	441a      	add	r2, r3
 8006f24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f28:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f2c:	60da      	str	r2, [r3, #12]
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
 8006f2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f32:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f36:	689a      	ldr	r2, [r3, #8]
 8006f38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f3c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8006f46:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f4e:	69db      	ldr	r3, [r3, #28]
 8006f50:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8006f54:	4059      	eors	r1, r3
 8006f56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f5e:	69db      	ldr	r3, [r3, #28]
 8006f60:	ea4f 6373 	mov.w	r3, r3, ror #25
 8006f64:	404b      	eors	r3, r1
 8006f66:	441a      	add	r2, r3
 8006f68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f6c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f70:	6859      	ldr	r1, [r3, #4]
 8006f72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f76:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f7a:	69d8      	ldr	r0, [r3, #28]
 8006f7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f80:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f84:	681c      	ldr	r4, [r3, #0]
 8006f86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006f8a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	4063      	eors	r3, r4
 8006f92:	4003      	ands	r3, r0
 8006f94:	404b      	eors	r3, r1
 8006f96:	441a      	add	r2, r3
 8006f98:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006f9c:	3305      	adds	r3, #5
 8006f9e:	494a      	ldr	r1, [pc, #296]	@ (80070c8 <mbedtls_internal_sha256_process+0x868>)
 8006fa0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006fa4:	441a      	add	r2, r3
 8006fa6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006faa:	1d59      	adds	r1, r3, #5
 8006fac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006fb0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006fb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006fb8:	4413      	add	r3, r2
 8006fba:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006fbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006fc2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8006fcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006fd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	ea4f 3373 	mov.w	r3, r3, ror #13
 8006fda:	405a      	eors	r2, r3
 8006fdc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006fe0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8006fea:	405a      	eors	r2, r3
 8006fec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ff0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ff4:	68d9      	ldr	r1, [r3, #12]
 8006ff6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006ffa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	4019      	ands	r1, r3
 8007002:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007006:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800700a:	6958      	ldr	r0, [r3, #20]
 800700c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007010:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007014:	68dc      	ldr	r4, [r3, #12]
 8007016:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800701a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	4323      	orrs	r3, r4
 8007022:	4003      	ands	r3, r0
 8007024:	430b      	orrs	r3, r1
 8007026:	4413      	add	r3, r2
 8007028:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800702c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007030:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007034:	699a      	ldr	r2, [r3, #24]
 8007036:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800703a:	441a      	add	r2, r3
 800703c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007040:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007044:	619a      	str	r2, [r3, #24]
 8007046:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800704a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800704e:	441a      	add	r2, r3
 8007050:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007054:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007058:	609a      	str	r2, [r3, #8]
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
 800705a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800705e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007068:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007072:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007076:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007080:	4059      	eors	r1, r3
 8007082:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007086:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007090:	404b      	eors	r3, r1
 8007092:	441a      	add	r2, r3
 8007094:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007098:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800709c:	6819      	ldr	r1, [r3, #0]
 800709e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070a2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80070a6:	6998      	ldr	r0, [r3, #24]
 80070a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80070b0:	69dc      	ldr	r4, [r3, #28]
 80070b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4063      	eors	r3, r4
 80070be:	4003      	ands	r3, r0
 80070c0:	404b      	eors	r3, r1
 80070c2:	441a      	add	r2, r3
 80070c4:	e002      	b.n	80070cc <mbedtls_internal_sha256_process+0x86c>
 80070c6:	bf00      	nop
 80070c8:	0800fee4 	.word	0x0800fee4
 80070cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80070d0:	3306      	adds	r3, #6
 80070d2:	4981      	ldr	r1, [pc, #516]	@ (80072d8 <mbedtls_internal_sha256_process+0xa78>)
 80070d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80070d8:	441a      	add	r2, r3
 80070da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80070de:	1d99      	adds	r1, r3, #6
 80070e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070e4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80070e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80070ec:	4413      	add	r3, r2
 80070ee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80070f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80070f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007100:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007104:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	ea4f 3373 	mov.w	r3, r3, ror #13
 800710e:	405a      	eors	r2, r3
 8007110:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007114:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800711e:	405a      	eors	r2, r3
 8007120:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007124:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007128:	6899      	ldr	r1, [r3, #8]
 800712a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800712e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	4019      	ands	r1, r3
 8007136:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800713a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800713e:	6918      	ldr	r0, [r3, #16]
 8007140:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007144:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007148:	689c      	ldr	r4, [r3, #8]
 800714a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800714e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	4323      	orrs	r3, r4
 8007156:	4003      	ands	r3, r0
 8007158:	430b      	orrs	r3, r1
 800715a:	4413      	add	r3, r2
 800715c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007160:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007164:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007168:	695a      	ldr	r2, [r3, #20]
 800716a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800716e:	441a      	add	r2, r3
 8007170:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007174:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007178:	615a      	str	r2, [r3, #20]
 800717a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800717e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007182:	441a      	add	r2, r3
 8007184:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007188:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800718c:	605a      	str	r2, [r3, #4]
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
 800718e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007192:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800719c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071a0:	695b      	ldr	r3, [r3, #20]
 80071a2:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80071a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071aa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071ae:	695b      	ldr	r3, [r3, #20]
 80071b0:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80071b4:	4059      	eors	r1, r3
 80071b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071be:	695b      	ldr	r3, [r3, #20]
 80071c0:	ea4f 6373 	mov.w	r3, r3, ror #25
 80071c4:	404b      	eors	r3, r1
 80071c6:	441a      	add	r2, r3
 80071c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071cc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071d0:	69d9      	ldr	r1, [r3, #28]
 80071d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071da:	6958      	ldr	r0, [r3, #20]
 80071dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071e4:	699c      	ldr	r4, [r3, #24]
 80071e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80071ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	4063      	eors	r3, r4
 80071f2:	4003      	ands	r3, r0
 80071f4:	404b      	eors	r3, r1
 80071f6:	441a      	add	r2, r3
 80071f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80071fc:	3307      	adds	r3, #7
 80071fe:	4936      	ldr	r1, [pc, #216]	@ (80072d8 <mbedtls_internal_sha256_process+0xa78>)
 8007200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007204:	441a      	add	r2, r3
 8007206:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800720a:	1dd9      	adds	r1, r3, #7
 800720c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007210:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007214:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007218:	4413      	add	r3, r2
 800721a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800721e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007222:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800722c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007230:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	ea4f 3373 	mov.w	r3, r3, ror #13
 800723a:	405a      	eors	r2, r3
 800723c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007240:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800724a:	405a      	eors	r2, r3
 800724c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007250:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007254:	6859      	ldr	r1, [r3, #4]
 8007256:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800725a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	4019      	ands	r1, r3
 8007262:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007266:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800726a:	68d8      	ldr	r0, [r3, #12]
 800726c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007270:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007274:	685c      	ldr	r4, [r3, #4]
 8007276:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800727a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	4323      	orrs	r3, r4
 8007282:	4003      	ands	r3, r0
 8007284:	430b      	orrs	r3, r1
 8007286:	4413      	add	r3, r2
 8007288:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800728c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007290:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007294:	691a      	ldr	r2, [r3, #16]
 8007296:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800729a:	441a      	add	r2, r3
 800729c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072a4:	611a      	str	r2, [r3, #16]
 80072a6:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80072aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80072ae:	441a      	add	r2, r3
 80072b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072b8:	601a      	str	r2, [r3, #0]
    for( i = 0; i < 16; i += 8 )
 80072ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80072be:	3308      	adds	r3, #8
 80072c0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80072c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80072c8:	2b0f      	cmp	r3, #15
 80072ca:	f67f ab41 	bls.w	8006950 <mbedtls_internal_sha256_process+0xf0>
    }

    for( i = 16; i < 64; i += 8 )
 80072ce:	2310      	movs	r3, #16
 80072d0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80072d4:	f000 bfd5 	b.w	8008282 <mbedtls_internal_sha256_process+0x1a22>
 80072d8:	0800fee4 	.word	0x0800fee4
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
 80072dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072e4:	69da      	ldr	r2, [r3, #28]
 80072e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072ee:	691b      	ldr	r3, [r3, #16]
 80072f0:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80072f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80072f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007302:	4059      	eors	r1, r3
 8007304:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007308:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007312:	404b      	eors	r3, r1
 8007314:	441a      	add	r2, r3
 8007316:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800731a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800731e:	6999      	ldr	r1, [r3, #24]
 8007320:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007324:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007328:	6918      	ldr	r0, [r3, #16]
 800732a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800732e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007332:	695c      	ldr	r4, [r3, #20]
 8007334:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007338:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	4063      	eors	r3, r4
 8007340:	4003      	ands	r3, r0
 8007342:	404b      	eors	r3, r1
 8007344:	441a      	add	r2, r3
 8007346:	49ec      	ldr	r1, [pc, #944]	@ (80076f8 <mbedtls_internal_sha256_process+0xe98>)
 8007348:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800734c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007350:	441a      	add	r2, r3
 8007352:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007356:	1e99      	subs	r1, r3, #2
 8007358:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800735c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007360:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007364:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007368:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800736c:	1e98      	subs	r0, r3, #2
 800736e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007372:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007376:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800737a:	ea4f 43f3 	mov.w	r3, r3, ror #19
 800737e:	4059      	eors	r1, r3
 8007380:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007384:	1e98      	subs	r0, r3, #2
 8007386:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800738a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800738e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007392:	0a9b      	lsrs	r3, r3, #10
 8007394:	4059      	eors	r1, r3
 8007396:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800739a:	1fd8      	subs	r0, r3, #7
 800739c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80073a4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80073a8:	4419      	add	r1, r3
 80073aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80073ae:	f1a3 000f 	sub.w	r0, r3, #15
 80073b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073b6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80073ba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80073be:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80073c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80073c6:	f1a3 040f 	sub.w	r4, r3, #15
 80073ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80073d2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80073d6:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80073da:	4058      	eors	r0, r3
 80073dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80073e0:	f1a3 040f 	sub.w	r4, r3, #15
 80073e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80073e8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80073ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80073f0:	08db      	lsrs	r3, r3, #3
 80073f2:	4043      	eors	r3, r0
 80073f4:	4419      	add	r1, r3
 80073f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80073fa:	f1a3 0010 	sub.w	r0, r3, #16
 80073fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007402:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007406:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800740a:	18c8      	adds	r0, r1, r3
 800740c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007410:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007414:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8007418:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
 800741c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007420:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007424:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8007428:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800742c:	4413      	add	r3, r2
 800742e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007432:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007436:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007440:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007444:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	ea4f 3373 	mov.w	r3, r3, ror #13
 800744e:	405a      	eors	r2, r3
 8007450:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007454:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800745e:	405a      	eors	r2, r3
 8007460:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007464:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007468:	6819      	ldr	r1, [r3, #0]
 800746a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800746e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	4019      	ands	r1, r3
 8007476:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800747a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800747e:	6898      	ldr	r0, [r3, #8]
 8007480:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007484:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007488:	681c      	ldr	r4, [r3, #0]
 800748a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800748e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	4323      	orrs	r3, r4
 8007496:	4003      	ands	r3, r0
 8007498:	430b      	orrs	r3, r1
 800749a:	4413      	add	r3, r2
 800749c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80074a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80074ae:	441a      	add	r2, r3
 80074b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074b8:	60da      	str	r2, [r3, #12]
 80074ba:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80074be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80074c2:	441a      	add	r2, r3
 80074c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074cc:	61da      	str	r2, [r3, #28]
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
 80074ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074d6:	699a      	ldr	r2, [r3, #24]
 80074d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80074e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80074f4:	4059      	eors	r1, r3
 80074f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80074fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007504:	404b      	eors	r3, r1
 8007506:	441a      	add	r2, r3
 8007508:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800750c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007510:	6959      	ldr	r1, [r3, #20]
 8007512:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007516:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800751a:	68d8      	ldr	r0, [r3, #12]
 800751c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007520:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007524:	691c      	ldr	r4, [r3, #16]
 8007526:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800752a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800752e:	695b      	ldr	r3, [r3, #20]
 8007530:	4063      	eors	r3, r4
 8007532:	4003      	ands	r3, r0
 8007534:	404b      	eors	r3, r1
 8007536:	441a      	add	r2, r3
 8007538:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800753c:	3301      	adds	r3, #1
 800753e:	496e      	ldr	r1, [pc, #440]	@ (80076f8 <mbedtls_internal_sha256_process+0xe98>)
 8007540:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007544:	441a      	add	r2, r3
 8007546:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800754a:	1e59      	subs	r1, r3, #1
 800754c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007550:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007554:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007558:	ea4f 4173 	mov.w	r1, r3, ror #17
 800755c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007560:	1e58      	subs	r0, r3, #1
 8007562:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007566:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800756a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800756e:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007572:	4059      	eors	r1, r3
 8007574:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007578:	1e58      	subs	r0, r3, #1
 800757a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800757e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007582:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007586:	0a9b      	lsrs	r3, r3, #10
 8007588:	4059      	eors	r1, r3
 800758a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800758e:	1f98      	subs	r0, r3, #6
 8007590:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007594:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007598:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800759c:	4419      	add	r1, r3
 800759e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80075a2:	f1a3 000e 	sub.w	r0, r3, #14
 80075a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80075ae:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80075b2:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80075b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80075ba:	f1a3 040e 	sub.w	r4, r3, #14
 80075be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80075c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80075ca:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80075ce:	4058      	eors	r0, r3
 80075d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80075d4:	f1a3 040e 	sub.w	r4, r3, #14
 80075d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80075e0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80075e4:	08db      	lsrs	r3, r3, #3
 80075e6:	4043      	eors	r3, r0
 80075e8:	18c8      	adds	r0, r1, r3
 80075ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80075ee:	f1a3 010f 	sub.w	r1, r3, #15
 80075f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80075f6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80075fa:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80075fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007602:	3301      	adds	r3, #1
 8007604:	4408      	add	r0, r1
 8007606:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800760a:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800760e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007612:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007616:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800761a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800761e:	4413      	add	r3, r2
 8007620:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007624:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007628:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800762c:	69db      	ldr	r3, [r3, #28]
 800762e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007632:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007636:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800763a:	69db      	ldr	r3, [r3, #28]
 800763c:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007640:	405a      	eors	r2, r3
 8007642:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007646:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800764a:	69db      	ldr	r3, [r3, #28]
 800764c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007650:	405a      	eors	r2, r3
 8007652:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007656:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800765a:	69d9      	ldr	r1, [r3, #28]
 800765c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007660:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4019      	ands	r1, r3
 8007668:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800766c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007670:	6858      	ldr	r0, [r3, #4]
 8007672:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007676:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800767a:	69dc      	ldr	r4, [r3, #28]
 800767c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007680:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4323      	orrs	r3, r4
 8007688:	4003      	ands	r3, r0
 800768a:	430b      	orrs	r3, r1
 800768c:	4413      	add	r3, r2
 800768e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007692:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007696:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80076a0:	441a      	add	r2, r3
 80076a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076aa:	609a      	str	r2, [r3, #8]
 80076ac:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80076b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80076b4:	441a      	add	r2, r3
 80076b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076be:	619a      	str	r2, [r3, #24]
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
 80076c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076c4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076c8:	695a      	ldr	r2, [r3, #20]
 80076ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076ce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80076d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80076e6:	4059      	eors	r1, r3
 80076e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80076ec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	ea4f 6373 	mov.w	r3, r3, ror #25
 80076f6:	e001      	b.n	80076fc <mbedtls_internal_sha256_process+0xe9c>
 80076f8:	0800fee4 	.word	0x0800fee4
 80076fc:	404b      	eors	r3, r1
 80076fe:	441a      	add	r2, r3
 8007700:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007704:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007708:	6919      	ldr	r1, [r3, #16]
 800770a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800770e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007712:	6898      	ldr	r0, [r3, #8]
 8007714:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007718:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800771c:	68dc      	ldr	r4, [r3, #12]
 800771e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007722:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007726:	691b      	ldr	r3, [r3, #16]
 8007728:	4063      	eors	r3, r4
 800772a:	4003      	ands	r3, r0
 800772c:	404b      	eors	r3, r1
 800772e:	441a      	add	r2, r3
 8007730:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007734:	3302      	adds	r3, #2
 8007736:	49ec      	ldr	r1, [pc, #944]	@ (8007ae8 <mbedtls_internal_sha256_process+0x1288>)
 8007738:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800773c:	441a      	add	r2, r3
 800773e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007742:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007746:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 800774a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800774e:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007752:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007756:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800775a:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800775e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007762:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007766:	4059      	eors	r1, r3
 8007768:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800776c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007770:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8007774:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007778:	0a9b      	lsrs	r3, r3, #10
 800777a:	4059      	eors	r1, r3
 800777c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007780:	1f58      	subs	r0, r3, #5
 8007782:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007786:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800778a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800778e:	4419      	add	r1, r3
 8007790:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007794:	f1a3 000d 	sub.w	r0, r3, #13
 8007798:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800779c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80077a0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80077a4:	ea4f 10f3 	mov.w	r0, r3, ror #7
 80077a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80077ac:	f1a3 040d 	sub.w	r4, r3, #13
 80077b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077b4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80077b8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80077bc:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80077c0:	4058      	eors	r0, r3
 80077c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80077c6:	f1a3 040d 	sub.w	r4, r3, #13
 80077ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80077d2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80077d6:	08db      	lsrs	r3, r3, #3
 80077d8:	4043      	eors	r3, r0
 80077da:	18c8      	adds	r0, r1, r3
 80077dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80077e0:	f1a3 010e 	sub.w	r1, r3, #14
 80077e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80077e8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80077ec:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80077f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80077f4:	3302      	adds	r3, #2
 80077f6:	4408      	add	r0, r1
 80077f8:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80077fc:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007800:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007804:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007808:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800780c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007810:	4413      	add	r3, r2
 8007812:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007816:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800781a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800781e:	699b      	ldr	r3, [r3, #24]
 8007820:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007824:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007828:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007832:	405a      	eors	r2, r3
 8007834:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007838:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007842:	405a      	eors	r2, r3
 8007844:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007848:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800784c:	6999      	ldr	r1, [r3, #24]
 800784e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007852:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	4019      	ands	r1, r3
 800785a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800785e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007862:	6818      	ldr	r0, [r3, #0]
 8007864:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007868:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800786c:	699c      	ldr	r4, [r3, #24]
 800786e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007872:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007876:	69db      	ldr	r3, [r3, #28]
 8007878:	4323      	orrs	r3, r4
 800787a:	4003      	ands	r3, r0
 800787c:	430b      	orrs	r3, r1
 800787e:	4413      	add	r3, r2
 8007880:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007884:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007888:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007892:	441a      	add	r2, r3
 8007894:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007898:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800789c:	605a      	str	r2, [r3, #4]
 800789e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80078a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80078a6:	441a      	add	r2, r3
 80078a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078b0:	615a      	str	r2, [r3, #20]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
 80078b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80078ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078ce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80078d8:	4059      	eors	r1, r3
 80078da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078de:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	ea4f 6373 	mov.w	r3, r3, ror #25
 80078e8:	404b      	eors	r3, r1
 80078ea:	441a      	add	r2, r3
 80078ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078f4:	68d9      	ldr	r1, [r3, #12]
 80078f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80078fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80078fe:	6858      	ldr	r0, [r3, #4]
 8007900:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007904:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007908:	689c      	ldr	r4, [r3, #8]
 800790a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800790e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	4063      	eors	r3, r4
 8007916:	4003      	ands	r3, r0
 8007918:	404b      	eors	r3, r1
 800791a:	441a      	add	r2, r3
 800791c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007920:	3303      	adds	r3, #3
 8007922:	4971      	ldr	r1, [pc, #452]	@ (8007ae8 <mbedtls_internal_sha256_process+0x1288>)
 8007924:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007928:	441a      	add	r2, r3
 800792a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800792e:	1c59      	adds	r1, r3, #1
 8007930:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007934:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007938:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800793c:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007940:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007944:	1c58      	adds	r0, r3, #1
 8007946:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800794a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800794e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007952:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007956:	4059      	eors	r1, r3
 8007958:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800795c:	1c58      	adds	r0, r3, #1
 800795e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007962:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007966:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800796a:	0a9b      	lsrs	r3, r3, #10
 800796c:	4059      	eors	r1, r3
 800796e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007972:	1f18      	subs	r0, r3, #4
 8007974:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007978:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800797c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007980:	4419      	add	r1, r3
 8007982:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007986:	f1a3 000c 	sub.w	r0, r3, #12
 800798a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800798e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007992:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007996:	ea4f 10f3 	mov.w	r0, r3, ror #7
 800799a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800799e:	f1a3 040c 	sub.w	r4, r3, #12
 80079a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80079aa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80079ae:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80079b2:	4058      	eors	r0, r3
 80079b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80079b8:	f1a3 040c 	sub.w	r4, r3, #12
 80079bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079c0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80079c4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80079c8:	08db      	lsrs	r3, r3, #3
 80079ca:	4043      	eors	r3, r0
 80079cc:	18c8      	adds	r0, r1, r3
 80079ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80079d2:	f1a3 010d 	sub.w	r1, r3, #13
 80079d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80079da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80079de:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80079e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80079e6:	3303      	adds	r3, #3
 80079e8:	4408      	add	r0, r1
 80079ea:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80079ee:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80079f2:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 80079f6:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80079fa:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80079fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007a02:	4413      	add	r3, r2
 8007a04:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007a08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a10:	695b      	ldr	r3, [r3, #20]
 8007a12:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007a16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a1a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007a24:	405a      	eors	r2, r3
 8007a26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a2e:	695b      	ldr	r3, [r3, #20]
 8007a30:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007a34:	405a      	eors	r2, r3
 8007a36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a3e:	6959      	ldr	r1, [r3, #20]
 8007a40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	4019      	ands	r1, r3
 8007a4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a54:	69d8      	ldr	r0, [r3, #28]
 8007a56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a5e:	695c      	ldr	r4, [r3, #20]
 8007a60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a68:	699b      	ldr	r3, [r3, #24]
 8007a6a:	4323      	orrs	r3, r4
 8007a6c:	4003      	ands	r3, r0
 8007a6e:	430b      	orrs	r3, r1
 8007a70:	4413      	add	r3, r2
 8007a72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007a76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007a84:	441a      	add	r2, r3
 8007a86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a8a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007a94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007a98:	441a      	add	r2, r3
 8007a9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007a9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007aa2:	611a      	str	r2, [r3, #16]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
 8007aa4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007aa8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007aac:	68da      	ldr	r2, [r3, #12]
 8007aae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ab2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007abc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ac0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007aca:	4059      	eors	r1, r3
 8007acc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ad0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007ada:	404b      	eors	r3, r1
 8007adc:	441a      	add	r2, r3
 8007ade:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ae2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ae6:	e001      	b.n	8007aec <mbedtls_internal_sha256_process+0x128c>
 8007ae8:	0800fee4 	.word	0x0800fee4
 8007aec:	6899      	ldr	r1, [r3, #8]
 8007aee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007af2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007af6:	6818      	ldr	r0, [r3, #0]
 8007af8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007afc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b00:	685c      	ldr	r4, [r3, #4]
 8007b02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b06:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	4063      	eors	r3, r4
 8007b0e:	4003      	ands	r3, r0
 8007b10:	404b      	eors	r3, r1
 8007b12:	441a      	add	r2, r3
 8007b14:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b18:	3304      	adds	r3, #4
 8007b1a:	49ec      	ldr	r1, [pc, #944]	@ (8007ecc <mbedtls_internal_sha256_process+0x166c>)
 8007b1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007b20:	441a      	add	r2, r3
 8007b22:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b26:	1c99      	adds	r1, r3, #2
 8007b28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b2c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007b30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007b34:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007b38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b3c:	1c98      	adds	r0, r3, #2
 8007b3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b42:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007b46:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007b4a:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007b4e:	4059      	eors	r1, r3
 8007b50:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b54:	1c98      	adds	r0, r3, #2
 8007b56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b5a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007b5e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007b62:	0a9b      	lsrs	r3, r3, #10
 8007b64:	4059      	eors	r1, r3
 8007b66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b6a:	1ed8      	subs	r0, r3, #3
 8007b6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b70:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007b74:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007b78:	4419      	add	r1, r3
 8007b7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b7e:	f1a3 000b 	sub.w	r0, r3, #11
 8007b82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b86:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007b8a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007b8e:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8007b92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007b96:	f1a3 040b 	sub.w	r4, r3, #11
 8007b9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007b9e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007ba2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007ba6:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8007baa:	4058      	eors	r0, r3
 8007bac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bb0:	f1a3 040b 	sub.w	r4, r3, #11
 8007bb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007bb8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007bbc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007bc0:	08db      	lsrs	r3, r3, #3
 8007bc2:	4043      	eors	r3, r0
 8007bc4:	18c8      	adds	r0, r1, r3
 8007bc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bca:	f1a3 010c 	sub.w	r1, r3, #12
 8007bce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007bd2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007bd6:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8007bda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007bde:	3304      	adds	r3, #4
 8007be0:	4408      	add	r0, r1
 8007be2:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007be6:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007bea:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007bee:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007bf2:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007bf6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007c00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007c0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007c1c:	405a      	eors	r2, r3
 8007c1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c22:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007c2c:	405a      	eors	r2, r3
 8007c2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c32:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c36:	6919      	ldr	r1, [r3, #16]
 8007c38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c3c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	4019      	ands	r1, r3
 8007c44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c4c:	6998      	ldr	r0, [r3, #24]
 8007c4e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c52:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c56:	691c      	ldr	r4, [r3, #16]
 8007c58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	4323      	orrs	r3, r4
 8007c64:	4003      	ands	r3, r0
 8007c66:	430b      	orrs	r3, r1
 8007c68:	4413      	add	r3, r2
 8007c6a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007c6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c72:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c76:	69da      	ldr	r2, [r3, #28]
 8007c78:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007c7c:	441a      	add	r2, r3
 8007c7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c86:	61da      	str	r2, [r3, #28]
 8007c88:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007c8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007c90:	441a      	add	r2, r3
 8007c92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007c96:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007c9a:	60da      	str	r2, [r3, #12]
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
 8007c9c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ca0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ca4:	689a      	ldr	r2, [r3, #8]
 8007ca6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007caa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cae:	69db      	ldr	r3, [r3, #28]
 8007cb0:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007cb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cb8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cbc:	69db      	ldr	r3, [r3, #28]
 8007cbe:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007cc2:	4059      	eors	r1, r3
 8007cc4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cc8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ccc:	69db      	ldr	r3, [r3, #28]
 8007cce:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007cd2:	404b      	eors	r3, r1
 8007cd4:	441a      	add	r2, r3
 8007cd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cde:	6859      	ldr	r1, [r3, #4]
 8007ce0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ce4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ce8:	69d8      	ldr	r0, [r3, #28]
 8007cea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cf2:	681c      	ldr	r4, [r3, #0]
 8007cf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007cf8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	4063      	eors	r3, r4
 8007d00:	4003      	ands	r3, r0
 8007d02:	404b      	eors	r3, r1
 8007d04:	441a      	add	r2, r3
 8007d06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d0a:	3305      	adds	r3, #5
 8007d0c:	496f      	ldr	r1, [pc, #444]	@ (8007ecc <mbedtls_internal_sha256_process+0x166c>)
 8007d0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007d12:	441a      	add	r2, r3
 8007d14:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d18:	1cd9      	adds	r1, r3, #3
 8007d1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007d22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d26:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007d2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d2e:	1cd8      	adds	r0, r3, #3
 8007d30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d34:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007d38:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007d3c:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007d40:	4059      	eors	r1, r3
 8007d42:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d46:	1cd8      	adds	r0, r3, #3
 8007d48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d4c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007d50:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007d54:	0a9b      	lsrs	r3, r3, #10
 8007d56:	4059      	eors	r1, r3
 8007d58:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d5c:	1e98      	subs	r0, r3, #2
 8007d5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007d66:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007d6a:	4419      	add	r1, r3
 8007d6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d70:	f1a3 000a 	sub.w	r0, r3, #10
 8007d74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d78:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007d7c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007d80:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8007d84:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007d88:	f1a3 040a 	sub.w	r4, r3, #10
 8007d8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007d90:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007d94:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007d98:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8007d9c:	4058      	eors	r0, r3
 8007d9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007da2:	f1a3 040a 	sub.w	r4, r3, #10
 8007da6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007daa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007dae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007db2:	08db      	lsrs	r3, r3, #3
 8007db4:	4043      	eors	r3, r0
 8007db6:	18c8      	adds	r0, r1, r3
 8007db8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007dbc:	f1a3 010b 	sub.w	r1, r3, #11
 8007dc0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007dc4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007dc8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8007dcc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007dd0:	3305      	adds	r3, #5
 8007dd2:	4408      	add	r0, r1
 8007dd4:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007dd8:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007ddc:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007de0:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007de4:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007de8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007dec:	4413      	add	r3, r2
 8007dee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007df2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007df6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007e00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	ea4f 3373 	mov.w	r3, r3, ror #13
 8007e0e:	405a      	eors	r2, r3
 8007e10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8007e1e:	405a      	eors	r2, r3
 8007e20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e28:	68d9      	ldr	r1, [r3, #12]
 8007e2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e32:	691b      	ldr	r3, [r3, #16]
 8007e34:	4019      	ands	r1, r3
 8007e36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e3e:	6958      	ldr	r0, [r3, #20]
 8007e40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e48:	68dc      	ldr	r4, [r3, #12]
 8007e4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	4323      	orrs	r3, r4
 8007e56:	4003      	ands	r3, r0
 8007e58:	430b      	orrs	r3, r1
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8007e60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e68:	699a      	ldr	r2, [r3, #24]
 8007e6a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8007e6e:	441a      	add	r2, r3
 8007e70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e74:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e78:	619a      	str	r2, [r3, #24]
 8007e7a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007e7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007e82:	441a      	add	r2, r3
 8007e84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e88:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e8c:	609a      	str	r2, [r3, #8]
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
 8007e8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e92:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007e96:	685a      	ldr	r2, [r3, #4]
 8007e98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007e9c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	ea4f 11b3 	mov.w	r1, r3, ror #6
 8007ea6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007eaa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007eae:	699b      	ldr	r3, [r3, #24]
 8007eb0:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007eb4:	4059      	eors	r1, r3
 8007eb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007eba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ebe:	699b      	ldr	r3, [r3, #24]
 8007ec0:	ea4f 6373 	mov.w	r3, r3, ror #25
 8007ec4:	404b      	eors	r3, r1
 8007ec6:	441a      	add	r2, r3
 8007ec8:	e002      	b.n	8007ed0 <mbedtls_internal_sha256_process+0x1670>
 8007eca:	bf00      	nop
 8007ecc:	0800fee4 	.word	0x0800fee4
 8007ed0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ed4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ed8:	6819      	ldr	r1, [r3, #0]
 8007eda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ede:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ee2:	6998      	ldr	r0, [r3, #24]
 8007ee4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ee8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007eec:	69dc      	ldr	r4, [r3, #28]
 8007eee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ef2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4063      	eors	r3, r4
 8007efa:	4003      	ands	r3, r0
 8007efc:	404b      	eors	r3, r1
 8007efe:	441a      	add	r2, r3
 8007f00:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f04:	3306      	adds	r3, #6
 8007f06:	49e3      	ldr	r1, [pc, #908]	@ (8008294 <mbedtls_internal_sha256_process+0x1a34>)
 8007f08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007f0c:	441a      	add	r2, r3
 8007f0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f12:	1d19      	adds	r1, r3, #4
 8007f14:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f18:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007f1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007f20:	ea4f 4173 	mov.w	r1, r3, ror #17
 8007f24:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f28:	1d18      	adds	r0, r3, #4
 8007f2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007f32:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007f36:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8007f3a:	4059      	eors	r1, r3
 8007f3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f40:	1d18      	adds	r0, r3, #4
 8007f42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f46:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007f4a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007f4e:	0a9b      	lsrs	r3, r3, #10
 8007f50:	4059      	eors	r1, r3
 8007f52:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f56:	1e58      	subs	r0, r3, #1
 8007f58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f5c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007f60:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007f64:	4419      	add	r1, r3
 8007f66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f6a:	f1a3 0009 	sub.w	r0, r3, #9
 8007f6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f72:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007f76:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007f7a:	ea4f 10f3 	mov.w	r0, r3, ror #7
 8007f7e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f82:	f1a3 0409 	sub.w	r4, r3, #9
 8007f86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007f8a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007f8e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007f92:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8007f96:	4058      	eors	r0, r3
 8007f98:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007f9c:	f1a3 0409 	sub.w	r4, r3, #9
 8007fa0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007fa4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007fa8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007fac:	08db      	lsrs	r3, r3, #3
 8007fae:	4043      	eors	r3, r0
 8007fb0:	18c8      	adds	r0, r1, r3
 8007fb2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007fb6:	f1a3 010a 	sub.w	r1, r3, #10
 8007fba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007fbe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007fc2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8007fc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007fca:	3306      	adds	r3, #6
 8007fcc:	4408      	add	r0, r1
 8007fce:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007fd2:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007fd6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007fda:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8007fde:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8007fe2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8007fec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ff0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8007ffa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8007ffe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	ea4f 3373 	mov.w	r3, r3, ror #13
 8008008:	405a      	eors	r2, r3
 800800a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800800e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8008018:	405a      	eors	r2, r3
 800801a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800801e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008022:	6899      	ldr	r1, [r3, #8]
 8008024:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008028:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	4019      	ands	r1, r3
 8008030:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008034:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008038:	6918      	ldr	r0, [r3, #16]
 800803a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800803e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008042:	689c      	ldr	r4, [r3, #8]
 8008044:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008048:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800804c:	68db      	ldr	r3, [r3, #12]
 800804e:	4323      	orrs	r3, r4
 8008050:	4003      	ands	r3, r0
 8008052:	430b      	orrs	r3, r1
 8008054:	4413      	add	r3, r2
 8008056:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800805a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800805e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008062:	695a      	ldr	r2, [r3, #20]
 8008064:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008068:	441a      	add	r2, r3
 800806a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800806e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008072:	615a      	str	r2, [r3, #20]
 8008074:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8008078:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800807c:	441a      	add	r2, r3
 800807e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008082:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008086:	605a      	str	r2, [r3, #4]
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
 8008088:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800808c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008096:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800809a:	695b      	ldr	r3, [r3, #20]
 800809c:	ea4f 11b3 	mov.w	r1, r3, ror #6
 80080a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80080ae:	4059      	eors	r1, r3
 80080b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080b8:	695b      	ldr	r3, [r3, #20]
 80080ba:	ea4f 6373 	mov.w	r3, r3, ror #25
 80080be:	404b      	eors	r3, r1
 80080c0:	441a      	add	r2, r3
 80080c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080ca:	69d9      	ldr	r1, [r3, #28]
 80080cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080d4:	6958      	ldr	r0, [r3, #20]
 80080d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080da:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080de:	699c      	ldr	r4, [r3, #24]
 80080e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80080e4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80080e8:	69db      	ldr	r3, [r3, #28]
 80080ea:	4063      	eors	r3, r4
 80080ec:	4003      	ands	r3, r0
 80080ee:	404b      	eors	r3, r1
 80080f0:	441a      	add	r2, r3
 80080f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80080f6:	3307      	adds	r3, #7
 80080f8:	4966      	ldr	r1, [pc, #408]	@ (8008294 <mbedtls_internal_sha256_process+0x1a34>)
 80080fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80080fe:	441a      	add	r2, r3
 8008100:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008104:	1d59      	adds	r1, r3, #5
 8008106:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800810a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800810e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008112:	ea4f 4173 	mov.w	r1, r3, ror #17
 8008116:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800811a:	1d58      	adds	r0, r3, #5
 800811c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008120:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008124:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008128:	ea4f 43f3 	mov.w	r3, r3, ror #19
 800812c:	4059      	eors	r1, r3
 800812e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008132:	1d58      	adds	r0, r3, #5
 8008134:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008138:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800813c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008140:	0a9b      	lsrs	r3, r3, #10
 8008142:	4059      	eors	r1, r3
 8008144:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008148:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800814c:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8008150:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008154:	4419      	add	r1, r3
 8008156:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800815a:	f1a3 0008 	sub.w	r0, r3, #8
 800815e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008162:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008166:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800816a:	ea4f 10f3 	mov.w	r0, r3, ror #7
 800816e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008172:	f1a3 0408 	sub.w	r4, r3, #8
 8008176:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800817a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800817e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008182:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8008186:	4058      	eors	r0, r3
 8008188:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800818c:	f1a3 0408 	sub.w	r4, r3, #8
 8008190:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008194:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8008198:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800819c:	08db      	lsrs	r3, r3, #3
 800819e:	4043      	eors	r3, r0
 80081a0:	18c8      	adds	r0, r1, r3
 80081a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80081a6:	f1a3 0109 	sub.w	r1, r3, #9
 80081aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80081b2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80081b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80081ba:	3307      	adds	r3, #7
 80081bc:	4408      	add	r0, r1
 80081be:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80081c2:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80081c6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 80081ca:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80081ce:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80081d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80081d6:	4413      	add	r3, r2
 80081d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80081dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80081ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	ea4f 3373 	mov.w	r3, r3, ror #13
 80081f8:	405a      	eors	r2, r3
 80081fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80081fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8008208:	405a      	eors	r2, r3
 800820a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800820e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008212:	6859      	ldr	r1, [r3, #4]
 8008214:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008218:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	4019      	ands	r1, r3
 8008220:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008224:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008228:	68d8      	ldr	r0, [r3, #12]
 800822a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800822e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008232:	685c      	ldr	r4, [r3, #4]
 8008234:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008238:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	4323      	orrs	r3, r4
 8008240:	4003      	ands	r3, r0
 8008242:	430b      	orrs	r3, r1
 8008244:	4413      	add	r3, r2
 8008246:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800824a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800824e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008252:	691a      	ldr	r2, [r3, #16]
 8008254:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008258:	441a      	add	r2, r3
 800825a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800825e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008262:	611a      	str	r2, [r3, #16]
 8008264:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8008268:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800826c:	441a      	add	r2, r3
 800826e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008272:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008276:	601a      	str	r2, [r3, #0]
    for( i = 16; i < 64; i += 8 )
 8008278:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800827c:	3308      	adds	r3, #8
 800827e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8008282:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008286:	2b3f      	cmp	r3, #63	@ 0x3f
 8008288:	f67f a828 	bls.w	80072dc <mbedtls_internal_sha256_process+0xa7c>
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
 800828c:	2300      	movs	r3, #0
 800828e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8008292:	e023      	b.n	80082dc <mbedtls_internal_sha256_process+0x1a7c>
 8008294:	0800fee4 	.word	0x0800fee4
        ctx->state[i] += A[i];
 8008298:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800829c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80082a6:	3202      	adds	r2, #2
 80082a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80082b4:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 80082b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80082bc:	18d1      	adds	r1, r2, r3
 80082be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80082c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80082cc:	3202      	adds	r2, #2
 80082ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( i = 0; i < 8; i++ )
 80082d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80082d6:	3301      	adds	r3, #1
 80082d8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80082dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80082e0:	2b07      	cmp	r3, #7
 80082e2:	d9d9      	bls.n	8008298 <mbedtls_internal_sha256_process+0x1a38>

    return( 0 );
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bc90      	pop	{r4, r7}
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop

080082f4 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b088      	sub	sp, #32
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	607a      	str	r2, [r7, #4]
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <mbedtls_sha256_update_ret+0x16>
        return( 0 );
 8008306:	2300      	movs	r3, #0
 8008308:	e065      	b.n	80083d6 <mbedtls_sha256_update_ret+0xe2>

    left = ctx->total[0] & 0x3F;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008312:	61fb      	str	r3, [r7, #28]
    fill = 64 - left;
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800831a:	61bb      	str	r3, [r7, #24]

    ctx->total[0] += (uint32_t) ilen;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681a      	ldr	r2, [r3, #0]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	441a      	add	r2, r3
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	601a      	str	r2, [r3, #0]
    ctx->total[0] &= 0xFFFFFFFF;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	601a      	str	r2, [r3, #0]

    if( ctx->total[0] < (uint32_t) ilen )
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	429a      	cmp	r2, r3
 8008338:	d904      	bls.n	8008344 <mbedtls_sha256_update_ret+0x50>
        ctx->total[1]++;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	1c5a      	adds	r2, r3, #1
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	605a      	str	r2, [r3, #4]

    if( left && ilen >= fill )
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d034      	beq.n	80083b4 <mbedtls_sha256_update_ret+0xc0>
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	429a      	cmp	r2, r3
 8008350:	d330      	bcc.n	80083b4 <mbedtls_sha256_update_ret+0xc0>
    {
        memcpy( (void *) (ctx->buffer + left), input, fill );
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	68b9      	ldr	r1, [r7, #8]
 8008360:	4618      	mov	r0, r3
 8008362:	f006 fdf8 	bl	800ef56 <memcpy>

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	3328      	adds	r3, #40	@ 0x28
 800836a:	4619      	mov	r1, r3
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f7fe fa77 	bl	8006860 <mbedtls_internal_sha256_process>
 8008372:	6178      	str	r0, [r7, #20]
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <mbedtls_sha256_update_ret+0x8a>
            return( ret );
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	e02b      	b.n	80083d6 <mbedtls_sha256_update_ret+0xe2>

        input += fill;
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	4413      	add	r3, r2
 8008384:	60bb      	str	r3, [r7, #8]
        ilen  -= fill;
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	1ad3      	subs	r3, r2, r3
 800838c:	607b      	str	r3, [r7, #4]
        left = 0;
 800838e:	2300      	movs	r3, #0
 8008390:	61fb      	str	r3, [r7, #28]
    }

    while( ilen >= 64 )
 8008392:	e00f      	b.n	80083b4 <mbedtls_sha256_update_ret+0xc0>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
 8008394:	68b9      	ldr	r1, [r7, #8]
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f7fe fa62 	bl	8006860 <mbedtls_internal_sha256_process>
 800839c:	6178      	str	r0, [r7, #20]
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d001      	beq.n	80083a8 <mbedtls_sha256_update_ret+0xb4>
            return( ret );
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	e016      	b.n	80083d6 <mbedtls_sha256_update_ret+0xe2>

        input += 64;
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	3340      	adds	r3, #64	@ 0x40
 80083ac:	60bb      	str	r3, [r7, #8]
        ilen  -= 64;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	3b40      	subs	r3, #64	@ 0x40
 80083b2:	607b      	str	r3, [r7, #4]
    while( ilen >= 64 )
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80083b8:	d8ec      	bhi.n	8008394 <mbedtls_sha256_update_ret+0xa0>
    }

    if( ilen > 0 )
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d009      	beq.n	80083d4 <mbedtls_sha256_update_ret+0xe0>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	4413      	add	r3, r2
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	68b9      	ldr	r1, [r7, #8]
 80083ce:	4618      	mov	r0, r3
 80083d0:	f006 fdc1 	bl	800ef56 <memcpy>

    return( 0 );
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3720      	adds	r7, #32
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}

080083de <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b086      	sub	sp, #24
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
 80083e6:	6039      	str	r1, [r7, #0]
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80083f0:	617b      	str	r3, [r7, #20]

    ctx->buffer[used++] = 0x80;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	1c5a      	adds	r2, r3, #1
 80083f6:	617a      	str	r2, [r7, #20]
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	4413      	add	r3, r2
 80083fc:	2280      	movs	r2, #128	@ 0x80
 80083fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( used <= 56 )
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	2b38      	cmp	r3, #56	@ 0x38
 8008406:	d80c      	bhi.n	8008422 <mbedtls_sha256_finish_ret+0x44>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	18d0      	adds	r0, r2, r3
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008418:	461a      	mov	r2, r3
 800841a:	2100      	movs	r1, #0
 800841c:	f006 fd56 	bl	800eecc <memset>
 8008420:	e01e      	b.n	8008460 <mbedtls_sha256_finish_ret+0x82>
    }
    else
    {
        /* We'll need an extra block */
        memset( ctx->buffer + used, 0, 64 - used );
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	18d0      	adds	r0, r2, r3
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8008432:	461a      	mov	r2, r3
 8008434:	2100      	movs	r1, #0
 8008436:	f006 fd49 	bl	800eecc <memset>

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	3328      	adds	r3, #40	@ 0x28
 800843e:	4619      	mov	r1, r3
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7fe fa0d 	bl	8006860 <mbedtls_internal_sha256_process>
 8008446:	6138      	str	r0, [r7, #16]
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d001      	beq.n	8008452 <mbedtls_sha256_finish_ret+0x74>
            return( ret );
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	e128      	b.n	80086a4 <mbedtls_sha256_finish_ret+0x2c6>

        memset( ctx->buffer, 0, 56 );
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	3328      	adds	r3, #40	@ 0x28
 8008456:	2238      	movs	r2, #56	@ 0x38
 8008458:	2100      	movs	r1, #0
 800845a:	4618      	mov	r0, r3
 800845c:	f006 fd36 	bl	800eecc <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	0f5a      	lsrs	r2, r3, #29
         | ( ctx->total[1] <<  3 );
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
 800846c:	4313      	orrs	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]
    low  = ( ctx->total[0] <<  3 );
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	00db      	lsls	r3, r3, #3
 8008476:	60bb      	str	r3, [r7, #8]

    PUT_UINT32_BE( high, ctx->buffer, 56 );
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	0e1b      	lsrs	r3, r3, #24
 800847c:	b2da      	uxtb	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	0c1b      	lsrs	r3, r3, #16
 8008488:	b2da      	uxtb	r2, r3
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	0a1b      	lsrs	r3, r3, #8
 8008494:	b2da      	uxtb	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	b2da      	uxtb	r2, r3
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	0e1b      	lsrs	r3, r3, #24
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	0c1b      	lsrs	r3, r3, #16
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	0a1b      	lsrs	r3, r3, #8
 80084c2:	b2da      	uxtb	r2, r3
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	b2da      	uxtb	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	3328      	adds	r3, #40	@ 0x28
 80084d8:	4619      	mov	r1, r3
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f7fe f9c0 	bl	8006860 <mbedtls_internal_sha256_process>
 80084e0:	6138      	str	r0, [r7, #16]
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d001      	beq.n	80084ec <mbedtls_sha256_finish_ret+0x10e>
        return( ret );
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	e0db      	b.n	80086a4 <mbedtls_sha256_finish_ret+0x2c6>

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	0e1b      	lsrs	r3, r3, #24
 80084f2:	b2da      	uxtb	r2, r3
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	701a      	strb	r2, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	0c1a      	lsrs	r2, r3, #16
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	3301      	adds	r3, #1
 8008502:	b2d2      	uxtb	r2, r2
 8008504:	701a      	strb	r2, [r3, #0]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	0a1a      	lsrs	r2, r3, #8
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	3302      	adds	r3, #2
 8008510:	b2d2      	uxtb	r2, r2
 8008512:	701a      	strb	r2, [r3, #0]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	689a      	ldr	r2, [r3, #8]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	3303      	adds	r3, #3
 800851c:	b2d2      	uxtb	r2, r2
 800851e:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	0e1a      	lsrs	r2, r3, #24
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	3304      	adds	r3, #4
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	701a      	strb	r2, [r3, #0]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	0c1a      	lsrs	r2, r3, #16
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	3305      	adds	r3, #5
 8008538:	b2d2      	uxtb	r2, r2
 800853a:	701a      	strb	r2, [r3, #0]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	0a1a      	lsrs	r2, r3, #8
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	3306      	adds	r3, #6
 8008546:	b2d2      	uxtb	r2, r2
 8008548:	701a      	strb	r2, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	68da      	ldr	r2, [r3, #12]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	3307      	adds	r3, #7
 8008552:	b2d2      	uxtb	r2, r2
 8008554:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	691b      	ldr	r3, [r3, #16]
 800855a:	0e1a      	lsrs	r2, r3, #24
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	3308      	adds	r3, #8
 8008560:	b2d2      	uxtb	r2, r2
 8008562:	701a      	strb	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	691b      	ldr	r3, [r3, #16]
 8008568:	0c1a      	lsrs	r2, r3, #16
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	3309      	adds	r3, #9
 800856e:	b2d2      	uxtb	r2, r2
 8008570:	701a      	strb	r2, [r3, #0]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	0a1a      	lsrs	r2, r3, #8
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	330a      	adds	r3, #10
 800857c:	b2d2      	uxtb	r2, r2
 800857e:	701a      	strb	r2, [r3, #0]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	691a      	ldr	r2, [r3, #16]
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	330b      	adds	r3, #11
 8008588:	b2d2      	uxtb	r2, r2
 800858a:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	695b      	ldr	r3, [r3, #20]
 8008590:	0e1a      	lsrs	r2, r3, #24
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	330c      	adds	r3, #12
 8008596:	b2d2      	uxtb	r2, r2
 8008598:	701a      	strb	r2, [r3, #0]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	0c1a      	lsrs	r2, r3, #16
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	330d      	adds	r3, #13
 80085a4:	b2d2      	uxtb	r2, r2
 80085a6:	701a      	strb	r2, [r3, #0]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	0a1a      	lsrs	r2, r3, #8
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	330e      	adds	r3, #14
 80085b2:	b2d2      	uxtb	r2, r2
 80085b4:	701a      	strb	r2, [r3, #0]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	695a      	ldr	r2, [r3, #20]
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	330f      	adds	r3, #15
 80085be:	b2d2      	uxtb	r2, r2
 80085c0:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	699b      	ldr	r3, [r3, #24]
 80085c6:	0e1a      	lsrs	r2, r3, #24
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	3310      	adds	r3, #16
 80085cc:	b2d2      	uxtb	r2, r2
 80085ce:	701a      	strb	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	699b      	ldr	r3, [r3, #24]
 80085d4:	0c1a      	lsrs	r2, r3, #16
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	3311      	adds	r3, #17
 80085da:	b2d2      	uxtb	r2, r2
 80085dc:	701a      	strb	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	699b      	ldr	r3, [r3, #24]
 80085e2:	0a1a      	lsrs	r2, r3, #8
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	3312      	adds	r3, #18
 80085e8:	b2d2      	uxtb	r2, r2
 80085ea:	701a      	strb	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	699a      	ldr	r2, [r3, #24]
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	3313      	adds	r3, #19
 80085f4:	b2d2      	uxtb	r2, r2
 80085f6:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	69db      	ldr	r3, [r3, #28]
 80085fc:	0e1a      	lsrs	r2, r3, #24
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	3314      	adds	r3, #20
 8008602:	b2d2      	uxtb	r2, r2
 8008604:	701a      	strb	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	0c1a      	lsrs	r2, r3, #16
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	3315      	adds	r3, #21
 8008610:	b2d2      	uxtb	r2, r2
 8008612:	701a      	strb	r2, [r3, #0]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	69db      	ldr	r3, [r3, #28]
 8008618:	0a1a      	lsrs	r2, r3, #8
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	3316      	adds	r3, #22
 800861e:	b2d2      	uxtb	r2, r2
 8008620:	701a      	strb	r2, [r3, #0]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	69da      	ldr	r2, [r3, #28]
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	3317      	adds	r3, #23
 800862a:	b2d2      	uxtb	r2, r2
 800862c:	701a      	strb	r2, [r3, #0]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a1b      	ldr	r3, [r3, #32]
 8008632:	0e1a      	lsrs	r2, r3, #24
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	3318      	adds	r3, #24
 8008638:	b2d2      	uxtb	r2, r2
 800863a:	701a      	strb	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	0c1a      	lsrs	r2, r3, #16
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	3319      	adds	r3, #25
 8008646:	b2d2      	uxtb	r2, r2
 8008648:	701a      	strb	r2, [r3, #0]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a1b      	ldr	r3, [r3, #32]
 800864e:	0a1a      	lsrs	r2, r3, #8
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	331a      	adds	r3, #26
 8008654:	b2d2      	uxtb	r2, r2
 8008656:	701a      	strb	r2, [r3, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a1a      	ldr	r2, [r3, #32]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	331b      	adds	r3, #27
 8008660:	b2d2      	uxtb	r2, r2
 8008662:	701a      	strb	r2, [r3, #0]

    if( ctx->is224 == 0 )
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008668:	2b00      	cmp	r3, #0
 800866a:	d11a      	bne.n	80086a2 <mbedtls_sha256_finish_ret+0x2c4>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008670:	0e1a      	lsrs	r2, r3, #24
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	331c      	adds	r3, #28
 8008676:	b2d2      	uxtb	r2, r2
 8008678:	701a      	strb	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800867e:	0c1a      	lsrs	r2, r3, #16
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	331d      	adds	r3, #29
 8008684:	b2d2      	uxtb	r2, r2
 8008686:	701a      	strb	r2, [r3, #0]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868c:	0a1a      	lsrs	r2, r3, #8
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	331e      	adds	r3, #30
 8008692:	b2d2      	uxtb	r2, r2
 8008694:	701a      	strb	r2, [r3, #0]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	331f      	adds	r3, #31
 800869e:	b2d2      	uxtb	r2, r2
 80086a0:	701a      	strb	r2, [r3, #0]

    return( 0 );
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3718      	adds	r7, #24
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80086b2:	2300      	movs	r3, #0
 80086b4:	607b      	str	r3, [r7, #4]
 80086b6:	4b10      	ldr	r3, [pc, #64]	@ (80086f8 <HAL_MspInit+0x4c>)
 80086b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086ba:	4a0f      	ldr	r2, [pc, #60]	@ (80086f8 <HAL_MspInit+0x4c>)
 80086bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80086c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80086c2:	4b0d      	ldr	r3, [pc, #52]	@ (80086f8 <HAL_MspInit+0x4c>)
 80086c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086ca:	607b      	str	r3, [r7, #4]
 80086cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80086ce:	2300      	movs	r3, #0
 80086d0:	603b      	str	r3, [r7, #0]
 80086d2:	4b09      	ldr	r3, [pc, #36]	@ (80086f8 <HAL_MspInit+0x4c>)
 80086d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086d6:	4a08      	ldr	r2, [pc, #32]	@ (80086f8 <HAL_MspInit+0x4c>)
 80086d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80086de:	4b06      	ldr	r3, [pc, #24]	@ (80086f8 <HAL_MspInit+0x4c>)
 80086e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086e6:	603b      	str	r3, [r7, #0]
 80086e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80086ea:	bf00      	nop
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	40023800 	.word	0x40023800

080086fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b08a      	sub	sp, #40	@ 0x28
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008704:	f107 0314 	add.w	r3, r7, #20
 8008708:	2200      	movs	r2, #0
 800870a:	601a      	str	r2, [r3, #0]
 800870c:	605a      	str	r2, [r3, #4]
 800870e:	609a      	str	r2, [r3, #8]
 8008710:	60da      	str	r2, [r3, #12]
 8008712:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a1d      	ldr	r2, [pc, #116]	@ (8008790 <HAL_I2C_MspInit+0x94>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d134      	bne.n	8008788 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800871e:	2300      	movs	r3, #0
 8008720:	613b      	str	r3, [r7, #16]
 8008722:	4b1c      	ldr	r3, [pc, #112]	@ (8008794 <HAL_I2C_MspInit+0x98>)
 8008724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008726:	4a1b      	ldr	r2, [pc, #108]	@ (8008794 <HAL_I2C_MspInit+0x98>)
 8008728:	f043 0302 	orr.w	r3, r3, #2
 800872c:	6313      	str	r3, [r2, #48]	@ 0x30
 800872e:	4b19      	ldr	r3, [pc, #100]	@ (8008794 <HAL_I2C_MspInit+0x98>)
 8008730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008732:	f003 0302 	and.w	r3, r3, #2
 8008736:	613b      	str	r3, [r7, #16]
 8008738:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800873a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800873e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008740:	2312      	movs	r3, #18
 8008742:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008744:	2300      	movs	r3, #0
 8008746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008748:	2303      	movs	r3, #3
 800874a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800874c:	2304      	movs	r3, #4
 800874e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008750:	f107 0314 	add.w	r3, r7, #20
 8008754:	4619      	mov	r1, r3
 8008756:	4810      	ldr	r0, [pc, #64]	@ (8008798 <HAL_I2C_MspInit+0x9c>)
 8008758:	f000 ff52 	bl	8009600 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800875c:	2300      	movs	r3, #0
 800875e:	60fb      	str	r3, [r7, #12]
 8008760:	4b0c      	ldr	r3, [pc, #48]	@ (8008794 <HAL_I2C_MspInit+0x98>)
 8008762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008764:	4a0b      	ldr	r2, [pc, #44]	@ (8008794 <HAL_I2C_MspInit+0x98>)
 8008766:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800876a:	6413      	str	r3, [r2, #64]	@ 0x40
 800876c:	4b09      	ldr	r3, [pc, #36]	@ (8008794 <HAL_I2C_MspInit+0x98>)
 800876e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008770:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008774:	60fb      	str	r3, [r7, #12]
 8008776:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8008778:	2200      	movs	r2, #0
 800877a:	2100      	movs	r1, #0
 800877c:	2020      	movs	r0, #32
 800877e:	f000 fb80 	bl	8008e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8008782:	2020      	movs	r0, #32
 8008784:	f000 fb99 	bl	8008eba <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8008788:	bf00      	nop
 800878a:	3728      	adds	r7, #40	@ 0x28
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	40005400 	.word	0x40005400
 8008794:	40023800 	.word	0x40023800
 8008798:	40020400 	.word	0x40020400

0800879c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ac:	d115      	bne.n	80087da <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80087ae:	2300      	movs	r3, #0
 80087b0:	60fb      	str	r3, [r7, #12]
 80087b2:	4b0c      	ldr	r3, [pc, #48]	@ (80087e4 <HAL_TIM_Base_MspInit+0x48>)
 80087b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087b6:	4a0b      	ldr	r2, [pc, #44]	@ (80087e4 <HAL_TIM_Base_MspInit+0x48>)
 80087b8:	f043 0301 	orr.w	r3, r3, #1
 80087bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80087be:	4b09      	ldr	r3, [pc, #36]	@ (80087e4 <HAL_TIM_Base_MspInit+0x48>)
 80087c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087c2:	f003 0301 	and.w	r3, r3, #1
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80087ca:	2200      	movs	r2, #0
 80087cc:	2100      	movs	r1, #0
 80087ce:	201c      	movs	r0, #28
 80087d0:	f000 fb57 	bl	8008e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80087d4:	201c      	movs	r0, #28
 80087d6:	f000 fb70 	bl	8008eba <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80087da:	bf00      	nop
 80087dc:	3710      	adds	r7, #16
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	40023800 	.word	0x40023800

080087e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b08a      	sub	sp, #40	@ 0x28
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087f0:	f107 0314 	add.w	r3, r7, #20
 80087f4:	2200      	movs	r2, #0
 80087f6:	601a      	str	r2, [r3, #0]
 80087f8:	605a      	str	r2, [r3, #4]
 80087fa:	609a      	str	r2, [r3, #8]
 80087fc:	60da      	str	r2, [r3, #12]
 80087fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a1d      	ldr	r2, [pc, #116]	@ (800887c <HAL_UART_MspInit+0x94>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d133      	bne.n	8008872 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800880a:	2300      	movs	r3, #0
 800880c:	613b      	str	r3, [r7, #16]
 800880e:	4b1c      	ldr	r3, [pc, #112]	@ (8008880 <HAL_UART_MspInit+0x98>)
 8008810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008812:	4a1b      	ldr	r2, [pc, #108]	@ (8008880 <HAL_UART_MspInit+0x98>)
 8008814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008818:	6413      	str	r3, [r2, #64]	@ 0x40
 800881a:	4b19      	ldr	r3, [pc, #100]	@ (8008880 <HAL_UART_MspInit+0x98>)
 800881c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800881e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008822:	613b      	str	r3, [r7, #16]
 8008824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008826:	2300      	movs	r3, #0
 8008828:	60fb      	str	r3, [r7, #12]
 800882a:	4b15      	ldr	r3, [pc, #84]	@ (8008880 <HAL_UART_MspInit+0x98>)
 800882c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800882e:	4a14      	ldr	r2, [pc, #80]	@ (8008880 <HAL_UART_MspInit+0x98>)
 8008830:	f043 0301 	orr.w	r3, r3, #1
 8008834:	6313      	str	r3, [r2, #48]	@ 0x30
 8008836:	4b12      	ldr	r3, [pc, #72]	@ (8008880 <HAL_UART_MspInit+0x98>)
 8008838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	60fb      	str	r3, [r7, #12]
 8008840:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8008842:	230c      	movs	r3, #12
 8008844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008846:	2302      	movs	r3, #2
 8008848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800884a:	2300      	movs	r3, #0
 800884c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800884e:	2300      	movs	r3, #0
 8008850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008852:	2307      	movs	r3, #7
 8008854:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008856:	f107 0314 	add.w	r3, r7, #20
 800885a:	4619      	mov	r1, r3
 800885c:	4809      	ldr	r0, [pc, #36]	@ (8008884 <HAL_UART_MspInit+0x9c>)
 800885e:	f000 fecf 	bl	8009600 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008862:	2200      	movs	r2, #0
 8008864:	2100      	movs	r1, #0
 8008866:	2026      	movs	r0, #38	@ 0x26
 8008868:	f000 fb0b 	bl	8008e82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800886c:	2026      	movs	r0, #38	@ 0x26
 800886e:	f000 fb24 	bl	8008eba <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8008872:	bf00      	nop
 8008874:	3728      	adds	r7, #40	@ 0x28
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	40004400 	.word	0x40004400
 8008880:	40023800 	.word	0x40023800
 8008884:	40020000 	.word	0x40020000

08008888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008888:	b480      	push	{r7}
 800888a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800888c:	bf00      	nop
 800888e:	e7fd      	b.n	800888c <NMI_Handler+0x4>

08008890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008890:	b480      	push	{r7}
 8008892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008894:	bf00      	nop
 8008896:	e7fd      	b.n	8008894 <HardFault_Handler+0x4>

08008898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008898:	b480      	push	{r7}
 800889a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800889c:	bf00      	nop
 800889e:	e7fd      	b.n	800889c <MemManage_Handler+0x4>

080088a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80088a0:	b480      	push	{r7}
 80088a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80088a4:	bf00      	nop
 80088a6:	e7fd      	b.n	80088a4 <BusFault_Handler+0x4>

080088a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80088a8:	b480      	push	{r7}
 80088aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80088ac:	bf00      	nop
 80088ae:	e7fd      	b.n	80088ac <UsageFault_Handler+0x4>

080088b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80088b4:	bf00      	nop
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80088be:	b480      	push	{r7}
 80088c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80088c2:	bf00      	nop
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80088cc:	b480      	push	{r7}
 80088ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80088d0:	bf00      	nop
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80088de:	f000 f99b 	bl	8008c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80088e2:	bf00      	nop
 80088e4:	bd80      	pop	{r7, pc}
	...

080088e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80088ec:	4802      	ldr	r0, [pc, #8]	@ (80088f8 <TIM2_IRQHandler+0x10>)
 80088ee:	f004 fca1 	bl	800d234 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80088f2:	bf00      	nop
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20000a84 	.word	0x20000a84

080088fc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8008900:	4802      	ldr	r0, [pc, #8]	@ (800890c <I2C1_EV_IRQHandler+0x10>)
 8008902:	f001 fe29 	bl	800a558 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8008906:	bf00      	nop
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	20000a30 	.word	0x20000a30

08008910 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8008914:	4802      	ldr	r0, [pc, #8]	@ (8008920 <I2C1_ER_IRQHandler+0x10>)
 8008916:	f001 ff72 	bl	800a7fe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800891a:	bf00      	nop
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	20000a30 	.word	0x20000a30

08008924 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008928:	4802      	ldr	r0, [pc, #8]	@ (8008934 <USART2_IRQHandler+0x10>)
 800892a:	f005 f977 	bl	800dc1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800892e:	bf00      	nop
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	20000acc 	.word	0x20000acc

08008938 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800893c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8008940:	f001 f82e 	bl	80099a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008944:	bf00      	nop
 8008946:	bd80      	pop	{r7, pc}

08008948 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008954:	2300      	movs	r3, #0
 8008956:	617b      	str	r3, [r7, #20]
 8008958:	e00a      	b.n	8008970 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800895a:	f3af 8000 	nop.w
 800895e:	4601      	mov	r1, r0
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	1c5a      	adds	r2, r3, #1
 8008964:	60ba      	str	r2, [r7, #8]
 8008966:	b2ca      	uxtb	r2, r1
 8008968:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	3301      	adds	r3, #1
 800896e:	617b      	str	r3, [r7, #20]
 8008970:	697a      	ldr	r2, [r7, #20]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	429a      	cmp	r2, r3
 8008976:	dbf0      	blt.n	800895a <_read+0x12>
  }

  return len;
 8008978:	687b      	ldr	r3, [r7, #4]
}
 800897a:	4618      	mov	r0, r3
 800897c:	3718      	adds	r7, #24
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b086      	sub	sp, #24
 8008986:	af00      	add	r7, sp, #0
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800898e:	2300      	movs	r3, #0
 8008990:	617b      	str	r3, [r7, #20]
 8008992:	e009      	b.n	80089a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	1c5a      	adds	r2, r3, #1
 8008998:	60ba      	str	r2, [r7, #8]
 800899a:	781b      	ldrb	r3, [r3, #0]
 800899c:	4618      	mov	r0, r3
 800899e:	f7fb f9bd 	bl	8003d1c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	3301      	adds	r3, #1
 80089a6:	617b      	str	r3, [r7, #20]
 80089a8:	697a      	ldr	r2, [r7, #20]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	dbf1      	blt.n	8008994 <_write+0x12>
  }
  return len;
 80089b0:	687b      	ldr	r3, [r7, #4]
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3718      	adds	r7, #24
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <_close>:

int _close(int file)
{
 80089ba:	b480      	push	{r7}
 80089bc:	b083      	sub	sp, #12
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80089c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	370c      	adds	r7, #12
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr

080089d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
 80089da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80089e2:	605a      	str	r2, [r3, #4]
  return 0;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	370c      	adds	r7, #12
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr

080089f2 <_isatty>:

int _isatty(int file)
{
 80089f2:	b480      	push	{r7}
 80089f4:	b083      	sub	sp, #12
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80089fa:	2301      	movs	r3, #1
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b085      	sub	sp, #20
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	60f8      	str	r0, [r7, #12]
 8008a10:	60b9      	str	r1, [r7, #8]
 8008a12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3714      	adds	r7, #20
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr
	...

08008a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b086      	sub	sp, #24
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008a2c:	4a14      	ldr	r2, [pc, #80]	@ (8008a80 <_sbrk+0x5c>)
 8008a2e:	4b15      	ldr	r3, [pc, #84]	@ (8008a84 <_sbrk+0x60>)
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008a38:	4b13      	ldr	r3, [pc, #76]	@ (8008a88 <_sbrk+0x64>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d102      	bne.n	8008a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008a40:	4b11      	ldr	r3, [pc, #68]	@ (8008a88 <_sbrk+0x64>)
 8008a42:	4a12      	ldr	r2, [pc, #72]	@ (8008a8c <_sbrk+0x68>)
 8008a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008a46:	4b10      	ldr	r3, [pc, #64]	@ (8008a88 <_sbrk+0x64>)
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	693a      	ldr	r2, [r7, #16]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d207      	bcs.n	8008a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008a54:	f006 fa52 	bl	800eefc <__errno>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	220c      	movs	r2, #12
 8008a5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008a5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008a62:	e009      	b.n	8008a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008a64:	4b08      	ldr	r3, [pc, #32]	@ (8008a88 <_sbrk+0x64>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008a6a:	4b07      	ldr	r3, [pc, #28]	@ (8008a88 <_sbrk+0x64>)
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	4413      	add	r3, r2
 8008a72:	4a05      	ldr	r2, [pc, #20]	@ (8008a88 <_sbrk+0x64>)
 8008a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008a76:	68fb      	ldr	r3, [r7, #12]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3718      	adds	r7, #24
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	20018000 	.word	0x20018000
 8008a84:	00000400 	.word	0x00000400
 8008a88:	2000121c 	.word	0x2000121c
 8008a8c:	20001390 	.word	0x20001390

08008a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008a90:	b480      	push	{r7}
 8008a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008a94:	4b06      	ldr	r3, [pc, #24]	@ (8008ab0 <SystemInit+0x20>)
 8008a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a9a:	4a05      	ldr	r2, [pc, #20]	@ (8008ab0 <SystemInit+0x20>)
 8008a9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008aa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008aa4:	bf00      	nop
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	e000ed00 	.word	0xe000ed00

08008ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8008ab4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008aec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008ab8:	f7ff ffea 	bl	8008a90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008abc:	480c      	ldr	r0, [pc, #48]	@ (8008af0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008abe:	490d      	ldr	r1, [pc, #52]	@ (8008af4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8008af8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008ac4:	e002      	b.n	8008acc <LoopCopyDataInit>

08008ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008aca:	3304      	adds	r3, #4

08008acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008ad0:	d3f9      	bcc.n	8008ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8008afc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008ad4:	4c0a      	ldr	r4, [pc, #40]	@ (8008b00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8008ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008ad8:	e001      	b.n	8008ade <LoopFillZerobss>

08008ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008adc:	3204      	adds	r2, #4

08008ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008ae0:	d3fb      	bcc.n	8008ada <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8008ae2:	f006 fa11 	bl	800ef08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008ae6:	f7fb fa83 	bl	8003ff0 <main>
  bx  lr    
 8008aea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8008aec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8008af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008af4:	200005bc 	.word	0x200005bc
  ldr r2, =_sidata
 8008af8:	08010040 	.word	0x08010040
  ldr r2, =_sbss
 8008afc:	200005bc 	.word	0x200005bc
  ldr r4, =_ebss
 8008b00:	20001390 	.word	0x20001390

08008b04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008b04:	e7fe      	b.n	8008b04 <ADC_IRQHandler>
	...

08008b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8008b48 <HAL_Init+0x40>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a0d      	ldr	r2, [pc, #52]	@ (8008b48 <HAL_Init+0x40>)
 8008b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008b16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008b18:	4b0b      	ldr	r3, [pc, #44]	@ (8008b48 <HAL_Init+0x40>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8008b48 <HAL_Init+0x40>)
 8008b1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008b22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008b24:	4b08      	ldr	r3, [pc, #32]	@ (8008b48 <HAL_Init+0x40>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a07      	ldr	r2, [pc, #28]	@ (8008b48 <HAL_Init+0x40>)
 8008b2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008b30:	2003      	movs	r0, #3
 8008b32:	f000 f99b 	bl	8008e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008b36:	2000      	movs	r0, #0
 8008b38:	f000 f83e 	bl	8008bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008b3c:	f7ff fdb6 	bl	80086ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop
 8008b48:	40023c00 	.word	0x40023c00

08008b4c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8008b50:	4b11      	ldr	r3, [pc, #68]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b52:	4a12      	ldr	r2, [pc, #72]	@ (8008b9c <HAL_DeInit+0x50>)
 8008b54:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8008b56:	4b10      	ldr	r3, [pc, #64]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b58:	2200      	movs	r2, #0
 8008b5a:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8008b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b5e:	4a10      	ldr	r2, [pc, #64]	@ (8008ba0 <HAL_DeInit+0x54>)
 8008b60:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8008b62:	4b0d      	ldr	r3, [pc, #52]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8008b68:	4b0b      	ldr	r3, [pc, #44]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8008ba4 <HAL_DeInit+0x58>)
 8008b6c:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8008b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8008b74:	4b08      	ldr	r3, [pc, #32]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b76:	2280      	movs	r2, #128	@ 0x80
 8008b78:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8008b7a:	4b07      	ldr	r3, [pc, #28]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8008b80:	4b05      	ldr	r3, [pc, #20]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008b86:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8008b88:	4b03      	ldr	r3, [pc, #12]	@ (8008b98 <HAL_DeInit+0x4c>)
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8008b8e:	f000 f80b 	bl	8008ba8 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	40023800 	.word	0x40023800
 8008b9c:	10e2c80f 	.word	0x10e2c80f
 8008ba0:	00077931 	.word	0x00077931
 8008ba4:	0060109f 	.word	0x0060109f

08008ba8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8008bac:	bf00      	nop
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
	...

08008bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008bc0:	4b12      	ldr	r3, [pc, #72]	@ (8008c0c <HAL_InitTick+0x54>)
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	4b12      	ldr	r3, [pc, #72]	@ (8008c10 <HAL_InitTick+0x58>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	4619      	mov	r1, r3
 8008bca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8008bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f000 f981 	bl	8008ede <HAL_SYSTICK_Config>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d001      	beq.n	8008be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e00e      	b.n	8008c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2b0f      	cmp	r3, #15
 8008bea:	d80a      	bhi.n	8008c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008bec:	2200      	movs	r2, #0
 8008bee:	6879      	ldr	r1, [r7, #4]
 8008bf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008bf4:	f000 f945 	bl	8008e82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008bf8:	4a06      	ldr	r2, [pc, #24]	@ (8008c14 <HAL_InitTick+0x5c>)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	e000      	b.n	8008c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	20000554 	.word	0x20000554
 8008c10:	2000055c 	.word	0x2000055c
 8008c14:	20000558 	.word	0x20000558

08008c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008c1c:	4b06      	ldr	r3, [pc, #24]	@ (8008c38 <HAL_IncTick+0x20>)
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	461a      	mov	r2, r3
 8008c22:	4b06      	ldr	r3, [pc, #24]	@ (8008c3c <HAL_IncTick+0x24>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4413      	add	r3, r2
 8008c28:	4a04      	ldr	r2, [pc, #16]	@ (8008c3c <HAL_IncTick+0x24>)
 8008c2a:	6013      	str	r3, [r2, #0]
}
 8008c2c:	bf00      	nop
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	2000055c 	.word	0x2000055c
 8008c3c:	20001220 	.word	0x20001220

08008c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008c40:	b480      	push	{r7}
 8008c42:	af00      	add	r7, sp, #0
  return uwTick;
 8008c44:	4b03      	ldr	r3, [pc, #12]	@ (8008c54 <HAL_GetTick+0x14>)
 8008c46:	681b      	ldr	r3, [r3, #0]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop
 8008c54:	20001220 	.word	0x20001220

08008c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008c60:	f7ff ffee 	bl	8008c40 <HAL_GetTick>
 8008c64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c70:	d005      	beq.n	8008c7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008c72:	4b0a      	ldr	r3, [pc, #40]	@ (8008c9c <HAL_Delay+0x44>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	4413      	add	r3, r2
 8008c7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008c7e:	bf00      	nop
 8008c80:	f7ff ffde 	bl	8008c40 <HAL_GetTick>
 8008c84:	4602      	mov	r2, r0
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d8f7      	bhi.n	8008c80 <HAL_Delay+0x28>
  {
  }
}
 8008c90:	bf00      	nop
 8008c92:	bf00      	nop
 8008c94:	3710      	adds	r7, #16
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	2000055c 	.word	0x2000055c

08008ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f003 0307 	and.w	r3, r3, #7
 8008cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8008ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008cc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008cd2:	4a04      	ldr	r2, [pc, #16]	@ (8008ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	60d3      	str	r3, [r2, #12]
}
 8008cd8:	bf00      	nop
 8008cda:	3714      	adds	r7, #20
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	e000ed00 	.word	0xe000ed00

08008ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008cec:	4b04      	ldr	r3, [pc, #16]	@ (8008d00 <__NVIC_GetPriorityGrouping+0x18>)
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	0a1b      	lsrs	r3, r3, #8
 8008cf2:	f003 0307 	and.w	r3, r3, #7
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	e000ed00 	.word	0xe000ed00

08008d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	db0b      	blt.n	8008d2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d16:	79fb      	ldrb	r3, [r7, #7]
 8008d18:	f003 021f 	and.w	r2, r3, #31
 8008d1c:	4907      	ldr	r1, [pc, #28]	@ (8008d3c <__NVIC_EnableIRQ+0x38>)
 8008d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d22:	095b      	lsrs	r3, r3, #5
 8008d24:	2001      	movs	r0, #1
 8008d26:	fa00 f202 	lsl.w	r2, r0, r2
 8008d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008d2e:	bf00      	nop
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	e000e100 	.word	0xe000e100

08008d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	4603      	mov	r3, r0
 8008d48:	6039      	str	r1, [r7, #0]
 8008d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	db0a      	blt.n	8008d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	b2da      	uxtb	r2, r3
 8008d58:	490c      	ldr	r1, [pc, #48]	@ (8008d8c <__NVIC_SetPriority+0x4c>)
 8008d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d5e:	0112      	lsls	r2, r2, #4
 8008d60:	b2d2      	uxtb	r2, r2
 8008d62:	440b      	add	r3, r1
 8008d64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008d68:	e00a      	b.n	8008d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	b2da      	uxtb	r2, r3
 8008d6e:	4908      	ldr	r1, [pc, #32]	@ (8008d90 <__NVIC_SetPriority+0x50>)
 8008d70:	79fb      	ldrb	r3, [r7, #7]
 8008d72:	f003 030f 	and.w	r3, r3, #15
 8008d76:	3b04      	subs	r3, #4
 8008d78:	0112      	lsls	r2, r2, #4
 8008d7a:	b2d2      	uxtb	r2, r2
 8008d7c:	440b      	add	r3, r1
 8008d7e:	761a      	strb	r2, [r3, #24]
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr
 8008d8c:	e000e100 	.word	0xe000e100
 8008d90:	e000ed00 	.word	0xe000ed00

08008d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b089      	sub	sp, #36	@ 0x24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f003 0307 	and.w	r3, r3, #7
 8008da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	f1c3 0307 	rsb	r3, r3, #7
 8008dae:	2b04      	cmp	r3, #4
 8008db0:	bf28      	it	cs
 8008db2:	2304      	movcs	r3, #4
 8008db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008db6:	69fb      	ldr	r3, [r7, #28]
 8008db8:	3304      	adds	r3, #4
 8008dba:	2b06      	cmp	r3, #6
 8008dbc:	d902      	bls.n	8008dc4 <NVIC_EncodePriority+0x30>
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	3b03      	subs	r3, #3
 8008dc2:	e000      	b.n	8008dc6 <NVIC_EncodePriority+0x32>
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008dc8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd2:	43da      	mvns	r2, r3
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	401a      	ands	r2, r3
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008ddc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	fa01 f303 	lsl.w	r3, r1, r3
 8008de6:	43d9      	mvns	r1, r3
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008dec:	4313      	orrs	r3, r2
         );
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3724      	adds	r7, #36	@ 0x24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
	...

08008dfc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8008e00:	f3bf 8f4f 	dsb	sy
}
 8008e04:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008e06:	4b06      	ldr	r3, [pc, #24]	@ (8008e20 <__NVIC_SystemReset+0x24>)
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008e0e:	4904      	ldr	r1, [pc, #16]	@ (8008e20 <__NVIC_SystemReset+0x24>)
 8008e10:	4b04      	ldr	r3, [pc, #16]	@ (8008e24 <__NVIC_SystemReset+0x28>)
 8008e12:	4313      	orrs	r3, r2
 8008e14:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008e16:	f3bf 8f4f 	dsb	sy
}
 8008e1a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008e1c:	bf00      	nop
 8008e1e:	e7fd      	b.n	8008e1c <__NVIC_SystemReset+0x20>
 8008e20:	e000ed00 	.word	0xe000ed00
 8008e24:	05fa0004 	.word	0x05fa0004

08008e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b082      	sub	sp, #8
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	3b01      	subs	r3, #1
 8008e34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e38:	d301      	bcc.n	8008e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e00f      	b.n	8008e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8008e68 <SysTick_Config+0x40>)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	3b01      	subs	r3, #1
 8008e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008e46:	210f      	movs	r1, #15
 8008e48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e4c:	f7ff ff78 	bl	8008d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008e50:	4b05      	ldr	r3, [pc, #20]	@ (8008e68 <SysTick_Config+0x40>)
 8008e52:	2200      	movs	r2, #0
 8008e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008e56:	4b04      	ldr	r3, [pc, #16]	@ (8008e68 <SysTick_Config+0x40>)
 8008e58:	2207      	movs	r2, #7
 8008e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3708      	adds	r7, #8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	e000e010 	.word	0xe000e010

08008e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff ff13 	bl	8008ca0 <__NVIC_SetPriorityGrouping>
}
 8008e7a:	bf00      	nop
 8008e7c:	3708      	adds	r7, #8
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b086      	sub	sp, #24
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	4603      	mov	r3, r0
 8008e8a:	60b9      	str	r1, [r7, #8]
 8008e8c:	607a      	str	r2, [r7, #4]
 8008e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008e90:	2300      	movs	r3, #0
 8008e92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008e94:	f7ff ff28 	bl	8008ce8 <__NVIC_GetPriorityGrouping>
 8008e98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	68b9      	ldr	r1, [r7, #8]
 8008e9e:	6978      	ldr	r0, [r7, #20]
 8008ea0:	f7ff ff78 	bl	8008d94 <NVIC_EncodePriority>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008eaa:	4611      	mov	r1, r2
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7ff ff47 	bl	8008d40 <__NVIC_SetPriority>
}
 8008eb2:	bf00      	nop
 8008eb4:	3718      	adds	r7, #24
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b082      	sub	sp, #8
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff ff1b 	bl	8008d04 <__NVIC_EnableIRQ>
}
 8008ece:	bf00      	nop
 8008ed0:	3708      	adds	r7, #8
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}

08008ed6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8008eda:	f7ff ff8f 	bl	8008dfc <__NVIC_SystemReset>

08008ede <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b082      	sub	sp, #8
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f7ff ff9e 	bl	8008e28 <SysTick_Config>
 8008eec:	4603      	mov	r3, r0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f02:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008f04:	f7ff fe9c 	bl	8008c40 <HAL_GetTick>
 8008f08:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	d008      	beq.n	8008f28 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2280      	movs	r2, #128	@ 0x80
 8008f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e052      	b.n	8008fce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f022 0216 	bic.w	r2, r2, #22
 8008f36:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	695a      	ldr	r2, [r3, #20]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f46:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d103      	bne.n	8008f58 <HAL_DMA_Abort+0x62>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d007      	beq.n	8008f68 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 0208 	bic.w	r2, r2, #8
 8008f66:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 0201 	bic.w	r2, r2, #1
 8008f76:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008f78:	e013      	b.n	8008fa2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f7a:	f7ff fe61 	bl	8008c40 <HAL_GetTick>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	1ad3      	subs	r3, r2, r3
 8008f84:	2b05      	cmp	r3, #5
 8008f86:	d90c      	bls.n	8008fa2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2220      	movs	r2, #32
 8008f8c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2203      	movs	r2, #3
 8008f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008f9e:	2303      	movs	r3, #3
 8008fa0:	e015      	b.n	8008fce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 0301 	and.w	r3, r3, #1
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1e4      	bne.n	8008f7a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fb4:	223f      	movs	r2, #63	@ 0x3f
 8008fb6:	409a      	lsls	r2, r3
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008fcc:	2300      	movs	r3, #0
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3710      	adds	r7, #16
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}

08008fd6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008fd6:	b480      	push	{r7}
 8008fd8:	b083      	sub	sp, #12
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d004      	beq.n	8008ff4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2280      	movs	r2, #128	@ 0x80
 8008fee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e00c      	b.n	800900e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2205      	movs	r2, #5
 8008ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f022 0201 	bic.w	r2, r2, #1
 800900a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800901a:	b480      	push	{r7}
 800901c:	b083      	sub	sp, #12
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009028:	b2db      	uxtb	r3, r3
}
 800902a:	4618      	mov	r0, r3
 800902c:	370c      	adds	r7, #12
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
	...

08009038 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009046:	4b23      	ldr	r3, [pc, #140]	@ (80090d4 <HAL_FLASH_Program+0x9c>)
 8009048:	7e1b      	ldrb	r3, [r3, #24]
 800904a:	2b01      	cmp	r3, #1
 800904c:	d101      	bne.n	8009052 <HAL_FLASH_Program+0x1a>
 800904e:	2302      	movs	r3, #2
 8009050:	e03b      	b.n	80090ca <HAL_FLASH_Program+0x92>
 8009052:	4b20      	ldr	r3, [pc, #128]	@ (80090d4 <HAL_FLASH_Program+0x9c>)
 8009054:	2201      	movs	r2, #1
 8009056:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009058:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800905c:	f000 f870 	bl	8009140 <FLASH_WaitForLastOperation>
 8009060:	4603      	mov	r3, r0
 8009062:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8009064:	7dfb      	ldrb	r3, [r7, #23]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d12b      	bne.n	80090c2 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d105      	bne.n	800907c <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8009070:	783b      	ldrb	r3, [r7, #0]
 8009072:	4619      	mov	r1, r3
 8009074:	68b8      	ldr	r0, [r7, #8]
 8009076:	f000 f91b 	bl	80092b0 <FLASH_Program_Byte>
 800907a:	e016      	b.n	80090aa <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2b01      	cmp	r3, #1
 8009080:	d105      	bne.n	800908e <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8009082:	883b      	ldrh	r3, [r7, #0]
 8009084:	4619      	mov	r1, r3
 8009086:	68b8      	ldr	r0, [r7, #8]
 8009088:	f000 f8ee 	bl	8009268 <FLASH_Program_HalfWord>
 800908c:	e00d      	b.n	80090aa <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2b02      	cmp	r3, #2
 8009092:	d105      	bne.n	80090a0 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	4619      	mov	r1, r3
 8009098:	68b8      	ldr	r0, [r7, #8]
 800909a:	f000 f8c3 	bl	8009224 <FLASH_Program_Word>
 800909e:	e004      	b.n	80090aa <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80090a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090a4:	68b8      	ldr	r0, [r7, #8]
 80090a6:	f000 f88b 	bl	80091c0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80090aa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80090ae:	f000 f847 	bl	8009140 <FLASH_WaitForLastOperation>
 80090b2:	4603      	mov	r3, r0
 80090b4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80090b6:	4b08      	ldr	r3, [pc, #32]	@ (80090d8 <HAL_FLASH_Program+0xa0>)
 80090b8:	691b      	ldr	r3, [r3, #16]
 80090ba:	4a07      	ldr	r2, [pc, #28]	@ (80090d8 <HAL_FLASH_Program+0xa0>)
 80090bc:	f023 0301 	bic.w	r3, r3, #1
 80090c0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80090c2:	4b04      	ldr	r3, [pc, #16]	@ (80090d4 <HAL_FLASH_Program+0x9c>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	761a      	strb	r2, [r3, #24]

  return status;
 80090c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3718      	adds	r7, #24
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	20001224 	.word	0x20001224
 80090d8:	40023c00 	.word	0x40023c00

080090dc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80090e2:	2300      	movs	r3, #0
 80090e4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80090e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009114 <HAL_FLASH_Unlock+0x38>)
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	da0b      	bge.n	8009106 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80090ee:	4b09      	ldr	r3, [pc, #36]	@ (8009114 <HAL_FLASH_Unlock+0x38>)
 80090f0:	4a09      	ldr	r2, [pc, #36]	@ (8009118 <HAL_FLASH_Unlock+0x3c>)
 80090f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80090f4:	4b07      	ldr	r3, [pc, #28]	@ (8009114 <HAL_FLASH_Unlock+0x38>)
 80090f6:	4a09      	ldr	r2, [pc, #36]	@ (800911c <HAL_FLASH_Unlock+0x40>)
 80090f8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80090fa:	4b06      	ldr	r3, [pc, #24]	@ (8009114 <HAL_FLASH_Unlock+0x38>)
 80090fc:	691b      	ldr	r3, [r3, #16]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	da01      	bge.n	8009106 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8009106:	79fb      	ldrb	r3, [r7, #7]
}
 8009108:	4618      	mov	r0, r3
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	40023c00 	.word	0x40023c00
 8009118:	45670123 	.word	0x45670123
 800911c:	cdef89ab 	.word	0xcdef89ab

08009120 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8009120:	b480      	push	{r7}
 8009122:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8009124:	4b05      	ldr	r3, [pc, #20]	@ (800913c <HAL_FLASH_Lock+0x1c>)
 8009126:	691b      	ldr	r3, [r3, #16]
 8009128:	4a04      	ldr	r2, [pc, #16]	@ (800913c <HAL_FLASH_Lock+0x1c>)
 800912a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800912e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8009130:	2300      	movs	r3, #0
}
 8009132:	4618      	mov	r0, r3
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr
 800913c:	40023c00 	.word	0x40023c00

08009140 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009148:	2300      	movs	r3, #0
 800914a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800914c:	4b1a      	ldr	r3, [pc, #104]	@ (80091b8 <FLASH_WaitForLastOperation+0x78>)
 800914e:	2200      	movs	r2, #0
 8009150:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8009152:	f7ff fd75 	bl	8008c40 <HAL_GetTick>
 8009156:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8009158:	e010      	b.n	800917c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009160:	d00c      	beq.n	800917c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d007      	beq.n	8009178 <FLASH_WaitForLastOperation+0x38>
 8009168:	f7ff fd6a 	bl	8008c40 <HAL_GetTick>
 800916c:	4602      	mov	r2, r0
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	1ad3      	subs	r3, r2, r3
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	429a      	cmp	r2, r3
 8009176:	d201      	bcs.n	800917c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8009178:	2303      	movs	r3, #3
 800917a:	e019      	b.n	80091b0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800917c:	4b0f      	ldr	r3, [pc, #60]	@ (80091bc <FLASH_WaitForLastOperation+0x7c>)
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009184:	2b00      	cmp	r3, #0
 8009186:	d1e8      	bne.n	800915a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8009188:	4b0c      	ldr	r3, [pc, #48]	@ (80091bc <FLASH_WaitForLastOperation+0x7c>)
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	f003 0301 	and.w	r3, r3, #1
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009194:	4b09      	ldr	r3, [pc, #36]	@ (80091bc <FLASH_WaitForLastOperation+0x7c>)
 8009196:	2201      	movs	r2, #1
 8009198:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800919a:	4b08      	ldr	r3, [pc, #32]	@ (80091bc <FLASH_WaitForLastOperation+0x7c>)
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d003      	beq.n	80091ae <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80091a6:	f000 f8a5 	bl	80092f4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e000      	b.n	80091b0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80091ae:	2300      	movs	r3, #0

}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	20001224 	.word	0x20001224
 80091bc:	40023c00 	.word	0x40023c00

080091c0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b085      	sub	sp, #20
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80091cc:	4b14      	ldr	r3, [pc, #80]	@ (8009220 <FLASH_Program_DoubleWord+0x60>)
 80091ce:	691b      	ldr	r3, [r3, #16]
 80091d0:	4a13      	ldr	r2, [pc, #76]	@ (8009220 <FLASH_Program_DoubleWord+0x60>)
 80091d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80091d8:	4b11      	ldr	r3, [pc, #68]	@ (8009220 <FLASH_Program_DoubleWord+0x60>)
 80091da:	691b      	ldr	r3, [r3, #16]
 80091dc:	4a10      	ldr	r2, [pc, #64]	@ (8009220 <FLASH_Program_DoubleWord+0x60>)
 80091de:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80091e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80091e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009220 <FLASH_Program_DoubleWord+0x60>)
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	4a0d      	ldr	r2, [pc, #52]	@ (8009220 <FLASH_Program_DoubleWord+0x60>)
 80091ea:	f043 0301 	orr.w	r3, r3, #1
 80091ee:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	683a      	ldr	r2, [r7, #0]
 80091f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80091f6:	f3bf 8f6f 	isb	sy
}
 80091fa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80091fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009200:	f04f 0200 	mov.w	r2, #0
 8009204:	f04f 0300 	mov.w	r3, #0
 8009208:	000a      	movs	r2, r1
 800920a:	2300      	movs	r3, #0
 800920c:	68f9      	ldr	r1, [r7, #12]
 800920e:	3104      	adds	r1, #4
 8009210:	4613      	mov	r3, r2
 8009212:	600b      	str	r3, [r1, #0]
}
 8009214:	bf00      	nop
 8009216:	3714      	adds	r7, #20
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	40023c00 	.word	0x40023c00

08009224 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800922e:	4b0d      	ldr	r3, [pc, #52]	@ (8009264 <FLASH_Program_Word+0x40>)
 8009230:	691b      	ldr	r3, [r3, #16]
 8009232:	4a0c      	ldr	r2, [pc, #48]	@ (8009264 <FLASH_Program_Word+0x40>)
 8009234:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009238:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800923a:	4b0a      	ldr	r3, [pc, #40]	@ (8009264 <FLASH_Program_Word+0x40>)
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	4a09      	ldr	r2, [pc, #36]	@ (8009264 <FLASH_Program_Word+0x40>)
 8009240:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009244:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009246:	4b07      	ldr	r3, [pc, #28]	@ (8009264 <FLASH_Program_Word+0x40>)
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	4a06      	ldr	r2, [pc, #24]	@ (8009264 <FLASH_Program_Word+0x40>)
 800924c:	f043 0301 	orr.w	r3, r3, #1
 8009250:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	683a      	ldr	r2, [r7, #0]
 8009256:	601a      	str	r2, [r3, #0]
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	40023c00 	.word	0x40023c00

08009268 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	460b      	mov	r3, r1
 8009272:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009274:	4b0d      	ldr	r3, [pc, #52]	@ (80092ac <FLASH_Program_HalfWord+0x44>)
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	4a0c      	ldr	r2, [pc, #48]	@ (80092ac <FLASH_Program_HalfWord+0x44>)
 800927a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800927e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8009280:	4b0a      	ldr	r3, [pc, #40]	@ (80092ac <FLASH_Program_HalfWord+0x44>)
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	4a09      	ldr	r2, [pc, #36]	@ (80092ac <FLASH_Program_HalfWord+0x44>)
 8009286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800928a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800928c:	4b07      	ldr	r3, [pc, #28]	@ (80092ac <FLASH_Program_HalfWord+0x44>)
 800928e:	691b      	ldr	r3, [r3, #16]
 8009290:	4a06      	ldr	r2, [pc, #24]	@ (80092ac <FLASH_Program_HalfWord+0x44>)
 8009292:	f043 0301 	orr.w	r3, r3, #1
 8009296:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	887a      	ldrh	r2, [r7, #2]
 800929c:	801a      	strh	r2, [r3, #0]
}
 800929e:	bf00      	nop
 80092a0:	370c      	adds	r7, #12
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	40023c00 	.word	0x40023c00

080092b0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	460b      	mov	r3, r1
 80092ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80092bc:	4b0c      	ldr	r3, [pc, #48]	@ (80092f0 <FLASH_Program_Byte+0x40>)
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	4a0b      	ldr	r2, [pc, #44]	@ (80092f0 <FLASH_Program_Byte+0x40>)
 80092c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80092c8:	4b09      	ldr	r3, [pc, #36]	@ (80092f0 <FLASH_Program_Byte+0x40>)
 80092ca:	4a09      	ldr	r2, [pc, #36]	@ (80092f0 <FLASH_Program_Byte+0x40>)
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80092d0:	4b07      	ldr	r3, [pc, #28]	@ (80092f0 <FLASH_Program_Byte+0x40>)
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	4a06      	ldr	r2, [pc, #24]	@ (80092f0 <FLASH_Program_Byte+0x40>)
 80092d6:	f043 0301 	orr.w	r3, r3, #1
 80092da:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	78fa      	ldrb	r2, [r7, #3]
 80092e0:	701a      	strb	r2, [r3, #0]
}
 80092e2:	bf00      	nop
 80092e4:	370c      	adds	r7, #12
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr
 80092ee:	bf00      	nop
 80092f0:	40023c00 	.word	0x40023c00

080092f4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80092f4:	b480      	push	{r7}
 80092f6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80092f8:	4b2f      	ldr	r3, [pc, #188]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	f003 0310 	and.w	r3, r3, #16
 8009300:	2b00      	cmp	r3, #0
 8009302:	d008      	beq.n	8009316 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8009304:	4b2d      	ldr	r3, [pc, #180]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 8009306:	69db      	ldr	r3, [r3, #28]
 8009308:	f043 0310 	orr.w	r3, r3, #16
 800930c:	4a2b      	ldr	r2, [pc, #172]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 800930e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8009310:	4b29      	ldr	r3, [pc, #164]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009312:	2210      	movs	r2, #16
 8009314:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8009316:	4b28      	ldr	r3, [pc, #160]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	f003 0320 	and.w	r3, r3, #32
 800931e:	2b00      	cmp	r3, #0
 8009320:	d008      	beq.n	8009334 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8009322:	4b26      	ldr	r3, [pc, #152]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 8009324:	69db      	ldr	r3, [r3, #28]
 8009326:	f043 0308 	orr.w	r3, r3, #8
 800932a:	4a24      	ldr	r2, [pc, #144]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 800932c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800932e:	4b22      	ldr	r3, [pc, #136]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009330:	2220      	movs	r2, #32
 8009332:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8009334:	4b20      	ldr	r3, [pc, #128]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800933c:	2b00      	cmp	r3, #0
 800933e:	d008      	beq.n	8009352 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8009340:	4b1e      	ldr	r3, [pc, #120]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 8009342:	69db      	ldr	r3, [r3, #28]
 8009344:	f043 0304 	orr.w	r3, r3, #4
 8009348:	4a1c      	ldr	r2, [pc, #112]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 800934a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800934c:	4b1a      	ldr	r3, [pc, #104]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 800934e:	2240      	movs	r2, #64	@ 0x40
 8009350:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8009352:	4b19      	ldr	r3, [pc, #100]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800935a:	2b00      	cmp	r3, #0
 800935c:	d008      	beq.n	8009370 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800935e:	4b17      	ldr	r3, [pc, #92]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	f043 0302 	orr.w	r3, r3, #2
 8009366:	4a15      	ldr	r2, [pc, #84]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 8009368:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800936a:	4b13      	ldr	r3, [pc, #76]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 800936c:	2280      	movs	r2, #128	@ 0x80
 800936e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8009370:	4b11      	ldr	r3, [pc, #68]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009378:	2b00      	cmp	r3, #0
 800937a:	d009      	beq.n	8009390 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800937c:	4b0f      	ldr	r3, [pc, #60]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 800937e:	69db      	ldr	r3, [r3, #28]
 8009380:	f043 0301 	orr.w	r3, r3, #1
 8009384:	4a0d      	ldr	r2, [pc, #52]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 8009386:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8009388:	4b0b      	ldr	r3, [pc, #44]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 800938a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800938e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8009390:	4b09      	ldr	r3, [pc, #36]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	f003 0302 	and.w	r3, r3, #2
 8009398:	2b00      	cmp	r3, #0
 800939a:	d008      	beq.n	80093ae <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800939c:	4b07      	ldr	r3, [pc, #28]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 800939e:	69db      	ldr	r3, [r3, #28]
 80093a0:	f043 0320 	orr.w	r3, r3, #32
 80093a4:	4a05      	ldr	r2, [pc, #20]	@ (80093bc <FLASH_SetErrorCode+0xc8>)
 80093a6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80093a8:	4b03      	ldr	r3, [pc, #12]	@ (80093b8 <FLASH_SetErrorCode+0xc4>)
 80093aa:	2202      	movs	r2, #2
 80093ac:	60da      	str	r2, [r3, #12]
  }
}
 80093ae:	bf00      	nop
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr
 80093b8:	40023c00 	.word	0x40023c00
 80093bc:	20001224 	.word	0x20001224

080093c0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80093ca:	2300      	movs	r3, #0
 80093cc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80093ce:	4b31      	ldr	r3, [pc, #196]	@ (8009494 <HAL_FLASHEx_Erase+0xd4>)
 80093d0:	7e1b      	ldrb	r3, [r3, #24]
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d101      	bne.n	80093da <HAL_FLASHEx_Erase+0x1a>
 80093d6:	2302      	movs	r3, #2
 80093d8:	e058      	b.n	800948c <HAL_FLASHEx_Erase+0xcc>
 80093da:	4b2e      	ldr	r3, [pc, #184]	@ (8009494 <HAL_FLASHEx_Erase+0xd4>)
 80093dc:	2201      	movs	r2, #1
 80093de:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80093e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80093e4:	f7ff feac 	bl	8009140 <FLASH_WaitForLastOperation>
 80093e8:	4603      	mov	r3, r0
 80093ea:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80093ec:	7bfb      	ldrb	r3, [r7, #15]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d148      	bne.n	8009484 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093f8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d115      	bne.n	800942e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	b2da      	uxtb	r2, r3
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	4619      	mov	r1, r3
 800940e:	4610      	mov	r0, r2
 8009410:	f000 f844 	bl	800949c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009414:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009418:	f7ff fe92 	bl	8009140 <FLASH_WaitForLastOperation>
 800941c:	4603      	mov	r3, r0
 800941e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8009420:	4b1d      	ldr	r3, [pc, #116]	@ (8009498 <HAL_FLASHEx_Erase+0xd8>)
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	4a1c      	ldr	r2, [pc, #112]	@ (8009498 <HAL_FLASHEx_Erase+0xd8>)
 8009426:	f023 0304 	bic.w	r3, r3, #4
 800942a:	6113      	str	r3, [r2, #16]
 800942c:	e028      	b.n	8009480 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	60bb      	str	r3, [r7, #8]
 8009434:	e01c      	b.n	8009470 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	691b      	ldr	r3, [r3, #16]
 800943a:	b2db      	uxtb	r3, r3
 800943c:	4619      	mov	r1, r3
 800943e:	68b8      	ldr	r0, [r7, #8]
 8009440:	f000 f850 	bl	80094e4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009444:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009448:	f7ff fe7a 	bl	8009140 <FLASH_WaitForLastOperation>
 800944c:	4603      	mov	r3, r0
 800944e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8009450:	4b11      	ldr	r3, [pc, #68]	@ (8009498 <HAL_FLASHEx_Erase+0xd8>)
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	4a10      	ldr	r2, [pc, #64]	@ (8009498 <HAL_FLASHEx_Erase+0xd8>)
 8009456:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800945a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800945c:	7bfb      	ldrb	r3, [r7, #15]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d003      	beq.n	800946a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	601a      	str	r2, [r3, #0]
          break;
 8009468:	e00a      	b.n	8009480 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	3301      	adds	r3, #1
 800946e:	60bb      	str	r3, [r7, #8]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	68da      	ldr	r2, [r3, #12]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	4413      	add	r3, r2
 800947a:	68ba      	ldr	r2, [r7, #8]
 800947c:	429a      	cmp	r2, r3
 800947e:	d3da      	bcc.n	8009436 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009480:	f000 f878 	bl	8009574 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009484:	4b03      	ldr	r3, [pc, #12]	@ (8009494 <HAL_FLASHEx_Erase+0xd4>)
 8009486:	2200      	movs	r2, #0
 8009488:	761a      	strb	r2, [r3, #24]

  return status;
 800948a:	7bfb      	ldrb	r3, [r7, #15]
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	20001224 	.word	0x20001224
 8009498:	40023c00 	.word	0x40023c00

0800949c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	4603      	mov	r3, r0
 80094a4:	6039      	str	r1, [r7, #0]
 80094a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80094a8:	4b0d      	ldr	r3, [pc, #52]	@ (80094e0 <FLASH_MassErase+0x44>)
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	4a0c      	ldr	r2, [pc, #48]	@ (80094e0 <FLASH_MassErase+0x44>)
 80094ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80094b4:	4b0a      	ldr	r3, [pc, #40]	@ (80094e0 <FLASH_MassErase+0x44>)
 80094b6:	691b      	ldr	r3, [r3, #16]
 80094b8:	4a09      	ldr	r2, [pc, #36]	@ (80094e0 <FLASH_MassErase+0x44>)
 80094ba:	f043 0304 	orr.w	r3, r3, #4
 80094be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80094c0:	4b07      	ldr	r3, [pc, #28]	@ (80094e0 <FLASH_MassErase+0x44>)
 80094c2:	691a      	ldr	r2, [r3, #16]
 80094c4:	79fb      	ldrb	r3, [r7, #7]
 80094c6:	021b      	lsls	r3, r3, #8
 80094c8:	4313      	orrs	r3, r2
 80094ca:	4a05      	ldr	r2, [pc, #20]	@ (80094e0 <FLASH_MassErase+0x44>)
 80094cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094d0:	6113      	str	r3, [r2, #16]
}
 80094d2:	bf00      	nop
 80094d4:	370c      	adds	r7, #12
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr
 80094de:	bf00      	nop
 80094e0:	40023c00 	.word	0x40023c00

080094e4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	460b      	mov	r3, r1
 80094ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80094f0:	2300      	movs	r3, #0
 80094f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80094f4:	78fb      	ldrb	r3, [r7, #3]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d102      	bne.n	8009500 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80094fa:	2300      	movs	r3, #0
 80094fc:	60fb      	str	r3, [r7, #12]
 80094fe:	e010      	b.n	8009522 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8009500:	78fb      	ldrb	r3, [r7, #3]
 8009502:	2b01      	cmp	r3, #1
 8009504:	d103      	bne.n	800950e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8009506:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	e009      	b.n	8009522 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	2b02      	cmp	r3, #2
 8009512:	d103      	bne.n	800951c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8009514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009518:	60fb      	str	r3, [r7, #12]
 800951a:	e002      	b.n	8009522 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800951c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009520:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009522:	4b13      	ldr	r3, [pc, #76]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	4a12      	ldr	r2, [pc, #72]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800952c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800952e:	4b10      	ldr	r3, [pc, #64]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009530:	691a      	ldr	r2, [r3, #16]
 8009532:	490f      	ldr	r1, [pc, #60]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	4313      	orrs	r3, r2
 8009538:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800953a:	4b0d      	ldr	r3, [pc, #52]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	4a0c      	ldr	r2, [pc, #48]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009540:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009544:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8009546:	4b0a      	ldr	r3, [pc, #40]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009548:	691a      	ldr	r2, [r3, #16]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	00db      	lsls	r3, r3, #3
 800954e:	4313      	orrs	r3, r2
 8009550:	4a07      	ldr	r2, [pc, #28]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 8009552:	f043 0302 	orr.w	r3, r3, #2
 8009556:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8009558:	4b05      	ldr	r3, [pc, #20]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	4a04      	ldr	r2, [pc, #16]	@ (8009570 <FLASH_Erase_Sector+0x8c>)
 800955e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009562:	6113      	str	r3, [r2, #16]
}
 8009564:	bf00      	nop
 8009566:	3714      	adds	r7, #20
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr
 8009570:	40023c00 	.word	0x40023c00

08009574 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8009574:	b480      	push	{r7}
 8009576:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8009578:	4b20      	ldr	r3, [pc, #128]	@ (80095fc <FLASH_FlushCaches+0x88>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009580:	2b00      	cmp	r3, #0
 8009582:	d017      	beq.n	80095b4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8009584:	4b1d      	ldr	r3, [pc, #116]	@ (80095fc <FLASH_FlushCaches+0x88>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a1c      	ldr	r2, [pc, #112]	@ (80095fc <FLASH_FlushCaches+0x88>)
 800958a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800958e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8009590:	4b1a      	ldr	r3, [pc, #104]	@ (80095fc <FLASH_FlushCaches+0x88>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a19      	ldr	r2, [pc, #100]	@ (80095fc <FLASH_FlushCaches+0x88>)
 8009596:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800959a:	6013      	str	r3, [r2, #0]
 800959c:	4b17      	ldr	r3, [pc, #92]	@ (80095fc <FLASH_FlushCaches+0x88>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a16      	ldr	r2, [pc, #88]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095a6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80095a8:	4b14      	ldr	r3, [pc, #80]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a13      	ldr	r2, [pc, #76]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80095b2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80095b4:	4b11      	ldr	r3, [pc, #68]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d017      	beq.n	80095f0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80095c0:	4b0e      	ldr	r3, [pc, #56]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a0d      	ldr	r2, [pc, #52]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095ca:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80095cc:	4b0b      	ldr	r3, [pc, #44]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a0a      	ldr	r2, [pc, #40]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80095d6:	6013      	str	r3, [r2, #0]
 80095d8:	4b08      	ldr	r3, [pc, #32]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a07      	ldr	r2, [pc, #28]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095e2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80095e4:	4b05      	ldr	r3, [pc, #20]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a04      	ldr	r2, [pc, #16]	@ (80095fc <FLASH_FlushCaches+0x88>)
 80095ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80095ee:	6013      	str	r3, [r2, #0]
  }
}
 80095f0:	bf00      	nop
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	40023c00 	.word	0x40023c00

08009600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009600:	b480      	push	{r7}
 8009602:	b089      	sub	sp, #36	@ 0x24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800960a:	2300      	movs	r3, #0
 800960c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800960e:	2300      	movs	r3, #0
 8009610:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009612:	2300      	movs	r3, #0
 8009614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009616:	2300      	movs	r3, #0
 8009618:	61fb      	str	r3, [r7, #28]
 800961a:	e159      	b.n	80098d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800961c:	2201      	movs	r2, #1
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	fa02 f303 	lsl.w	r3, r2, r3
 8009624:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	697a      	ldr	r2, [r7, #20]
 800962c:	4013      	ands	r3, r2
 800962e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	429a      	cmp	r2, r3
 8009636:	f040 8148 	bne.w	80098ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	f003 0303 	and.w	r3, r3, #3
 8009642:	2b01      	cmp	r3, #1
 8009644:	d005      	beq.n	8009652 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800964e:	2b02      	cmp	r3, #2
 8009650:	d130      	bne.n	80096b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009658:	69fb      	ldr	r3, [r7, #28]
 800965a:	005b      	lsls	r3, r3, #1
 800965c:	2203      	movs	r2, #3
 800965e:	fa02 f303 	lsl.w	r3, r2, r3
 8009662:	43db      	mvns	r3, r3
 8009664:	69ba      	ldr	r2, [r7, #24]
 8009666:	4013      	ands	r3, r2
 8009668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	68da      	ldr	r2, [r3, #12]
 800966e:	69fb      	ldr	r3, [r7, #28]
 8009670:	005b      	lsls	r3, r3, #1
 8009672:	fa02 f303 	lsl.w	r3, r2, r3
 8009676:	69ba      	ldr	r2, [r7, #24]
 8009678:	4313      	orrs	r3, r2
 800967a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	69ba      	ldr	r2, [r7, #24]
 8009680:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009688:	2201      	movs	r2, #1
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	fa02 f303 	lsl.w	r3, r2, r3
 8009690:	43db      	mvns	r3, r3
 8009692:	69ba      	ldr	r2, [r7, #24]
 8009694:	4013      	ands	r3, r2
 8009696:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	091b      	lsrs	r3, r3, #4
 800969e:	f003 0201 	and.w	r2, r3, #1
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	fa02 f303 	lsl.w	r3, r2, r3
 80096a8:	69ba      	ldr	r2, [r7, #24]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	69ba      	ldr	r2, [r7, #24]
 80096b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	f003 0303 	and.w	r3, r3, #3
 80096bc:	2b03      	cmp	r3, #3
 80096be:	d017      	beq.n	80096f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	005b      	lsls	r3, r3, #1
 80096ca:	2203      	movs	r2, #3
 80096cc:	fa02 f303 	lsl.w	r3, r2, r3
 80096d0:	43db      	mvns	r3, r3
 80096d2:	69ba      	ldr	r2, [r7, #24]
 80096d4:	4013      	ands	r3, r2
 80096d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	689a      	ldr	r2, [r3, #8]
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	005b      	lsls	r3, r3, #1
 80096e0:	fa02 f303 	lsl.w	r3, r2, r3
 80096e4:	69ba      	ldr	r2, [r7, #24]
 80096e6:	4313      	orrs	r3, r2
 80096e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	69ba      	ldr	r2, [r7, #24]
 80096ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	f003 0303 	and.w	r3, r3, #3
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	d123      	bne.n	8009744 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	08da      	lsrs	r2, r3, #3
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	3208      	adds	r2, #8
 8009704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009708:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	f003 0307 	and.w	r3, r3, #7
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	220f      	movs	r2, #15
 8009714:	fa02 f303 	lsl.w	r3, r2, r3
 8009718:	43db      	mvns	r3, r3
 800971a:	69ba      	ldr	r2, [r7, #24]
 800971c:	4013      	ands	r3, r2
 800971e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	691a      	ldr	r2, [r3, #16]
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	f003 0307 	and.w	r3, r3, #7
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	fa02 f303 	lsl.w	r3, r2, r3
 8009730:	69ba      	ldr	r2, [r7, #24]
 8009732:	4313      	orrs	r3, r2
 8009734:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	08da      	lsrs	r2, r3, #3
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	3208      	adds	r2, #8
 800973e:	69b9      	ldr	r1, [r7, #24]
 8009740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	005b      	lsls	r3, r3, #1
 800974e:	2203      	movs	r2, #3
 8009750:	fa02 f303 	lsl.w	r3, r2, r3
 8009754:	43db      	mvns	r3, r3
 8009756:	69ba      	ldr	r2, [r7, #24]
 8009758:	4013      	ands	r3, r2
 800975a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	f003 0203 	and.w	r2, r3, #3
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	005b      	lsls	r3, r3, #1
 8009768:	fa02 f303 	lsl.w	r3, r2, r3
 800976c:	69ba      	ldr	r2, [r7, #24]
 800976e:	4313      	orrs	r3, r2
 8009770:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	69ba      	ldr	r2, [r7, #24]
 8009776:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009780:	2b00      	cmp	r3, #0
 8009782:	f000 80a2 	beq.w	80098ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009786:	2300      	movs	r3, #0
 8009788:	60fb      	str	r3, [r7, #12]
 800978a:	4b57      	ldr	r3, [pc, #348]	@ (80098e8 <HAL_GPIO_Init+0x2e8>)
 800978c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800978e:	4a56      	ldr	r2, [pc, #344]	@ (80098e8 <HAL_GPIO_Init+0x2e8>)
 8009790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009794:	6453      	str	r3, [r2, #68]	@ 0x44
 8009796:	4b54      	ldr	r3, [pc, #336]	@ (80098e8 <HAL_GPIO_Init+0x2e8>)
 8009798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800979a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800979e:	60fb      	str	r3, [r7, #12]
 80097a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80097a2:	4a52      	ldr	r2, [pc, #328]	@ (80098ec <HAL_GPIO_Init+0x2ec>)
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	089b      	lsrs	r3, r3, #2
 80097a8:	3302      	adds	r3, #2
 80097aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	f003 0303 	and.w	r3, r3, #3
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	220f      	movs	r2, #15
 80097ba:	fa02 f303 	lsl.w	r3, r2, r3
 80097be:	43db      	mvns	r3, r3
 80097c0:	69ba      	ldr	r2, [r7, #24]
 80097c2:	4013      	ands	r3, r2
 80097c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a49      	ldr	r2, [pc, #292]	@ (80098f0 <HAL_GPIO_Init+0x2f0>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d019      	beq.n	8009802 <HAL_GPIO_Init+0x202>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	4a48      	ldr	r2, [pc, #288]	@ (80098f4 <HAL_GPIO_Init+0x2f4>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d013      	beq.n	80097fe <HAL_GPIO_Init+0x1fe>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a47      	ldr	r2, [pc, #284]	@ (80098f8 <HAL_GPIO_Init+0x2f8>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d00d      	beq.n	80097fa <HAL_GPIO_Init+0x1fa>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4a46      	ldr	r2, [pc, #280]	@ (80098fc <HAL_GPIO_Init+0x2fc>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d007      	beq.n	80097f6 <HAL_GPIO_Init+0x1f6>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	4a45      	ldr	r2, [pc, #276]	@ (8009900 <HAL_GPIO_Init+0x300>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d101      	bne.n	80097f2 <HAL_GPIO_Init+0x1f2>
 80097ee:	2304      	movs	r3, #4
 80097f0:	e008      	b.n	8009804 <HAL_GPIO_Init+0x204>
 80097f2:	2307      	movs	r3, #7
 80097f4:	e006      	b.n	8009804 <HAL_GPIO_Init+0x204>
 80097f6:	2303      	movs	r3, #3
 80097f8:	e004      	b.n	8009804 <HAL_GPIO_Init+0x204>
 80097fa:	2302      	movs	r3, #2
 80097fc:	e002      	b.n	8009804 <HAL_GPIO_Init+0x204>
 80097fe:	2301      	movs	r3, #1
 8009800:	e000      	b.n	8009804 <HAL_GPIO_Init+0x204>
 8009802:	2300      	movs	r3, #0
 8009804:	69fa      	ldr	r2, [r7, #28]
 8009806:	f002 0203 	and.w	r2, r2, #3
 800980a:	0092      	lsls	r2, r2, #2
 800980c:	4093      	lsls	r3, r2
 800980e:	69ba      	ldr	r2, [r7, #24]
 8009810:	4313      	orrs	r3, r2
 8009812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009814:	4935      	ldr	r1, [pc, #212]	@ (80098ec <HAL_GPIO_Init+0x2ec>)
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	089b      	lsrs	r3, r3, #2
 800981a:	3302      	adds	r3, #2
 800981c:	69ba      	ldr	r2, [r7, #24]
 800981e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009822:	4b38      	ldr	r3, [pc, #224]	@ (8009904 <HAL_GPIO_Init+0x304>)
 8009824:	689b      	ldr	r3, [r3, #8]
 8009826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	43db      	mvns	r3, r3
 800982c:	69ba      	ldr	r2, [r7, #24]
 800982e:	4013      	ands	r3, r2
 8009830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	685b      	ldr	r3, [r3, #4]
 8009836:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800983a:	2b00      	cmp	r3, #0
 800983c:	d003      	beq.n	8009846 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800983e:	69ba      	ldr	r2, [r7, #24]
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	4313      	orrs	r3, r2
 8009844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009846:	4a2f      	ldr	r2, [pc, #188]	@ (8009904 <HAL_GPIO_Init+0x304>)
 8009848:	69bb      	ldr	r3, [r7, #24]
 800984a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800984c:	4b2d      	ldr	r3, [pc, #180]	@ (8009904 <HAL_GPIO_Init+0x304>)
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	43db      	mvns	r3, r3
 8009856:	69ba      	ldr	r2, [r7, #24]
 8009858:	4013      	ands	r3, r2
 800985a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009864:	2b00      	cmp	r3, #0
 8009866:	d003      	beq.n	8009870 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8009868:	69ba      	ldr	r2, [r7, #24]
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	4313      	orrs	r3, r2
 800986e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009870:	4a24      	ldr	r2, [pc, #144]	@ (8009904 <HAL_GPIO_Init+0x304>)
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8009876:	4b23      	ldr	r3, [pc, #140]	@ (8009904 <HAL_GPIO_Init+0x304>)
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	43db      	mvns	r3, r3
 8009880:	69ba      	ldr	r2, [r7, #24]
 8009882:	4013      	ands	r3, r2
 8009884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	685b      	ldr	r3, [r3, #4]
 800988a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800988e:	2b00      	cmp	r3, #0
 8009890:	d003      	beq.n	800989a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8009892:	69ba      	ldr	r2, [r7, #24]
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	4313      	orrs	r3, r2
 8009898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800989a:	4a1a      	ldr	r2, [pc, #104]	@ (8009904 <HAL_GPIO_Init+0x304>)
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80098a0:	4b18      	ldr	r3, [pc, #96]	@ (8009904 <HAL_GPIO_Init+0x304>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	43db      	mvns	r3, r3
 80098aa:	69ba      	ldr	r2, [r7, #24]
 80098ac:	4013      	ands	r3, r2
 80098ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d003      	beq.n	80098c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80098bc:	69ba      	ldr	r2, [r7, #24]
 80098be:	693b      	ldr	r3, [r7, #16]
 80098c0:	4313      	orrs	r3, r2
 80098c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80098c4:	4a0f      	ldr	r2, [pc, #60]	@ (8009904 <HAL_GPIO_Init+0x304>)
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	3301      	adds	r3, #1
 80098ce:	61fb      	str	r3, [r7, #28]
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	2b0f      	cmp	r3, #15
 80098d4:	f67f aea2 	bls.w	800961c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80098d8:	bf00      	nop
 80098da:	bf00      	nop
 80098dc:	3724      	adds	r7, #36	@ 0x24
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	40023800 	.word	0x40023800
 80098ec:	40013800 	.word	0x40013800
 80098f0:	40020000 	.word	0x40020000
 80098f4:	40020400 	.word	0x40020400
 80098f8:	40020800 	.word	0x40020800
 80098fc:	40020c00 	.word	0x40020c00
 8009900:	40021000 	.word	0x40021000
 8009904:	40013c00 	.word	0x40013c00

08009908 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009908:	b480      	push	{r7}
 800990a:	b085      	sub	sp, #20
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	460b      	mov	r3, r1
 8009912:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	691a      	ldr	r2, [r3, #16]
 8009918:	887b      	ldrh	r3, [r7, #2]
 800991a:	4013      	ands	r3, r2
 800991c:	2b00      	cmp	r3, #0
 800991e:	d002      	beq.n	8009926 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009920:	2301      	movs	r3, #1
 8009922:	73fb      	strb	r3, [r7, #15]
 8009924:	e001      	b.n	800992a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009926:	2300      	movs	r3, #0
 8009928:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800992a:	7bfb      	ldrb	r3, [r7, #15]
}
 800992c:	4618      	mov	r0, r3
 800992e:	3714      	adds	r7, #20
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr

08009938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	460b      	mov	r3, r1
 8009942:	807b      	strh	r3, [r7, #2]
 8009944:	4613      	mov	r3, r2
 8009946:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009948:	787b      	ldrb	r3, [r7, #1]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d003      	beq.n	8009956 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800994e:	887a      	ldrh	r2, [r7, #2]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009954:	e003      	b.n	800995e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009956:	887b      	ldrh	r3, [r7, #2]
 8009958:	041a      	lsls	r2, r3, #16
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	619a      	str	r2, [r3, #24]
}
 800995e:	bf00      	nop
 8009960:	370c      	adds	r7, #12
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr

0800996a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800996a:	b480      	push	{r7}
 800996c:	b085      	sub	sp, #20
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
 8009972:	460b      	mov	r3, r1
 8009974:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800997c:	887a      	ldrh	r2, [r7, #2]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	4013      	ands	r3, r2
 8009982:	041a      	lsls	r2, r3, #16
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	43d9      	mvns	r1, r3
 8009988:	887b      	ldrh	r3, [r7, #2]
 800998a:	400b      	ands	r3, r1
 800998c:	431a      	orrs	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	619a      	str	r2, [r3, #24]
}
 8009992:	bf00      	nop
 8009994:	3714      	adds	r7, #20
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
	...

080099a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	4603      	mov	r3, r0
 80099a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80099aa:	4b08      	ldr	r3, [pc, #32]	@ (80099cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80099ac:	695a      	ldr	r2, [r3, #20]
 80099ae:	88fb      	ldrh	r3, [r7, #6]
 80099b0:	4013      	ands	r3, r2
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d006      	beq.n	80099c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80099b6:	4a05      	ldr	r2, [pc, #20]	@ (80099cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80099b8:	88fb      	ldrh	r3, [r7, #6]
 80099ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80099bc:	88fb      	ldrh	r3, [r7, #6]
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 f806 	bl	80099d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80099c4:	bf00      	nop
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	40013c00 	.word	0x40013c00

080099d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	4603      	mov	r3, r0
 80099d8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80099da:	bf00      	nop
 80099dc:	370c      	adds	r7, #12
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr
	...

080099e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d101      	bne.n	80099fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e12b      	b.n	8009c52 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d106      	bne.n	8009a14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7fe fe74 	bl	80086fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2224      	movs	r2, #36	@ 0x24
 8009a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f022 0201 	bic.w	r2, r2, #1
 8009a2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009a4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009a4c:	f003 fa4a 	bl	800cee4 <HAL_RCC_GetPCLK1Freq>
 8009a50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	4a81      	ldr	r2, [pc, #516]	@ (8009c5c <HAL_I2C_Init+0x274>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d807      	bhi.n	8009a6c <HAL_I2C_Init+0x84>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	4a80      	ldr	r2, [pc, #512]	@ (8009c60 <HAL_I2C_Init+0x278>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	bf94      	ite	ls
 8009a64:	2301      	movls	r3, #1
 8009a66:	2300      	movhi	r3, #0
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	e006      	b.n	8009a7a <HAL_I2C_Init+0x92>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	4a7d      	ldr	r2, [pc, #500]	@ (8009c64 <HAL_I2C_Init+0x27c>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	bf94      	ite	ls
 8009a74:	2301      	movls	r3, #1
 8009a76:	2300      	movhi	r3, #0
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e0e7      	b.n	8009c52 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	4a78      	ldr	r2, [pc, #480]	@ (8009c68 <HAL_I2C_Init+0x280>)
 8009a86:	fba2 2303 	umull	r2, r3, r2, r3
 8009a8a:	0c9b      	lsrs	r3, r3, #18
 8009a8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	68ba      	ldr	r2, [r7, #8]
 8009a9e:	430a      	orrs	r2, r1
 8009aa0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	6a1b      	ldr	r3, [r3, #32]
 8009aa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	4a6a      	ldr	r2, [pc, #424]	@ (8009c5c <HAL_I2C_Init+0x274>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d802      	bhi.n	8009abc <HAL_I2C_Init+0xd4>
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	3301      	adds	r3, #1
 8009aba:	e009      	b.n	8009ad0 <HAL_I2C_Init+0xe8>
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8009ac2:	fb02 f303 	mul.w	r3, r2, r3
 8009ac6:	4a69      	ldr	r2, [pc, #420]	@ (8009c6c <HAL_I2C_Init+0x284>)
 8009ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8009acc:	099b      	lsrs	r3, r3, #6
 8009ace:	3301      	adds	r3, #1
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	6812      	ldr	r2, [r2, #0]
 8009ad4:	430b      	orrs	r3, r1
 8009ad6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	69db      	ldr	r3, [r3, #28]
 8009ade:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8009ae2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	495c      	ldr	r1, [pc, #368]	@ (8009c5c <HAL_I2C_Init+0x274>)
 8009aec:	428b      	cmp	r3, r1
 8009aee:	d819      	bhi.n	8009b24 <HAL_I2C_Init+0x13c>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	1e59      	subs	r1, r3, #1
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	005b      	lsls	r3, r3, #1
 8009afa:	fbb1 f3f3 	udiv	r3, r1, r3
 8009afe:	1c59      	adds	r1, r3, #1
 8009b00:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009b04:	400b      	ands	r3, r1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00a      	beq.n	8009b20 <HAL_I2C_Init+0x138>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	1e59      	subs	r1, r3, #1
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	005b      	lsls	r3, r3, #1
 8009b14:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b18:	3301      	adds	r3, #1
 8009b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b1e:	e051      	b.n	8009bc4 <HAL_I2C_Init+0x1dc>
 8009b20:	2304      	movs	r3, #4
 8009b22:	e04f      	b.n	8009bc4 <HAL_I2C_Init+0x1dc>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d111      	bne.n	8009b50 <HAL_I2C_Init+0x168>
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	1e58      	subs	r0, r3, #1
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6859      	ldr	r1, [r3, #4]
 8009b34:	460b      	mov	r3, r1
 8009b36:	005b      	lsls	r3, r3, #1
 8009b38:	440b      	add	r3, r1
 8009b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8009b3e:	3301      	adds	r3, #1
 8009b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	bf0c      	ite	eq
 8009b48:	2301      	moveq	r3, #1
 8009b4a:	2300      	movne	r3, #0
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	e012      	b.n	8009b76 <HAL_I2C_Init+0x18e>
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	1e58      	subs	r0, r3, #1
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6859      	ldr	r1, [r3, #4]
 8009b58:	460b      	mov	r3, r1
 8009b5a:	009b      	lsls	r3, r3, #2
 8009b5c:	440b      	add	r3, r1
 8009b5e:	0099      	lsls	r1, r3, #2
 8009b60:	440b      	add	r3, r1
 8009b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8009b66:	3301      	adds	r3, #1
 8009b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	bf0c      	ite	eq
 8009b70:	2301      	moveq	r3, #1
 8009b72:	2300      	movne	r3, #0
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d001      	beq.n	8009b7e <HAL_I2C_Init+0x196>
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e022      	b.n	8009bc4 <HAL_I2C_Init+0x1dc>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	689b      	ldr	r3, [r3, #8]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d10e      	bne.n	8009ba4 <HAL_I2C_Init+0x1bc>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	1e58      	subs	r0, r3, #1
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6859      	ldr	r1, [r3, #4]
 8009b8e:	460b      	mov	r3, r1
 8009b90:	005b      	lsls	r3, r3, #1
 8009b92:	440b      	add	r3, r1
 8009b94:	fbb0 f3f3 	udiv	r3, r0, r3
 8009b98:	3301      	adds	r3, #1
 8009b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ba2:	e00f      	b.n	8009bc4 <HAL_I2C_Init+0x1dc>
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	1e58      	subs	r0, r3, #1
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6859      	ldr	r1, [r3, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	440b      	add	r3, r1
 8009bb2:	0099      	lsls	r1, r3, #2
 8009bb4:	440b      	add	r3, r1
 8009bb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8009bba:	3301      	adds	r3, #1
 8009bbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009bc0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009bc4:	6879      	ldr	r1, [r7, #4]
 8009bc6:	6809      	ldr	r1, [r1, #0]
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	69da      	ldr	r2, [r3, #28]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6a1b      	ldr	r3, [r3, #32]
 8009bde:	431a      	orrs	r2, r3
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	430a      	orrs	r2, r1
 8009be6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8009bf2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009bf6:	687a      	ldr	r2, [r7, #4]
 8009bf8:	6911      	ldr	r1, [r2, #16]
 8009bfa:	687a      	ldr	r2, [r7, #4]
 8009bfc:	68d2      	ldr	r2, [r2, #12]
 8009bfe:	4311      	orrs	r1, r2
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	6812      	ldr	r2, [r2, #0]
 8009c04:	430b      	orrs	r3, r1
 8009c06:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	695a      	ldr	r2, [r3, #20]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	699b      	ldr	r3, [r3, #24]
 8009c1a:	431a      	orrs	r2, r3
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	430a      	orrs	r2, r1
 8009c22:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f042 0201 	orr.w	r2, r2, #1
 8009c32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2220      	movs	r2, #32
 8009c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	000186a0 	.word	0x000186a0
 8009c60:	001e847f 	.word	0x001e847f
 8009c64:	003d08ff 	.word	0x003d08ff
 8009c68:	431bde83 	.word	0x431bde83
 8009c6c:	10624dd3 	.word	0x10624dd3

08009c70 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	695b      	ldr	r3, [r3, #20]
 8009c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c82:	2b80      	cmp	r3, #128	@ 0x80
 8009c84:	d103      	bne.n	8009c8e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	611a      	str	r2, [r3, #16]
  }
}
 8009c8e:	bf00      	nop
 8009c90:	370c      	adds	r7, #12
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr
	...

08009c9c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b088      	sub	sp, #32
 8009ca0:	af02      	add	r7, sp, #8
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	607a      	str	r2, [r7, #4]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	460b      	mov	r3, r1
 8009caa:	817b      	strh	r3, [r7, #10]
 8009cac:	4613      	mov	r3, r2
 8009cae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009cb0:	f7fe ffc6 	bl	8008c40 <HAL_GetTick>
 8009cb4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	2b20      	cmp	r3, #32
 8009cc0:	f040 80e0 	bne.w	8009e84 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	9300      	str	r3, [sp, #0]
 8009cc8:	2319      	movs	r3, #25
 8009cca:	2201      	movs	r2, #1
 8009ccc:	4970      	ldr	r1, [pc, #448]	@ (8009e90 <HAL_I2C_Master_Transmit+0x1f4>)
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f002 fa14 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d001      	beq.n	8009cde <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8009cda:	2302      	movs	r3, #2
 8009cdc:	e0d3      	b.n	8009e86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d101      	bne.n	8009cec <HAL_I2C_Master_Transmit+0x50>
 8009ce8:	2302      	movs	r3, #2
 8009cea:	e0cc      	b.n	8009e86 <HAL_I2C_Master_Transmit+0x1ea>
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2201      	movs	r2, #1
 8009cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 0301 	and.w	r3, r3, #1
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d007      	beq.n	8009d12 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	681a      	ldr	r2, [r3, #0]
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f042 0201 	orr.w	r2, r2, #1
 8009d10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	681a      	ldr	r2, [r3, #0]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d20:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2221      	movs	r2, #33	@ 0x21
 8009d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2210      	movs	r2, #16
 8009d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2200      	movs	r2, #0
 8009d36:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	687a      	ldr	r2, [r7, #4]
 8009d3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	893a      	ldrh	r2, [r7, #8]
 8009d42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d48:	b29a      	uxth	r2, r3
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	4a50      	ldr	r2, [pc, #320]	@ (8009e94 <HAL_I2C_Master_Transmit+0x1f8>)
 8009d52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009d54:	8979      	ldrh	r1, [r7, #10]
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	6a3a      	ldr	r2, [r7, #32]
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f001 ffd6 	bl	800bd0c <I2C_MasterRequestWrite>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d001      	beq.n	8009d6a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e08d      	b.n	8009e86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	613b      	str	r3, [r7, #16]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	695b      	ldr	r3, [r3, #20]
 8009d74:	613b      	str	r3, [r7, #16]
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	699b      	ldr	r3, [r3, #24]
 8009d7c:	613b      	str	r3, [r7, #16]
 8009d7e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009d80:	e066      	b.n	8009e50 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	6a39      	ldr	r1, [r7, #32]
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f002 fad2 	bl	800c330 <I2C_WaitOnTXEFlagUntilTimeout>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00d      	beq.n	8009dae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d96:	2b04      	cmp	r3, #4
 8009d98:	d107      	bne.n	8009daa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	681a      	ldr	r2, [r3, #0]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009da8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009daa:	2301      	movs	r3, #1
 8009dac:	e06b      	b.n	8009e86 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009db2:	781a      	ldrb	r2, [r3, #0]
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dbe:	1c5a      	adds	r2, r3, #1
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	3b01      	subs	r3, #1
 8009dcc:	b29a      	uxth	r2, r3
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	b29a      	uxth	r2, r3
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	695b      	ldr	r3, [r3, #20]
 8009de4:	f003 0304 	and.w	r3, r3, #4
 8009de8:	2b04      	cmp	r3, #4
 8009dea:	d11b      	bne.n	8009e24 <HAL_I2C_Master_Transmit+0x188>
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d017      	beq.n	8009e24 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df8:	781a      	ldrb	r2, [r3, #0]
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e04:	1c5a      	adds	r2, r3, #1
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	3b01      	subs	r3, #1
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e1c:	3b01      	subs	r3, #1
 8009e1e:	b29a      	uxth	r2, r3
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e24:	697a      	ldr	r2, [r7, #20]
 8009e26:	6a39      	ldr	r1, [r7, #32]
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f002 fac9 	bl	800c3c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d00d      	beq.n	8009e50 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e38:	2b04      	cmp	r3, #4
 8009e3a:	d107      	bne.n	8009e4c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	681a      	ldr	r2, [r3, #0]
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e4a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	e01a      	b.n	8009e86 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d194      	bne.n	8009d82 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	681a      	ldr	r2, [r3, #0]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	2220      	movs	r2, #32
 8009e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2200      	movs	r2, #0
 8009e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009e80:	2300      	movs	r3, #0
 8009e82:	e000      	b.n	8009e86 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009e84:	2302      	movs	r3, #2
  }
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3718      	adds	r7, #24
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	00100002 	.word	0x00100002
 8009e94:	ffff0000 	.word	0xffff0000

08009e98 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b08c      	sub	sp, #48	@ 0x30
 8009e9c:	af02      	add	r7, sp, #8
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	607a      	str	r2, [r7, #4]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	817b      	strh	r3, [r7, #10]
 8009ea8:	4613      	mov	r3, r2
 8009eaa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009eac:	f7fe fec8 	bl	8008c40 <HAL_GetTick>
 8009eb0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	2b20      	cmp	r3, #32
 8009ebc:	f040 8217 	bne.w	800a2ee <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec2:	9300      	str	r3, [sp, #0]
 8009ec4:	2319      	movs	r3, #25
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	497c      	ldr	r1, [pc, #496]	@ (800a0bc <HAL_I2C_Master_Receive+0x224>)
 8009eca:	68f8      	ldr	r0, [r7, #12]
 8009ecc:	f002 f916 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d001      	beq.n	8009eda <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	e20a      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d101      	bne.n	8009ee8 <HAL_I2C_Master_Receive+0x50>
 8009ee4:	2302      	movs	r3, #2
 8009ee6:	e203      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2201      	movs	r2, #1
 8009eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f003 0301 	and.w	r3, r3, #1
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d007      	beq.n	8009f0e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f042 0201 	orr.w	r2, r2, #1
 8009f0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009f1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2222      	movs	r2, #34	@ 0x22
 8009f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2210      	movs	r2, #16
 8009f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	893a      	ldrh	r2, [r7, #8]
 8009f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f44:	b29a      	uxth	r2, r3
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	4a5c      	ldr	r2, [pc, #368]	@ (800a0c0 <HAL_I2C_Master_Receive+0x228>)
 8009f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009f50:	8979      	ldrh	r1, [r7, #10]
 8009f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f001 ff5a 	bl	800be10 <I2C_MasterRequestRead>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d001      	beq.n	8009f66 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e1c4      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d113      	bne.n	8009f96 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009f6e:	2300      	movs	r3, #0
 8009f70:	623b      	str	r3, [r7, #32]
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	623b      	str	r3, [r7, #32]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	699b      	ldr	r3, [r3, #24]
 8009f80:	623b      	str	r3, [r7, #32]
 8009f82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f92:	601a      	str	r2, [r3, #0]
 8009f94:	e198      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d11b      	bne.n	8009fd6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009fac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009fae:	2300      	movs	r3, #0
 8009fb0:	61fb      	str	r3, [r7, #28]
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	61fb      	str	r3, [r7, #28]
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	61fb      	str	r3, [r7, #28]
 8009fc2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681a      	ldr	r2, [r3, #0]
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009fd2:	601a      	str	r2, [r3, #0]
 8009fd4:	e178      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fda:	2b02      	cmp	r3, #2
 8009fdc:	d11b      	bne.n	800a016 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009fec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ffc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ffe:	2300      	movs	r3, #0
 800a000:	61bb      	str	r3, [r7, #24]
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	695b      	ldr	r3, [r3, #20]
 800a008:	61bb      	str	r3, [r7, #24]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	699b      	ldr	r3, [r3, #24]
 800a010:	61bb      	str	r3, [r7, #24]
 800a012:	69bb      	ldr	r3, [r7, #24]
 800a014:	e158      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	681a      	ldr	r2, [r3, #0]
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a024:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a026:	2300      	movs	r3, #0
 800a028:	617b      	str	r3, [r7, #20]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	695b      	ldr	r3, [r3, #20]
 800a030:	617b      	str	r3, [r7, #20]
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	699b      	ldr	r3, [r3, #24]
 800a038:	617b      	str	r3, [r7, #20]
 800a03a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800a03c:	e144      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a042:	2b03      	cmp	r3, #3
 800a044:	f200 80f1 	bhi.w	800a22a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a04c:	2b01      	cmp	r3, #1
 800a04e:	d123      	bne.n	800a098 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a052:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f002 fa2d 	bl	800c4b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e145      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	691a      	ldr	r2, [r3, #16]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a06e:	b2d2      	uxtb	r2, r2
 800a070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a076:	1c5a      	adds	r2, r3, #1
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a080:	3b01      	subs	r3, #1
 800a082:	b29a      	uxth	r2, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	3b01      	subs	r3, #1
 800a090:	b29a      	uxth	r2, r3
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a096:	e117      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d14e      	bne.n	800a13e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a2:	9300      	str	r3, [sp, #0]
 800a0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	4906      	ldr	r1, [pc, #24]	@ (800a0c4 <HAL_I2C_Master_Receive+0x22c>)
 800a0aa:	68f8      	ldr	r0, [r7, #12]
 800a0ac:	f002 f826 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d008      	beq.n	800a0c8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e11a      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
 800a0ba:	bf00      	nop
 800a0bc:	00100002 	.word	0x00100002
 800a0c0:	ffff0000 	.word	0xffff0000
 800a0c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	681a      	ldr	r2, [r3, #0]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a0d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	691a      	ldr	r2, [r3, #16]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0e2:	b2d2      	uxtb	r2, r2
 800a0e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ea:	1c5a      	adds	r2, r3, #1
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a100:	b29b      	uxth	r3, r3
 800a102:	3b01      	subs	r3, #1
 800a104:	b29a      	uxth	r2, r3
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	691a      	ldr	r2, [r3, #16]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a114:	b2d2      	uxtb	r2, r2
 800a116:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a11c:	1c5a      	adds	r2, r3, #1
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a126:	3b01      	subs	r3, #1
 800a128:	b29a      	uxth	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a132:	b29b      	uxth	r3, r3
 800a134:	3b01      	subs	r3, #1
 800a136:	b29a      	uxth	r2, r3
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a13c:	e0c4      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a140:	9300      	str	r3, [sp, #0]
 800a142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a144:	2200      	movs	r2, #0
 800a146:	496c      	ldr	r1, [pc, #432]	@ (800a2f8 <HAL_I2C_Master_Receive+0x460>)
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	f001 ffd7 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d001      	beq.n	800a158 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	e0cb      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	681a      	ldr	r2, [r3, #0]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a166:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	691a      	ldr	r2, [r3, #16]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a172:	b2d2      	uxtb	r2, r2
 800a174:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a184:	3b01      	subs	r3, #1
 800a186:	b29a      	uxth	r2, r3
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a190:	b29b      	uxth	r3, r3
 800a192:	3b01      	subs	r3, #1
 800a194:	b29a      	uxth	r2, r3
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	9300      	str	r3, [sp, #0]
 800a19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	4955      	ldr	r1, [pc, #340]	@ (800a2f8 <HAL_I2C_Master_Receive+0x460>)
 800a1a4:	68f8      	ldr	r0, [r7, #12]
 800a1a6:	f001 ffa9 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d001      	beq.n	800a1b4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	e09d      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	691a      	ldr	r2, [r3, #16]
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1ce:	b2d2      	uxtb	r2, r2
 800a1d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1d6:	1c5a      	adds	r2, r3, #1
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1ec:	b29b      	uxth	r3, r3
 800a1ee:	3b01      	subs	r3, #1
 800a1f0:	b29a      	uxth	r2, r3
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	691a      	ldr	r2, [r3, #16]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a200:	b2d2      	uxtb	r2, r2
 800a202:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a208:	1c5a      	adds	r2, r3, #1
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a212:	3b01      	subs	r3, #1
 800a214:	b29a      	uxth	r2, r3
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a21e:	b29b      	uxth	r3, r3
 800a220:	3b01      	subs	r3, #1
 800a222:	b29a      	uxth	r2, r3
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a228:	e04e      	b.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a22a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a22c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f002 f940 	bl	800c4b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a234:	4603      	mov	r3, r0
 800a236:	2b00      	cmp	r3, #0
 800a238:	d001      	beq.n	800a23e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	e058      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	691a      	ldr	r2, [r3, #16]
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a248:	b2d2      	uxtb	r2, r2
 800a24a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a250:	1c5a      	adds	r2, r3, #1
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a25a:	3b01      	subs	r3, #1
 800a25c:	b29a      	uxth	r2, r3
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a266:	b29b      	uxth	r3, r3
 800a268:	3b01      	subs	r3, #1
 800a26a:	b29a      	uxth	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	695b      	ldr	r3, [r3, #20]
 800a276:	f003 0304 	and.w	r3, r3, #4
 800a27a:	2b04      	cmp	r3, #4
 800a27c:	d124      	bne.n	800a2c8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a282:	2b03      	cmp	r3, #3
 800a284:	d107      	bne.n	800a296 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a294:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	691a      	ldr	r2, [r3, #16]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2a0:	b2d2      	uxtb	r2, r2
 800a2a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2a8:	1c5a      	adds	r2, r3, #1
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	b29a      	uxth	r2, r3
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	b29a      	uxth	r2, r3
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	f47f aeb6 	bne.w	800a03e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	2220      	movs	r2, #32
 800a2d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	e000      	b.n	800a2f0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800a2ee:	2302      	movs	r3, #2
  }
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3728      	adds	r7, #40	@ 0x28
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	00010004 	.word	0x00010004

0800a2fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b08a      	sub	sp, #40	@ 0x28
 800a300:	af02      	add	r7, sp, #8
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	607a      	str	r2, [r7, #4]
 800a306:	603b      	str	r3, [r7, #0]
 800a308:	460b      	mov	r3, r1
 800a30a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800a30c:	f7fe fc98 	bl	8008c40 <HAL_GetTick>
 800a310:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800a312:	2300      	movs	r3, #0
 800a314:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	2b20      	cmp	r3, #32
 800a320:	f040 8111 	bne.w	800a546 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a324:	69fb      	ldr	r3, [r7, #28]
 800a326:	9300      	str	r3, [sp, #0]
 800a328:	2319      	movs	r3, #25
 800a32a:	2201      	movs	r2, #1
 800a32c:	4988      	ldr	r1, [pc, #544]	@ (800a550 <HAL_I2C_IsDeviceReady+0x254>)
 800a32e:	68f8      	ldr	r0, [r7, #12]
 800a330:	f001 fee4 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a334:	4603      	mov	r3, r0
 800a336:	2b00      	cmp	r3, #0
 800a338:	d001      	beq.n	800a33e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800a33a:	2302      	movs	r3, #2
 800a33c:	e104      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a344:	2b01      	cmp	r3, #1
 800a346:	d101      	bne.n	800a34c <HAL_I2C_IsDeviceReady+0x50>
 800a348:	2302      	movs	r3, #2
 800a34a:	e0fd      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2201      	movs	r2, #1
 800a350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d007      	beq.n	800a372 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	681a      	ldr	r2, [r3, #0]
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f042 0201 	orr.w	r2, r2, #1
 800a370:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a380:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2224      	movs	r2, #36	@ 0x24
 800a386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2200      	movs	r2, #0
 800a38e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	4a70      	ldr	r2, [pc, #448]	@ (800a554 <HAL_I2C_IsDeviceReady+0x258>)
 800a394:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a3a4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800a3a6:	69fb      	ldr	r3, [r7, #28]
 800a3a8:	9300      	str	r3, [sp, #0]
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a3b2:	68f8      	ldr	r0, [r7, #12]
 800a3b4:	f001 fea2 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00d      	beq.n	800a3da <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3cc:	d103      	bne.n	800a3d6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a3d4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e0b6      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a3da:	897b      	ldrh	r3, [r7, #10]
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	461a      	mov	r2, r3
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a3e8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800a3ea:	f7fe fc29 	bl	8008c40 <HAL_GetTick>
 800a3ee:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	f003 0302 	and.w	r3, r3, #2
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	bf0c      	ite	eq
 800a3fe:	2301      	moveq	r3, #1
 800a400:	2300      	movne	r3, #0
 800a402:	b2db      	uxtb	r3, r3
 800a404:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	695b      	ldr	r3, [r3, #20]
 800a40c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a414:	bf0c      	ite	eq
 800a416:	2301      	moveq	r3, #1
 800a418:	2300      	movne	r3, #0
 800a41a:	b2db      	uxtb	r3, r3
 800a41c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a41e:	e025      	b.n	800a46c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a420:	f7fe fc0e 	bl	8008c40 <HAL_GetTick>
 800a424:	4602      	mov	r2, r0
 800a426:	69fb      	ldr	r3, [r7, #28]
 800a428:	1ad3      	subs	r3, r2, r3
 800a42a:	683a      	ldr	r2, [r7, #0]
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d302      	bcc.n	800a436 <HAL_I2C_IsDeviceReady+0x13a>
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d103      	bne.n	800a43e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	22a0      	movs	r2, #160	@ 0xa0
 800a43a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	695b      	ldr	r3, [r3, #20]
 800a444:	f003 0302 	and.w	r3, r3, #2
 800a448:	2b02      	cmp	r3, #2
 800a44a:	bf0c      	ite	eq
 800a44c:	2301      	moveq	r3, #1
 800a44e:	2300      	movne	r3, #0
 800a450:	b2db      	uxtb	r3, r3
 800a452:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	695b      	ldr	r3, [r3, #20]
 800a45a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a45e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a462:	bf0c      	ite	eq
 800a464:	2301      	moveq	r3, #1
 800a466:	2300      	movne	r3, #0
 800a468:	b2db      	uxtb	r3, r3
 800a46a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a472:	b2db      	uxtb	r3, r3
 800a474:	2ba0      	cmp	r3, #160	@ 0xa0
 800a476:	d005      	beq.n	800a484 <HAL_I2C_IsDeviceReady+0x188>
 800a478:	7dfb      	ldrb	r3, [r7, #23]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d102      	bne.n	800a484 <HAL_I2C_IsDeviceReady+0x188>
 800a47e:	7dbb      	ldrb	r3, [r7, #22]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d0cd      	beq.n	800a420 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2220      	movs	r2, #32
 800a488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	695b      	ldr	r3, [r3, #20]
 800a492:	f003 0302 	and.w	r3, r3, #2
 800a496:	2b02      	cmp	r3, #2
 800a498:	d129      	bne.n	800a4ee <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a4a8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	613b      	str	r3, [r7, #16]
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	695b      	ldr	r3, [r3, #20]
 800a4b4:	613b      	str	r3, [r7, #16]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	699b      	ldr	r3, [r3, #24]
 800a4bc:	613b      	str	r3, [r7, #16]
 800a4be:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	9300      	str	r3, [sp, #0]
 800a4c4:	2319      	movs	r3, #25
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	4921      	ldr	r1, [pc, #132]	@ (800a550 <HAL_I2C_IsDeviceReady+0x254>)
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f001 fe16 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d001      	beq.n	800a4da <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e036      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2220      	movs	r2, #32
 800a4de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	e02c      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a4fc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a506:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a508:	69fb      	ldr	r3, [r7, #28]
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	2319      	movs	r3, #25
 800a50e:	2201      	movs	r2, #1
 800a510:	490f      	ldr	r1, [pc, #60]	@ (800a550 <HAL_I2C_IsDeviceReady+0x254>)
 800a512:	68f8      	ldr	r0, [r7, #12]
 800a514:	f001 fdf2 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800a518:	4603      	mov	r3, r0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d001      	beq.n	800a522 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800a51e:	2301      	movs	r3, #1
 800a520:	e012      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a522:	69bb      	ldr	r3, [r7, #24]
 800a524:	3301      	adds	r3, #1
 800a526:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800a528:	69ba      	ldr	r2, [r7, #24]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	f4ff af32 	bcc.w	800a396 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2220      	movs	r2, #32
 800a536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2200      	movs	r2, #0
 800a53e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a542:	2301      	movs	r3, #1
 800a544:	e000      	b.n	800a548 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800a546:	2302      	movs	r3, #2
  }
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3720      	adds	r7, #32
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}
 800a550:	00100002 	.word	0x00100002
 800a554:	ffff0000 	.word	0xffff0000

0800a558 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b088      	sub	sp, #32
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800a560:	2300      	movs	r3, #0
 800a562:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a570:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a578:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a580:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a582:	7bfb      	ldrb	r3, [r7, #15]
 800a584:	2b10      	cmp	r3, #16
 800a586:	d003      	beq.n	800a590 <HAL_I2C_EV_IRQHandler+0x38>
 800a588:	7bfb      	ldrb	r3, [r7, #15]
 800a58a:	2b40      	cmp	r3, #64	@ 0x40
 800a58c:	f040 80b1 	bne.w	800a6f2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	699b      	ldr	r3, [r3, #24]
 800a596:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	695b      	ldr	r3, [r3, #20]
 800a59e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d10d      	bne.n	800a5c6 <HAL_I2C_EV_IRQHandler+0x6e>
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a5b0:	d003      	beq.n	800a5ba <HAL_I2C_EV_IRQHandler+0x62>
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a5b8:	d101      	bne.n	800a5be <HAL_I2C_EV_IRQHandler+0x66>
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e000      	b.n	800a5c0 <HAL_I2C_EV_IRQHandler+0x68>
 800a5be:	2300      	movs	r3, #0
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	f000 8114 	beq.w	800a7ee <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a5c6:	69fb      	ldr	r3, [r7, #28]
 800a5c8:	f003 0301 	and.w	r3, r3, #1
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00b      	beq.n	800a5e8 <HAL_I2C_EV_IRQHandler+0x90>
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d006      	beq.n	800a5e8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f001 fff6 	bl	800c5cc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 fd76 	bl	800b0d2 <I2C_Master_SB>
 800a5e6:	e083      	b.n	800a6f0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	f003 0308 	and.w	r3, r3, #8
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d008      	beq.n	800a604 <HAL_I2C_EV_IRQHandler+0xac>
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d003      	beq.n	800a604 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f000 fdee 	bl	800b1de <I2C_Master_ADD10>
 800a602:	e075      	b.n	800a6f0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	f003 0302 	and.w	r3, r3, #2
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d008      	beq.n	800a620 <HAL_I2C_EV_IRQHandler+0xc8>
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a614:	2b00      	cmp	r3, #0
 800a616:	d003      	beq.n	800a620 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 fe0a 	bl	800b232 <I2C_Master_ADDR>
 800a61e:	e067      	b.n	800a6f0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	f003 0304 	and.w	r3, r3, #4
 800a626:	2b00      	cmp	r3, #0
 800a628:	d036      	beq.n	800a698 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a634:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a638:	f000 80db 	beq.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a642:	2b00      	cmp	r3, #0
 800a644:	d00d      	beq.n	800a662 <HAL_I2C_EV_IRQHandler+0x10a>
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d008      	beq.n	800a662 <HAL_I2C_EV_IRQHandler+0x10a>
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	f003 0304 	and.w	r3, r3, #4
 800a656:	2b00      	cmp	r3, #0
 800a658:	d103      	bne.n	800a662 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f9d6 	bl	800aa0c <I2C_MasterTransmit_TXE>
 800a660:	e046      	b.n	800a6f0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a662:	69fb      	ldr	r3, [r7, #28]
 800a664:	f003 0304 	and.w	r3, r3, #4
 800a668:	2b00      	cmp	r3, #0
 800a66a:	f000 80c2 	beq.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 80bc 	beq.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a67a:	7bbb      	ldrb	r3, [r7, #14]
 800a67c:	2b21      	cmp	r3, #33	@ 0x21
 800a67e:	d103      	bne.n	800a688 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fa5f 	bl	800ab44 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a686:	e0b4      	b.n	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800a688:	7bfb      	ldrb	r3, [r7, #15]
 800a68a:	2b40      	cmp	r3, #64	@ 0x40
 800a68c:	f040 80b1 	bne.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f000 facd 	bl	800ac30 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a696:	e0ac      	b.n	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6a6:	f000 80a4 	beq.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00d      	beq.n	800a6d0 <HAL_I2C_EV_IRQHandler+0x178>
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d008      	beq.n	800a6d0 <HAL_I2C_EV_IRQHandler+0x178>
 800a6be:	69fb      	ldr	r3, [r7, #28]
 800a6c0:	f003 0304 	and.w	r3, r3, #4
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d103      	bne.n	800a6d0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 fb49 	bl	800ad60 <I2C_MasterReceive_RXNE>
 800a6ce:	e00f      	b.n	800a6f0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a6d0:	69fb      	ldr	r3, [r7, #28]
 800a6d2:	f003 0304 	and.w	r3, r3, #4
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	f000 808b 	beq.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f000 8085 	beq.w	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 fc01 	bl	800aef0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a6ee:	e080      	b.n	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
 800a6f0:	e07f      	b.n	800a7f2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d004      	beq.n	800a704 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	695b      	ldr	r3, [r3, #20]
 800a700:	61fb      	str	r3, [r7, #28]
 800a702:	e007      	b.n	800a714 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	699b      	ldr	r3, [r3, #24]
 800a70a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	695b      	ldr	r3, [r3, #20]
 800a712:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a714:	69fb      	ldr	r3, [r7, #28]
 800a716:	f003 0302 	and.w	r3, r3, #2
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d011      	beq.n	800a742 <HAL_I2C_EV_IRQHandler+0x1ea>
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a724:	2b00      	cmp	r3, #0
 800a726:	d00c      	beq.n	800a742 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d003      	beq.n	800a738 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	699b      	ldr	r3, [r3, #24]
 800a736:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800a738:	69b9      	ldr	r1, [r7, #24]
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 ffc8 	bl	800b6d0 <I2C_Slave_ADDR>
 800a740:	e05a      	b.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a742:	69fb      	ldr	r3, [r7, #28]
 800a744:	f003 0310 	and.w	r3, r3, #16
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d008      	beq.n	800a75e <HAL_I2C_EV_IRQHandler+0x206>
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a752:	2b00      	cmp	r3, #0
 800a754:	d003      	beq.n	800a75e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f001 f802 	bl	800b760 <I2C_Slave_STOPF>
 800a75c:	e04c      	b.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a75e:	7bbb      	ldrb	r3, [r7, #14]
 800a760:	2b21      	cmp	r3, #33	@ 0x21
 800a762:	d002      	beq.n	800a76a <HAL_I2C_EV_IRQHandler+0x212>
 800a764:	7bbb      	ldrb	r3, [r7, #14]
 800a766:	2b29      	cmp	r3, #41	@ 0x29
 800a768:	d120      	bne.n	800a7ac <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a76a:	69fb      	ldr	r3, [r7, #28]
 800a76c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a770:	2b00      	cmp	r3, #0
 800a772:	d00d      	beq.n	800a790 <HAL_I2C_EV_IRQHandler+0x238>
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d008      	beq.n	800a790 <HAL_I2C_EV_IRQHandler+0x238>
 800a77e:	69fb      	ldr	r3, [r7, #28]
 800a780:	f003 0304 	and.w	r3, r3, #4
 800a784:	2b00      	cmp	r3, #0
 800a786:	d103      	bne.n	800a790 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f000 fee3 	bl	800b554 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a78e:	e032      	b.n	800a7f6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a790:	69fb      	ldr	r3, [r7, #28]
 800a792:	f003 0304 	and.w	r3, r3, #4
 800a796:	2b00      	cmp	r3, #0
 800a798:	d02d      	beq.n	800a7f6 <HAL_I2C_EV_IRQHandler+0x29e>
 800a79a:	697b      	ldr	r3, [r7, #20]
 800a79c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d028      	beq.n	800a7f6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f000 ff12 	bl	800b5ce <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a7aa:	e024      	b.n	800a7f6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a7ac:	69fb      	ldr	r3, [r7, #28]
 800a7ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d00d      	beq.n	800a7d2 <HAL_I2C_EV_IRQHandler+0x27a>
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d008      	beq.n	800a7d2 <HAL_I2C_EV_IRQHandler+0x27a>
 800a7c0:	69fb      	ldr	r3, [r7, #28]
 800a7c2:	f003 0304 	and.w	r3, r3, #4
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d103      	bne.n	800a7d2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 ff20 	bl	800b610 <I2C_SlaveReceive_RXNE>
 800a7d0:	e012      	b.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	f003 0304 	and.w	r3, r3, #4
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d00d      	beq.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d008      	beq.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 ff50 	bl	800b68c <I2C_SlaveReceive_BTF>
 800a7ec:	e004      	b.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800a7ee:	bf00      	nop
 800a7f0:	e002      	b.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a7f2:	bf00      	nop
 800a7f4:	e000      	b.n	800a7f8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a7f6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800a7f8:	3720      	adds	r7, #32
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b08a      	sub	sp, #40	@ 0x28
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	695b      	ldr	r3, [r3, #20]
 800a80c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800a816:	2300      	movs	r3, #0
 800a818:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a820:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a822:	6a3b      	ldr	r3, [r7, #32]
 800a824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d00d      	beq.n	800a848 <HAL_I2C_ER_IRQHandler+0x4a>
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a832:	2b00      	cmp	r3, #0
 800a834:	d008      	beq.n	800a848 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 800a836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a838:	f043 0301 	orr.w	r3, r3, #1
 800a83c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a846:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a848:	6a3b      	ldr	r3, [r7, #32]
 800a84a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d00d      	beq.n	800a86e <HAL_I2C_ER_IRQHandler+0x70>
 800a852:	69fb      	ldr	r3, [r7, #28]
 800a854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d008      	beq.n	800a86e <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800a85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a85e:	f043 0302 	orr.w	r3, r3, #2
 800a862:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800a86c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a86e:	6a3b      	ldr	r3, [r7, #32]
 800a870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a874:	2b00      	cmp	r3, #0
 800a876:	d03e      	beq.n	800a8f6 <HAL_I2C_ER_IRQHandler+0xf8>
 800a878:	69fb      	ldr	r3, [r7, #28]
 800a87a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d039      	beq.n	800a8f6 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 800a882:	7efb      	ldrb	r3, [r7, #27]
 800a884:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a894:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a89a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800a89c:	7ebb      	ldrb	r3, [r7, #26]
 800a89e:	2b20      	cmp	r3, #32
 800a8a0:	d112      	bne.n	800a8c8 <HAL_I2C_ER_IRQHandler+0xca>
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10f      	bne.n	800a8c8 <HAL_I2C_ER_IRQHandler+0xca>
 800a8a8:	7cfb      	ldrb	r3, [r7, #19]
 800a8aa:	2b21      	cmp	r3, #33	@ 0x21
 800a8ac:	d008      	beq.n	800a8c0 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800a8ae:	7cfb      	ldrb	r3, [r7, #19]
 800a8b0:	2b29      	cmp	r3, #41	@ 0x29
 800a8b2:	d005      	beq.n	800a8c0 <HAL_I2C_ER_IRQHandler+0xc2>
 800a8b4:	7cfb      	ldrb	r3, [r7, #19]
 800a8b6:	2b28      	cmp	r3, #40	@ 0x28
 800a8b8:	d106      	bne.n	800a8c8 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2b21      	cmp	r3, #33	@ 0x21
 800a8be:	d103      	bne.n	800a8c8 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f001 f87d 	bl	800b9c0 <I2C_Slave_AF>
 800a8c6:	e016      	b.n	800a8f6 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a8d0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d4:	f043 0304 	orr.w	r3, r3, #4
 800a8d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a8da:	7efb      	ldrb	r3, [r7, #27]
 800a8dc:	2b10      	cmp	r3, #16
 800a8de:	d002      	beq.n	800a8e6 <HAL_I2C_ER_IRQHandler+0xe8>
 800a8e0:	7efb      	ldrb	r3, [r7, #27]
 800a8e2:	2b40      	cmp	r3, #64	@ 0x40
 800a8e4:	d107      	bne.n	800a8f6 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a8f4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a8f6:	6a3b      	ldr	r3, [r7, #32]
 800a8f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d00d      	beq.n	800a91c <HAL_I2C_ER_IRQHandler+0x11e>
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a906:	2b00      	cmp	r3, #0
 800a908:	d008      	beq.n	800a91c <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800a90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90c:	f043 0308 	orr.w	r3, r3, #8
 800a910:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800a91a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800a91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d008      	beq.n	800a934 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	431a      	orrs	r2, r3
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f001 f8ba 	bl	800baa8 <I2C_ITError>
  }
}
 800a934:	bf00      	nop
 800a936:	3728      	adds	r7, #40	@ 0x28
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b083      	sub	sp, #12
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a944:	bf00      	nop
 800a946:	370c      	adds	r7, #12
 800a948:	46bd      	mov	sp, r7
 800a94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94e:	4770      	bx	lr

0800a950 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a950:	b480      	push	{r7}
 800a952:	b083      	sub	sp, #12
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a958:	bf00      	nop
 800a95a:	370c      	adds	r7, #12
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr

0800a964 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a964:	b480      	push	{r7}
 800a966:	b083      	sub	sp, #12
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a96c:	bf00      	nop
 800a96e:	370c      	adds	r7, #12
 800a970:	46bd      	mov	sp, r7
 800a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a976:	4770      	bx	lr

0800a978 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a978:	b480      	push	{r7}
 800a97a:	b083      	sub	sp, #12
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a980:	bf00      	nop
 800a982:	370c      	adds	r7, #12
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	460b      	mov	r3, r1
 800a996:	70fb      	strb	r3, [r7, #3]
 800a998:	4613      	mov	r3, r2
 800a99a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a99c:	bf00      	nop
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800a9b0:	bf00      	nop
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr

0800a9bc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800a9c4:	bf00      	nop
 800a9c6:	370c      	adds	r7, #12
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b083      	sub	sp, #12
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a9d8:	bf00      	nop
 800a9da:	370c      	adds	r7, #12
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b083      	sub	sp, #12
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800a9ec:	bf00      	nop
 800a9ee:	370c      	adds	r7, #12
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr

0800a9f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800aa00:	bf00      	nop
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa1a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aa22:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa28:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d150      	bne.n	800aad4 <I2C_MasterTransmit_TXE+0xc8>
 800aa32:	7bfb      	ldrb	r3, [r7, #15]
 800aa34:	2b21      	cmp	r3, #33	@ 0x21
 800aa36:	d14d      	bne.n	800aad4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	2b08      	cmp	r3, #8
 800aa3c:	d01d      	beq.n	800aa7a <I2C_MasterTransmit_TXE+0x6e>
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	2b20      	cmp	r3, #32
 800aa42:	d01a      	beq.n	800aa7a <I2C_MasterTransmit_TXE+0x6e>
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800aa4a:	d016      	beq.n	800aa7a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685a      	ldr	r2, [r3, #4]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800aa5a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2211      	movs	r2, #17
 800aa60:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2220      	movs	r2, #32
 800aa6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7ff ff62 	bl	800a93c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800aa78:	e060      	b.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	685a      	ldr	r2, [r3, #4]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800aa88:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa98:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2220      	movs	r2, #32
 800aaa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aaae:	b2db      	uxtb	r3, r3
 800aab0:	2b40      	cmp	r3, #64	@ 0x40
 800aab2:	d107      	bne.n	800aac4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f7ff ff7d 	bl	800a9bc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800aac2:	e03b      	b.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f7ff ff35 	bl	800a93c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800aad2:	e033      	b.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800aad4:	7bfb      	ldrb	r3, [r7, #15]
 800aad6:	2b21      	cmp	r3, #33	@ 0x21
 800aad8:	d005      	beq.n	800aae6 <I2C_MasterTransmit_TXE+0xda>
 800aada:	7bbb      	ldrb	r3, [r7, #14]
 800aadc:	2b40      	cmp	r3, #64	@ 0x40
 800aade:	d12d      	bne.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800aae0:	7bfb      	ldrb	r3, [r7, #15]
 800aae2:	2b22      	cmp	r3, #34	@ 0x22
 800aae4:	d12a      	bne.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d108      	bne.n	800ab02 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aafe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800ab00:	e01c      	b.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab08:	b2db      	uxtb	r3, r3
 800ab0a:	2b40      	cmp	r3, #64	@ 0x40
 800ab0c:	d103      	bne.n	800ab16 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f88e 	bl	800ac30 <I2C_MemoryTransmit_TXE_BTF>
}
 800ab14:	e012      	b.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab1a:	781a      	ldrb	r2, [r3, #0]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab26:	1c5a      	adds	r2, r3, #1
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	3b01      	subs	r3, #1
 800ab34:	b29a      	uxth	r2, r3
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ab3a:	e7ff      	b.n	800ab3c <I2C_MasterTransmit_TXE+0x130>
 800ab3c:	bf00      	nop
 800ab3e:	3710      	adds	r7, #16
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab50:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b21      	cmp	r3, #33	@ 0x21
 800ab5c:	d164      	bne.n	800ac28 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d012      	beq.n	800ab8e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab6c:	781a      	ldrb	r2, [r3, #0]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab78:	1c5a      	adds	r2, r3, #1
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	3b01      	subs	r3, #1
 800ab86:	b29a      	uxth	r2, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800ab8c:	e04c      	b.n	800ac28 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2b08      	cmp	r3, #8
 800ab92:	d01d      	beq.n	800abd0 <I2C_MasterTransmit_BTF+0x8c>
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2b20      	cmp	r3, #32
 800ab98:	d01a      	beq.n	800abd0 <I2C_MasterTransmit_BTF+0x8c>
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800aba0:	d016      	beq.n	800abd0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800abb0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2211      	movs	r2, #17
 800abb6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2200      	movs	r2, #0
 800abbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2220      	movs	r2, #32
 800abc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f7ff feb7 	bl	800a93c <HAL_I2C_MasterTxCpltCallback>
}
 800abce:	e02b      	b.n	800ac28 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800abde:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	681a      	ldr	r2, [r3, #0]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800abee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2220      	movs	r2, #32
 800abfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ac04:	b2db      	uxtb	r3, r3
 800ac06:	2b40      	cmp	r3, #64	@ 0x40
 800ac08:	d107      	bne.n	800ac1a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f7ff fed2 	bl	800a9bc <HAL_I2C_MemTxCpltCallback>
}
 800ac18:	e006      	b.n	800ac28 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f7ff fe8a 	bl	800a93c <HAL_I2C_MasterTxCpltCallback>
}
 800ac28:	bf00      	nop
 800ac2a:	3710      	adds	r7, #16
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac3e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d11d      	bne.n	800ac84 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d10b      	bne.n	800ac68 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac54:	b2da      	uxtb	r2, r3
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac60:	1c9a      	adds	r2, r3, #2
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800ac66:	e077      	b.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac6c:	b29b      	uxth	r3, r3
 800ac6e:	121b      	asrs	r3, r3, #8
 800ac70:	b2da      	uxtb	r2, r3
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac7c:	1c5a      	adds	r2, r3, #1
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800ac82:	e069      	b.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d10b      	bne.n	800aca4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac9c:	1c5a      	adds	r2, r3, #1
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800aca2:	e059      	b.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aca8:	2b02      	cmp	r3, #2
 800acaa:	d152      	bne.n	800ad52 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800acac:	7bfb      	ldrb	r3, [r7, #15]
 800acae:	2b22      	cmp	r3, #34	@ 0x22
 800acb0:	d10d      	bne.n	800acce <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681a      	ldr	r2, [r3, #0]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800acc0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acc6:	1c5a      	adds	r2, r3, #1
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800accc:	e044      	b.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d015      	beq.n	800ad04 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800acd8:	7bfb      	ldrb	r3, [r7, #15]
 800acda:	2b21      	cmp	r3, #33	@ 0x21
 800acdc:	d112      	bne.n	800ad04 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ace2:	781a      	ldrb	r2, [r3, #0]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acee:	1c5a      	adds	r2, r3, #1
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acf8:	b29b      	uxth	r3, r3
 800acfa:	3b01      	subs	r3, #1
 800acfc:	b29a      	uxth	r2, r3
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ad02:	e029      	b.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d124      	bne.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800ad0e:	7bfb      	ldrb	r3, [r7, #15]
 800ad10:	2b21      	cmp	r3, #33	@ 0x21
 800ad12:	d121      	bne.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	685a      	ldr	r2, [r3, #4]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ad22:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad32:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2220      	movs	r2, #32
 800ad3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2200      	movs	r2, #0
 800ad46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f7ff fe36 	bl	800a9bc <HAL_I2C_MemTxCpltCallback>
}
 800ad50:	e002      	b.n	800ad58 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f7fe ff8c 	bl	8009c70 <I2C_Flush_DR>
}
 800ad58:	bf00      	nop
 800ad5a:	3710      	adds	r7, #16
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b084      	sub	sp, #16
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	2b22      	cmp	r3, #34	@ 0x22
 800ad72:	f040 80b9 	bne.w	800aee8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad7a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad80:	b29b      	uxth	r3, r3
 800ad82:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	2b03      	cmp	r3, #3
 800ad88:	d921      	bls.n	800adce <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	691a      	ldr	r2, [r3, #16]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad94:	b2d2      	uxtb	r2, r2
 800ad96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad9c:	1c5a      	adds	r2, r3, #1
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	3b01      	subs	r3, #1
 800adaa:	b29a      	uxth	r2, r3
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	2b03      	cmp	r3, #3
 800adb8:	f040 8096 	bne.w	800aee8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	685a      	ldr	r2, [r3, #4]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800adca:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800adcc:	e08c      	b.n	800aee8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add2:	2b02      	cmp	r3, #2
 800add4:	d07f      	beq.n	800aed6 <I2C_MasterReceive_RXNE+0x176>
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	2b01      	cmp	r3, #1
 800adda:	d002      	beq.n	800ade2 <I2C_MasterReceive_RXNE+0x82>
 800addc:	68bb      	ldr	r3, [r7, #8]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d179      	bne.n	800aed6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f001 fb34 	bl	800c450 <I2C_WaitOnSTOPRequestThroughIT>
 800ade8:	4603      	mov	r3, r0
 800adea:	2b00      	cmp	r3, #0
 800adec:	d14c      	bne.n	800ae88 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800adfc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	685a      	ldr	r2, [r3, #4]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ae0c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	691a      	ldr	r2, [r3, #16]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae18:	b2d2      	uxtb	r2, r2
 800ae1a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae20:	1c5a      	adds	r2, r3, #1
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae2a:	b29b      	uxth	r3, r3
 800ae2c:	3b01      	subs	r3, #1
 800ae2e:	b29a      	uxth	r2, r3
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2220      	movs	r2, #32
 800ae38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b40      	cmp	r3, #64	@ 0x40
 800ae46:	d10a      	bne.n	800ae5e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f7ff fdba 	bl	800a9d0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ae5c:	e044      	b.n	800aee8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2200      	movs	r2, #0
 800ae62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	2b08      	cmp	r3, #8
 800ae6a:	d002      	beq.n	800ae72 <I2C_MasterReceive_RXNE+0x112>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2b20      	cmp	r3, #32
 800ae70:	d103      	bne.n	800ae7a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2200      	movs	r2, #0
 800ae76:	631a      	str	r2, [r3, #48]	@ 0x30
 800ae78:	e002      	b.n	800ae80 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2212      	movs	r2, #18
 800ae7e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f7ff fd65 	bl	800a950 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ae86:	e02f      	b.n	800aee8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	685a      	ldr	r2, [r3, #4]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ae96:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	691a      	ldr	r2, [r3, #16]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aea2:	b2d2      	uxtb	r2, r2
 800aea4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeaa:	1c5a      	adds	r2, r3, #1
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aeb4:	b29b      	uxth	r3, r3
 800aeb6:	3b01      	subs	r3, #1
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2220      	movs	r2, #32
 800aec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2200      	movs	r2, #0
 800aeca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f7ff fd88 	bl	800a9e4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800aed4:	e008      	b.n	800aee8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	685a      	ldr	r2, [r3, #4]
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aee4:	605a      	str	r2, [r3, #4]
}
 800aee6:	e7ff      	b.n	800aee8 <I2C_MasterReceive_RXNE+0x188>
 800aee8:	bf00      	nop
 800aeea:	3710      	adds	r7, #16
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}

0800aef0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aefc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af02:	b29b      	uxth	r3, r3
 800af04:	2b04      	cmp	r3, #4
 800af06:	d11b      	bne.n	800af40 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	685a      	ldr	r2, [r3, #4]
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af16:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	691a      	ldr	r2, [r3, #16]
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af22:	b2d2      	uxtb	r2, r2
 800af24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af2a:	1c5a      	adds	r2, r3, #1
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af34:	b29b      	uxth	r3, r3
 800af36:	3b01      	subs	r3, #1
 800af38:	b29a      	uxth	r2, r3
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800af3e:	e0c4      	b.n	800b0ca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af44:	b29b      	uxth	r3, r3
 800af46:	2b03      	cmp	r3, #3
 800af48:	d129      	bne.n	800af9e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	685a      	ldr	r2, [r3, #4]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af58:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	2b04      	cmp	r3, #4
 800af5e:	d00a      	beq.n	800af76 <I2C_MasterReceive_BTF+0x86>
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2b02      	cmp	r3, #2
 800af64:	d007      	beq.n	800af76 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	681a      	ldr	r2, [r3, #0]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af74:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	691a      	ldr	r2, [r3, #16]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af80:	b2d2      	uxtb	r2, r2
 800af82:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af88:	1c5a      	adds	r2, r3, #1
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af92:	b29b      	uxth	r3, r3
 800af94:	3b01      	subs	r3, #1
 800af96:	b29a      	uxth	r2, r3
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800af9c:	e095      	b.n	800b0ca <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afa2:	b29b      	uxth	r3, r3
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	d17d      	bne.n	800b0a4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2b01      	cmp	r3, #1
 800afac:	d002      	beq.n	800afb4 <I2C_MasterReceive_BTF+0xc4>
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2b10      	cmp	r3, #16
 800afb2:	d108      	bne.n	800afc6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	681a      	ldr	r2, [r3, #0]
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afc2:	601a      	str	r2, [r3, #0]
 800afc4:	e016      	b.n	800aff4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	2b04      	cmp	r3, #4
 800afca:	d002      	beq.n	800afd2 <I2C_MasterReceive_BTF+0xe2>
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2b02      	cmp	r3, #2
 800afd0:	d108      	bne.n	800afe4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800afe0:	601a      	str	r2, [r3, #0]
 800afe2:	e007      	b.n	800aff4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	681a      	ldr	r2, [r3, #0]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aff2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	691a      	ldr	r2, [r3, #16]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800affe:	b2d2      	uxtb	r2, r2
 800b000:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b006:	1c5a      	adds	r2, r3, #1
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b010:	b29b      	uxth	r3, r3
 800b012:	3b01      	subs	r3, #1
 800b014:	b29a      	uxth	r2, r3
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	691a      	ldr	r2, [r3, #16]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b024:	b2d2      	uxtb	r2, r2
 800b026:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b02c:	1c5a      	adds	r2, r3, #1
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b036:	b29b      	uxth	r3, r3
 800b038:	3b01      	subs	r3, #1
 800b03a:	b29a      	uxth	r2, r3
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800b04e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2220      	movs	r2, #32
 800b054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	2b40      	cmp	r3, #64	@ 0x40
 800b062:	d10a      	bne.n	800b07a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2200      	movs	r2, #0
 800b070:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7ff fcac 	bl	800a9d0 <HAL_I2C_MemRxCpltCallback>
}
 800b078:	e027      	b.n	800b0ca <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	2b08      	cmp	r3, #8
 800b086:	d002      	beq.n	800b08e <I2C_MasterReceive_BTF+0x19e>
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	2b20      	cmp	r3, #32
 800b08c:	d103      	bne.n	800b096 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2200      	movs	r2, #0
 800b092:	631a      	str	r2, [r3, #48]	@ 0x30
 800b094:	e002      	b.n	800b09c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2212      	movs	r2, #18
 800b09a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f7ff fc57 	bl	800a950 <HAL_I2C_MasterRxCpltCallback>
}
 800b0a2:	e012      	b.n	800b0ca <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	691a      	ldr	r2, [r3, #16]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ae:	b2d2      	uxtb	r2, r2
 800b0b0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b6:	1c5a      	adds	r2, r3, #1
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0c0:	b29b      	uxth	r3, r3
 800b0c2:	3b01      	subs	r3, #1
 800b0c4:	b29a      	uxth	r2, r3
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800b0ca:	bf00      	nop
 800b0cc:	3710      	adds	r7, #16
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}

0800b0d2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800b0d2:	b480      	push	{r7}
 800b0d4:	b083      	sub	sp, #12
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	2b40      	cmp	r3, #64	@ 0x40
 800b0e4:	d117      	bne.n	800b116 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d109      	bne.n	800b102 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800b0fe:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800b100:	e067      	b.n	800b1d2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b106:	b2db      	uxtb	r3, r3
 800b108:	f043 0301 	orr.w	r3, r3, #1
 800b10c:	b2da      	uxtb	r2, r3
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	611a      	str	r2, [r3, #16]
}
 800b114:	e05d      	b.n	800b1d2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	691b      	ldr	r3, [r3, #16]
 800b11a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b11e:	d133      	bne.n	800b188 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b126:	b2db      	uxtb	r3, r3
 800b128:	2b21      	cmp	r3, #33	@ 0x21
 800b12a:	d109      	bne.n	800b140 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b130:	b2db      	uxtb	r3, r3
 800b132:	461a      	mov	r2, r3
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800b13c:	611a      	str	r2, [r3, #16]
 800b13e:	e008      	b.n	800b152 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b144:	b2db      	uxtb	r3, r3
 800b146:	f043 0301 	orr.w	r3, r3, #1
 800b14a:	b2da      	uxtb	r2, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b156:	2b00      	cmp	r3, #0
 800b158:	d004      	beq.n	800b164 <I2C_Master_SB+0x92>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b15e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b160:	2b00      	cmp	r3, #0
 800b162:	d108      	bne.n	800b176 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d032      	beq.n	800b1d2 <I2C_Master_SB+0x100>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b172:	2b00      	cmp	r3, #0
 800b174:	d02d      	beq.n	800b1d2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	685a      	ldr	r2, [r3, #4]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b184:	605a      	str	r2, [r3, #4]
}
 800b186:	e024      	b.n	800b1d2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d10e      	bne.n	800b1ae <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b194:	b29b      	uxth	r3, r3
 800b196:	11db      	asrs	r3, r3, #7
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	f003 0306 	and.w	r3, r3, #6
 800b19e:	b2db      	uxtb	r3, r3
 800b1a0:	f063 030f 	orn	r3, r3, #15
 800b1a4:	b2da      	uxtb	r2, r3
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	611a      	str	r2, [r3, #16]
}
 800b1ac:	e011      	b.n	800b1d2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	d10d      	bne.n	800b1d2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	11db      	asrs	r3, r3, #7
 800b1be:	b2db      	uxtb	r3, r3
 800b1c0:	f003 0306 	and.w	r3, r3, #6
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	f063 030e 	orn	r3, r3, #14
 800b1ca:	b2da      	uxtb	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	611a      	str	r2, [r3, #16]
}
 800b1d2:	bf00      	nop
 800b1d4:	370c      	adds	r7, #12
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr

0800b1de <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800b1de:	b480      	push	{r7}
 800b1e0:	b083      	sub	sp, #12
 800b1e2:	af00      	add	r7, sp, #0
 800b1e4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1ea:	b2da      	uxtb	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d004      	beq.n	800b204 <I2C_Master_ADD10+0x26>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b200:	2b00      	cmp	r3, #0
 800b202:	d108      	bne.n	800b216 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d00c      	beq.n	800b226 <I2C_Master_ADD10+0x48>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b212:	2b00      	cmp	r3, #0
 800b214:	d007      	beq.n	800b226 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	685a      	ldr	r2, [r3, #4]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b224:	605a      	str	r2, [r3, #4]
  }
}
 800b226:	bf00      	nop
 800b228:	370c      	adds	r7, #12
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr

0800b232 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800b232:	b480      	push	{r7}
 800b234:	b091      	sub	sp, #68	@ 0x44
 800b236:	af00      	add	r7, sp, #0
 800b238:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b240:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b248:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b24e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b256:	b2db      	uxtb	r3, r3
 800b258:	2b22      	cmp	r3, #34	@ 0x22
 800b25a:	f040 8169 	bne.w	800b530 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b262:	2b00      	cmp	r3, #0
 800b264:	d10f      	bne.n	800b286 <I2C_Master_ADDR+0x54>
 800b266:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b26a:	2b40      	cmp	r3, #64	@ 0x40
 800b26c:	d10b      	bne.n	800b286 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b26e:	2300      	movs	r3, #0
 800b270:	633b      	str	r3, [r7, #48]	@ 0x30
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	695b      	ldr	r3, [r3, #20]
 800b278:	633b      	str	r3, [r7, #48]	@ 0x30
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	699b      	ldr	r3, [r3, #24]
 800b280:	633b      	str	r3, [r7, #48]	@ 0x30
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	e160      	b.n	800b548 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d11d      	bne.n	800b2ca <I2C_Master_ADDR+0x98>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	691b      	ldr	r3, [r3, #16]
 800b292:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b296:	d118      	bne.n	800b2ca <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b298:	2300      	movs	r3, #0
 800b29a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	695b      	ldr	r3, [r3, #20]
 800b2a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	699b      	ldr	r3, [r3, #24]
 800b2aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	681a      	ldr	r2, [r3, #0]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b2bc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2c2:	1c5a      	adds	r2, r3, #1
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	651a      	str	r2, [r3, #80]	@ 0x50
 800b2c8:	e13e      	b.n	800b548 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2ce:	b29b      	uxth	r3, r3
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d113      	bne.n	800b2fc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	695b      	ldr	r3, [r3, #20]
 800b2de:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	699b      	ldr	r3, [r3, #24]
 800b2e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b2f8:	601a      	str	r2, [r3, #0]
 800b2fa:	e115      	b.n	800b528 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b300:	b29b      	uxth	r3, r3
 800b302:	2b01      	cmp	r3, #1
 800b304:	f040 808a 	bne.w	800b41c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800b308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b30e:	d137      	bne.n	800b380 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	681a      	ldr	r2, [r3, #0]
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b31e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b32a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b32e:	d113      	bne.n	800b358 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b33e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b340:	2300      	movs	r3, #0
 800b342:	627b      	str	r3, [r7, #36]	@ 0x24
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	695b      	ldr	r3, [r3, #20]
 800b34a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	699b      	ldr	r3, [r3, #24]
 800b352:	627b      	str	r3, [r7, #36]	@ 0x24
 800b354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b356:	e0e7      	b.n	800b528 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b358:	2300      	movs	r3, #0
 800b35a:	623b      	str	r3, [r7, #32]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	695b      	ldr	r3, [r3, #20]
 800b362:	623b      	str	r3, [r7, #32]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	699b      	ldr	r3, [r3, #24]
 800b36a:	623b      	str	r3, [r7, #32]
 800b36c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	681a      	ldr	r2, [r3, #0]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b37c:	601a      	str	r2, [r3, #0]
 800b37e:	e0d3      	b.n	800b528 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800b380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b382:	2b08      	cmp	r3, #8
 800b384:	d02e      	beq.n	800b3e4 <I2C_Master_ADDR+0x1b2>
 800b386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b388:	2b20      	cmp	r3, #32
 800b38a:	d02b      	beq.n	800b3e4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800b38c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b38e:	2b12      	cmp	r3, #18
 800b390:	d102      	bne.n	800b398 <I2C_Master_ADDR+0x166>
 800b392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b394:	2b01      	cmp	r3, #1
 800b396:	d125      	bne.n	800b3e4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b39a:	2b04      	cmp	r3, #4
 800b39c:	d00e      	beq.n	800b3bc <I2C_Master_ADDR+0x18a>
 800b39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a0:	2b02      	cmp	r3, #2
 800b3a2:	d00b      	beq.n	800b3bc <I2C_Master_ADDR+0x18a>
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a6:	2b10      	cmp	r3, #16
 800b3a8:	d008      	beq.n	800b3bc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3b8:	601a      	str	r2, [r3, #0]
 800b3ba:	e007      	b.n	800b3cc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	681a      	ldr	r2, [r3, #0]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b3ca:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	61fb      	str	r3, [r7, #28]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	695b      	ldr	r3, [r3, #20]
 800b3d6:	61fb      	str	r3, [r7, #28]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	699b      	ldr	r3, [r3, #24]
 800b3de:	61fb      	str	r3, [r7, #28]
 800b3e0:	69fb      	ldr	r3, [r7, #28]
 800b3e2:	e0a1      	b.n	800b528 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	681a      	ldr	r2, [r3, #0]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3f2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	61bb      	str	r3, [r7, #24]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	695b      	ldr	r3, [r3, #20]
 800b3fe:	61bb      	str	r3, [r7, #24]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	699b      	ldr	r3, [r3, #24]
 800b406:	61bb      	str	r3, [r7, #24]
 800b408:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b418:	601a      	str	r2, [r3, #0]
 800b41a:	e085      	b.n	800b528 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b420:	b29b      	uxth	r3, r3
 800b422:	2b02      	cmp	r3, #2
 800b424:	d14d      	bne.n	800b4c2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b428:	2b04      	cmp	r3, #4
 800b42a:	d016      	beq.n	800b45a <I2C_Master_ADDR+0x228>
 800b42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b42e:	2b02      	cmp	r3, #2
 800b430:	d013      	beq.n	800b45a <I2C_Master_ADDR+0x228>
 800b432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b434:	2b10      	cmp	r3, #16
 800b436:	d010      	beq.n	800b45a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	681a      	ldr	r2, [r3, #0]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b446:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	681a      	ldr	r2, [r3, #0]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b456:	601a      	str	r2, [r3, #0]
 800b458:	e007      	b.n	800b46a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b468:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b474:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b478:	d117      	bne.n	800b4aa <I2C_Master_ADDR+0x278>
 800b47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b480:	d00b      	beq.n	800b49a <I2C_Master_ADDR+0x268>
 800b482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b484:	2b01      	cmp	r3, #1
 800b486:	d008      	beq.n	800b49a <I2C_Master_ADDR+0x268>
 800b488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b48a:	2b08      	cmp	r3, #8
 800b48c:	d005      	beq.n	800b49a <I2C_Master_ADDR+0x268>
 800b48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b490:	2b10      	cmp	r3, #16
 800b492:	d002      	beq.n	800b49a <I2C_Master_ADDR+0x268>
 800b494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b496:	2b20      	cmp	r3, #32
 800b498:	d107      	bne.n	800b4aa <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b4a8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	617b      	str	r3, [r7, #20]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	695b      	ldr	r3, [r3, #20]
 800b4b4:	617b      	str	r3, [r7, #20]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	699b      	ldr	r3, [r3, #24]
 800b4bc:	617b      	str	r3, [r7, #20]
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	e032      	b.n	800b528 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	681a      	ldr	r2, [r3, #0]
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b4d0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4e0:	d117      	bne.n	800b512 <I2C_Master_ADDR+0x2e0>
 800b4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b4e8:	d00b      	beq.n	800b502 <I2C_Master_ADDR+0x2d0>
 800b4ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d008      	beq.n	800b502 <I2C_Master_ADDR+0x2d0>
 800b4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4f2:	2b08      	cmp	r3, #8
 800b4f4:	d005      	beq.n	800b502 <I2C_Master_ADDR+0x2d0>
 800b4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4f8:	2b10      	cmp	r3, #16
 800b4fa:	d002      	beq.n	800b502 <I2C_Master_ADDR+0x2d0>
 800b4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4fe:	2b20      	cmp	r3, #32
 800b500:	d107      	bne.n	800b512 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	685a      	ldr	r2, [r3, #4]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b510:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b512:	2300      	movs	r3, #0
 800b514:	613b      	str	r3, [r7, #16]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	695b      	ldr	r3, [r3, #20]
 800b51c:	613b      	str	r3, [r7, #16]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	699b      	ldr	r3, [r3, #24]
 800b524:	613b      	str	r3, [r7, #16]
 800b526:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800b52e:	e00b      	b.n	800b548 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b530:	2300      	movs	r3, #0
 800b532:	60fb      	str	r3, [r7, #12]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	695b      	ldr	r3, [r3, #20]
 800b53a:	60fb      	str	r3, [r7, #12]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	699b      	ldr	r3, [r3, #24]
 800b542:	60fb      	str	r3, [r7, #12]
 800b544:	68fb      	ldr	r3, [r7, #12]
}
 800b546:	e7ff      	b.n	800b548 <I2C_Master_ADDR+0x316>
 800b548:	bf00      	nop
 800b54a:	3744      	adds	r7, #68	@ 0x44
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b562:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b568:	b29b      	uxth	r3, r3
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d02b      	beq.n	800b5c6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b572:	781a      	ldrb	r2, [r3, #0]
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b57e:	1c5a      	adds	r2, r3, #1
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b588:	b29b      	uxth	r3, r3
 800b58a:	3b01      	subs	r3, #1
 800b58c:	b29a      	uxth	r2, r3
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b596:	b29b      	uxth	r3, r3
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d114      	bne.n	800b5c6 <I2C_SlaveTransmit_TXE+0x72>
 800b59c:	7bfb      	ldrb	r3, [r7, #15]
 800b59e:	2b29      	cmp	r3, #41	@ 0x29
 800b5a0:	d111      	bne.n	800b5c6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	685a      	ldr	r2, [r3, #4]
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b5b0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2221      	movs	r2, #33	@ 0x21
 800b5b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2228      	movs	r2, #40	@ 0x28
 800b5bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f7ff f9cf 	bl	800a964 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b5c6:	bf00      	nop
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b5ce:	b480      	push	{r7}
 800b5d0:	b083      	sub	sp, #12
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5da:	b29b      	uxth	r3, r3
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d011      	beq.n	800b604 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5e4:	781a      	ldrb	r2, [r3, #0]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5f0:	1c5a      	adds	r2, r3, #1
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5fa:	b29b      	uxth	r3, r3
 800b5fc:	3b01      	subs	r3, #1
 800b5fe:	b29a      	uxth	r2, r3
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b604:	bf00      	nop
 800b606:	370c      	adds	r7, #12
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr

0800b610 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b084      	sub	sp, #16
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b61e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b624:	b29b      	uxth	r3, r3
 800b626:	2b00      	cmp	r3, #0
 800b628:	d02c      	beq.n	800b684 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	691a      	ldr	r2, [r3, #16]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b634:	b2d2      	uxtb	r2, r2
 800b636:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b63c:	1c5a      	adds	r2, r3, #1
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b646:	b29b      	uxth	r3, r3
 800b648:	3b01      	subs	r3, #1
 800b64a:	b29a      	uxth	r2, r3
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b654:	b29b      	uxth	r3, r3
 800b656:	2b00      	cmp	r3, #0
 800b658:	d114      	bne.n	800b684 <I2C_SlaveReceive_RXNE+0x74>
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b65e:	d111      	bne.n	800b684 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	685a      	ldr	r2, [r3, #4]
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b66e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2222      	movs	r2, #34	@ 0x22
 800b674:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2228      	movs	r2, #40	@ 0x28
 800b67a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f7ff f97a 	bl	800a978 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b684:	bf00      	nop
 800b686:	3710      	adds	r7, #16
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b083      	sub	sp, #12
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b698:	b29b      	uxth	r3, r3
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d012      	beq.n	800b6c4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	691a      	ldr	r2, [r3, #16]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6a8:	b2d2      	uxtb	r2, r2
 800b6aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6b0:	1c5a      	adds	r2, r3, #1
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6ba:	b29b      	uxth	r3, r3
 800b6bc:	3b01      	subs	r3, #1
 800b6be:	b29a      	uxth	r2, r3
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b6c4:	bf00      	nop
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6e4:	b2db      	uxtb	r3, r3
 800b6e6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b6ea:	2b28      	cmp	r3, #40	@ 0x28
 800b6ec:	d125      	bne.n	800b73a <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	685a      	ldr	r2, [r3, #4]
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6fc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	f003 0304 	and.w	r3, r3, #4
 800b704:	2b00      	cmp	r3, #0
 800b706:	d101      	bne.n	800b70c <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800b708:	2301      	movs	r3, #1
 800b70a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b712:	2b00      	cmp	r3, #0
 800b714:	d103      	bne.n	800b71e <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	68db      	ldr	r3, [r3, #12]
 800b71a:	81bb      	strh	r3, [r7, #12]
 800b71c:	e002      	b.n	800b724 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	699b      	ldr	r3, [r3, #24]
 800b722:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2200      	movs	r2, #0
 800b728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800b72c:	89ba      	ldrh	r2, [r7, #12]
 800b72e:	7bfb      	ldrb	r3, [r7, #15]
 800b730:	4619      	mov	r1, r3
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff f92a 	bl	800a98c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b738:	e00e      	b.n	800b758 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b73a:	2300      	movs	r3, #0
 800b73c:	60bb      	str	r3, [r7, #8]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	695b      	ldr	r3, [r3, #20]
 800b744:	60bb      	str	r3, [r7, #8]
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	699b      	ldr	r3, [r3, #24]
 800b74c:	60bb      	str	r3, [r7, #8]
 800b74e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2200      	movs	r2, #0
 800b754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800b758:	bf00      	nop
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b76e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	685a      	ldr	r2, [r3, #4]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b77e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b780:	2300      	movs	r3, #0
 800b782:	60bb      	str	r3, [r7, #8]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	695b      	ldr	r3, [r3, #20]
 800b78a:	60bb      	str	r3, [r7, #8]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f042 0201 	orr.w	r2, r2, #1
 800b79a:	601a      	str	r2, [r3, #0]
 800b79c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	681a      	ldr	r2, [r3, #0]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7ac:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7bc:	d172      	bne.n	800b8a4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b7be:	7bfb      	ldrb	r3, [r7, #15]
 800b7c0:	2b22      	cmp	r3, #34	@ 0x22
 800b7c2:	d002      	beq.n	800b7ca <I2C_Slave_STOPF+0x6a>
 800b7c4:	7bfb      	ldrb	r3, [r7, #15]
 800b7c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7c8:	d135      	bne.n	800b836 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	b29a      	uxth	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d005      	beq.n	800b7ee <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e6:	f043 0204 	orr.w	r2, r3, #4
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	685a      	ldr	r2, [r3, #4]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b7fc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b802:	4618      	mov	r0, r3
 800b804:	f7fd fc09 	bl	800901a <HAL_DMA_GetState>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b01      	cmp	r3, #1
 800b80c:	d049      	beq.n	800b8a2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b812:	4a69      	ldr	r2, [pc, #420]	@ (800b9b8 <I2C_Slave_STOPF+0x258>)
 800b814:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7fd fbdb 	bl	8008fd6 <HAL_DMA_Abort_IT>
 800b820:	4603      	mov	r3, r0
 800b822:	2b00      	cmp	r3, #0
 800b824:	d03d      	beq.n	800b8a2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b82a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b830:	4610      	mov	r0, r2
 800b832:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b834:	e035      	b.n	800b8a2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	b29a      	uxth	r2, r3
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b848:	b29b      	uxth	r3, r3
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d005      	beq.n	800b85a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b852:	f043 0204 	orr.w	r2, r3, #4
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	685a      	ldr	r2, [r3, #4]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b868:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b86e:	4618      	mov	r0, r3
 800b870:	f7fd fbd3 	bl	800901a <HAL_DMA_GetState>
 800b874:	4603      	mov	r3, r0
 800b876:	2b01      	cmp	r3, #1
 800b878:	d014      	beq.n	800b8a4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b87e:	4a4e      	ldr	r2, [pc, #312]	@ (800b9b8 <I2C_Slave_STOPF+0x258>)
 800b880:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b886:	4618      	mov	r0, r3
 800b888:	f7fd fba5 	bl	8008fd6 <HAL_DMA_Abort_IT>
 800b88c:	4603      	mov	r3, r0
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d008      	beq.n	800b8a4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b89c:	4610      	mov	r0, r2
 800b89e:	4798      	blx	r3
 800b8a0:	e000      	b.n	800b8a4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b8a2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8a8:	b29b      	uxth	r3, r3
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d03e      	beq.n	800b92c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	695b      	ldr	r3, [r3, #20]
 800b8b4:	f003 0304 	and.w	r3, r3, #4
 800b8b8:	2b04      	cmp	r3, #4
 800b8ba:	d112      	bne.n	800b8e2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	691a      	ldr	r2, [r3, #16]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8c6:	b2d2      	uxtb	r2, r2
 800b8c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ce:	1c5a      	adds	r2, r3, #1
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	3b01      	subs	r3, #1
 800b8dc:	b29a      	uxth	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	695b      	ldr	r3, [r3, #20]
 800b8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ec:	2b40      	cmp	r3, #64	@ 0x40
 800b8ee:	d112      	bne.n	800b916 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	691a      	ldr	r2, [r3, #16]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8fa:	b2d2      	uxtb	r2, r2
 800b8fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b902:	1c5a      	adds	r2, r3, #1
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b90c:	b29b      	uxth	r3, r3
 800b90e:	3b01      	subs	r3, #1
 800b910:	b29a      	uxth	r2, r3
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b91a:	b29b      	uxth	r3, r3
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d005      	beq.n	800b92c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b924:	f043 0204 	orr.w	r2, r3, #4
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b930:	2b00      	cmp	r3, #0
 800b932:	d003      	beq.n	800b93c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f000 f8b7 	bl	800baa8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800b93a:	e039      	b.n	800b9b0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
 800b93e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b940:	d109      	bne.n	800b956 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2200      	movs	r2, #0
 800b946:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2228      	movs	r2, #40	@ 0x28
 800b94c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	f7ff f811 	bl	800a978 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	2b28      	cmp	r3, #40	@ 0x28
 800b960:	d111      	bne.n	800b986 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	4a15      	ldr	r2, [pc, #84]	@ (800b9bc <I2C_Slave_STOPF+0x25c>)
 800b966:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2200      	movs	r2, #0
 800b96c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2220      	movs	r2, #32
 800b972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2200      	movs	r2, #0
 800b97a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f7ff f812 	bl	800a9a8 <HAL_I2C_ListenCpltCallback>
}
 800b984:	e014      	b.n	800b9b0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b98a:	2b22      	cmp	r3, #34	@ 0x22
 800b98c:	d002      	beq.n	800b994 <I2C_Slave_STOPF+0x234>
 800b98e:	7bfb      	ldrb	r3, [r7, #15]
 800b990:	2b22      	cmp	r3, #34	@ 0x22
 800b992:	d10d      	bne.n	800b9b0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2200      	movs	r2, #0
 800b998:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2220      	movs	r2, #32
 800b99e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f7fe ffe4 	bl	800a978 <HAL_I2C_SlaveRxCpltCallback>
}
 800b9b0:	bf00      	nop
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}
 800b9b8:	0800bfad 	.word	0x0800bfad
 800b9bc:	ffff0000 	.word	0xffff0000

0800b9c0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b084      	sub	sp, #16
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9ce:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	2b08      	cmp	r3, #8
 800b9da:	d002      	beq.n	800b9e2 <I2C_Slave_AF+0x22>
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	2b20      	cmp	r3, #32
 800b9e0:	d129      	bne.n	800ba36 <I2C_Slave_AF+0x76>
 800b9e2:	7bfb      	ldrb	r3, [r7, #15]
 800b9e4:	2b28      	cmp	r3, #40	@ 0x28
 800b9e6:	d126      	bne.n	800ba36 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	4a2e      	ldr	r2, [pc, #184]	@ (800baa4 <I2C_Slave_AF+0xe4>)
 800b9ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	685a      	ldr	r2, [r3, #4]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b9fc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ba06:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	681a      	ldr	r2, [r3, #0]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ba16:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2220      	movs	r2, #32
 800ba22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f7fe ffba 	bl	800a9a8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800ba34:	e031      	b.n	800ba9a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	2b21      	cmp	r3, #33	@ 0x21
 800ba3a:	d129      	bne.n	800ba90 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	4a19      	ldr	r2, [pc, #100]	@ (800baa4 <I2C_Slave_AF+0xe4>)
 800ba40:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2221      	movs	r2, #33	@ 0x21
 800ba46:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2220      	movs	r2, #32
 800ba4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2200      	movs	r2, #0
 800ba54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	685a      	ldr	r2, [r3, #4]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ba66:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ba70:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	681a      	ldr	r2, [r3, #0]
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ba80:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f7fe f8f4 	bl	8009c70 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f7fe ff6b 	bl	800a964 <HAL_I2C_SlaveTxCpltCallback>
}
 800ba8e:	e004      	b.n	800ba9a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ba98:	615a      	str	r2, [r3, #20]
}
 800ba9a:	bf00      	nop
 800ba9c:	3710      	adds	r7, #16
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}
 800baa2:	bf00      	nop
 800baa4:	ffff0000 	.word	0xffff0000

0800baa8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b084      	sub	sp, #16
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bab6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800babe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800bac0:	7bbb      	ldrb	r3, [r7, #14]
 800bac2:	2b10      	cmp	r3, #16
 800bac4:	d002      	beq.n	800bacc <I2C_ITError+0x24>
 800bac6:	7bbb      	ldrb	r3, [r7, #14]
 800bac8:	2b40      	cmp	r3, #64	@ 0x40
 800baca:	d10a      	bne.n	800bae2 <I2C_ITError+0x3a>
 800bacc:	7bfb      	ldrb	r3, [r7, #15]
 800bace:	2b22      	cmp	r3, #34	@ 0x22
 800bad0:	d107      	bne.n	800bae2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bae0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bae2:	7bfb      	ldrb	r3, [r7, #15]
 800bae4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bae8:	2b28      	cmp	r3, #40	@ 0x28
 800baea:	d107      	bne.n	800bafc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2200      	movs	r2, #0
 800baf0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2228      	movs	r2, #40	@ 0x28
 800baf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800bafa:	e015      	b.n	800bb28 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb0a:	d00a      	beq.n	800bb22 <I2C_ITError+0x7a>
 800bb0c:	7bfb      	ldrb	r3, [r7, #15]
 800bb0e:	2b60      	cmp	r3, #96	@ 0x60
 800bb10:	d007      	beq.n	800bb22 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2220      	movs	r2, #32
 800bb16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2200      	movs	r2, #0
 800bb26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb36:	d162      	bne.n	800bbfe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	685a      	ldr	r2, [r3, #4]
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bb46:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	d020      	beq.n	800bb98 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb5a:	4a6a      	ldr	r2, [pc, #424]	@ (800bd04 <I2C_ITError+0x25c>)
 800bb5c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7fd fa37 	bl	8008fd6 <HAL_DMA_Abort_IT>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	f000 8089 	beq.w	800bc82 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	681a      	ldr	r2, [r3, #0]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f022 0201 	bic.w	r2, r2, #1
 800bb7e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2220      	movs	r2, #32
 800bb84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb8e:	687a      	ldr	r2, [r7, #4]
 800bb90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800bb92:	4610      	mov	r0, r2
 800bb94:	4798      	blx	r3
 800bb96:	e074      	b.n	800bc82 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb9c:	4a59      	ldr	r2, [pc, #356]	@ (800bd04 <I2C_ITError+0x25c>)
 800bb9e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bba4:	4618      	mov	r0, r3
 800bba6:	f7fd fa16 	bl	8008fd6 <HAL_DMA_Abort_IT>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d068      	beq.n	800bc82 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	695b      	ldr	r3, [r3, #20]
 800bbb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbba:	2b40      	cmp	r3, #64	@ 0x40
 800bbbc:	d10b      	bne.n	800bbd6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	691a      	ldr	r2, [r3, #16]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbc8:	b2d2      	uxtb	r2, r2
 800bbca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbd0:	1c5a      	adds	r2, r3, #1
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	681a      	ldr	r2, [r3, #0]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f022 0201 	bic.w	r2, r2, #1
 800bbe4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2220      	movs	r2, #32
 800bbea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800bbf8:	4610      	mov	r0, r2
 800bbfa:	4798      	blx	r3
 800bbfc:	e041      	b.n	800bc82 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b60      	cmp	r3, #96	@ 0x60
 800bc08:	d125      	bne.n	800bc56 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2220      	movs	r2, #32
 800bc0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2200      	movs	r2, #0
 800bc16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	695b      	ldr	r3, [r3, #20]
 800bc1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc22:	2b40      	cmp	r3, #64	@ 0x40
 800bc24:	d10b      	bne.n	800bc3e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	691a      	ldr	r2, [r3, #16]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc30:	b2d2      	uxtb	r2, r2
 800bc32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc38:	1c5a      	adds	r2, r3, #1
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	681a      	ldr	r2, [r3, #0]
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f022 0201 	bic.w	r2, r2, #1
 800bc4c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f7fe fed2 	bl	800a9f8 <HAL_I2C_AbortCpltCallback>
 800bc54:	e015      	b.n	800bc82 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	695b      	ldr	r3, [r3, #20]
 800bc5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc60:	2b40      	cmp	r3, #64	@ 0x40
 800bc62:	d10b      	bne.n	800bc7c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	691a      	ldr	r2, [r3, #16]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc6e:	b2d2      	uxtb	r2, r2
 800bc70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc76:	1c5a      	adds	r2, r3, #1
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f7fe feb1 	bl	800a9e4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc86:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	f003 0301 	and.w	r3, r3, #1
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d10e      	bne.n	800bcb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d109      	bne.n	800bcb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d104      	bne.n	800bcb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d007      	beq.n	800bcc0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	685a      	ldr	r2, [r3, #4]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800bcbe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bcc6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bccc:	f003 0304 	and.w	r3, r3, #4
 800bcd0:	2b04      	cmp	r3, #4
 800bcd2:	d113      	bne.n	800bcfc <I2C_ITError+0x254>
 800bcd4:	7bfb      	ldrb	r3, [r7, #15]
 800bcd6:	2b28      	cmp	r3, #40	@ 0x28
 800bcd8:	d110      	bne.n	800bcfc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	4a0a      	ldr	r2, [pc, #40]	@ (800bd08 <I2C_ITError+0x260>)
 800bcde:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2200      	movs	r2, #0
 800bce4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f7fe fe56 	bl	800a9a8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bcfc:	bf00      	nop
 800bcfe:	3710      	adds	r7, #16
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	0800bfad 	.word	0x0800bfad
 800bd08:	ffff0000 	.word	0xffff0000

0800bd0c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b088      	sub	sp, #32
 800bd10:	af02      	add	r7, sp, #8
 800bd12:	60f8      	str	r0, [r7, #12]
 800bd14:	607a      	str	r2, [r7, #4]
 800bd16:	603b      	str	r3, [r7, #0]
 800bd18:	460b      	mov	r3, r1
 800bd1a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd20:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	2b08      	cmp	r3, #8
 800bd26:	d006      	beq.n	800bd36 <I2C_MasterRequestWrite+0x2a>
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	2b01      	cmp	r3, #1
 800bd2c:	d003      	beq.n	800bd36 <I2C_MasterRequestWrite+0x2a>
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bd34:	d108      	bne.n	800bd48 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bd44:	601a      	str	r2, [r3, #0]
 800bd46:	e00b      	b.n	800bd60 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd4c:	2b12      	cmp	r3, #18
 800bd4e:	d107      	bne.n	800bd60 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	681a      	ldr	r2, [r3, #0]
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bd5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	9300      	str	r3, [sp, #0]
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2200      	movs	r2, #0
 800bd68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800bd6c:	68f8      	ldr	r0, [r7, #12]
 800bd6e:	f000 f9c5 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d00d      	beq.n	800bd94 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd86:	d103      	bne.n	800bd90 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bd8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800bd90:	2303      	movs	r3, #3
 800bd92:	e035      	b.n	800be00 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	691b      	ldr	r3, [r3, #16]
 800bd98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bd9c:	d108      	bne.n	800bdb0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800bd9e:	897b      	ldrh	r3, [r7, #10]
 800bda0:	b2db      	uxtb	r3, r3
 800bda2:	461a      	mov	r2, r3
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800bdac:	611a      	str	r2, [r3, #16]
 800bdae:	e01b      	b.n	800bde8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bdb0:	897b      	ldrh	r3, [r7, #10]
 800bdb2:	11db      	asrs	r3, r3, #7
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	f003 0306 	and.w	r3, r3, #6
 800bdba:	b2db      	uxtb	r3, r3
 800bdbc:	f063 030f 	orn	r3, r3, #15
 800bdc0:	b2da      	uxtb	r2, r3
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	490e      	ldr	r1, [pc, #56]	@ (800be08 <I2C_MasterRequestWrite+0xfc>)
 800bdce:	68f8      	ldr	r0, [r7, #12]
 800bdd0:	f000 fa0e 	bl	800c1f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d001      	beq.n	800bdde <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800bdda:	2301      	movs	r3, #1
 800bddc:	e010      	b.n	800be00 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bdde:	897b      	ldrh	r3, [r7, #10]
 800bde0:	b2da      	uxtb	r2, r3
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	687a      	ldr	r2, [r7, #4]
 800bdec:	4907      	ldr	r1, [pc, #28]	@ (800be0c <I2C_MasterRequestWrite+0x100>)
 800bdee:	68f8      	ldr	r0, [r7, #12]
 800bdf0:	f000 f9fe 	bl	800c1f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d001      	beq.n	800bdfe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e000      	b.n	800be00 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	3718      	adds	r7, #24
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}
 800be08:	00010008 	.word	0x00010008
 800be0c:	00010002 	.word	0x00010002

0800be10 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b088      	sub	sp, #32
 800be14:	af02      	add	r7, sp, #8
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	607a      	str	r2, [r7, #4]
 800be1a:	603b      	str	r3, [r7, #0]
 800be1c:	460b      	mov	r3, r1
 800be1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be24:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800be34:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	2b08      	cmp	r3, #8
 800be3a:	d006      	beq.n	800be4a <I2C_MasterRequestRead+0x3a>
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d003      	beq.n	800be4a <I2C_MasterRequestRead+0x3a>
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800be48:	d108      	bne.n	800be5c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be58:	601a      	str	r2, [r3, #0]
 800be5a:	e00b      	b.n	800be74 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be60:	2b11      	cmp	r3, #17
 800be62:	d107      	bne.n	800be74 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	681a      	ldr	r2, [r3, #0]
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	9300      	str	r3, [sp, #0]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2200      	movs	r2, #0
 800be7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800be80:	68f8      	ldr	r0, [r7, #12]
 800be82:	f000 f93b 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800be86:	4603      	mov	r3, r0
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d00d      	beq.n	800bea8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be9a:	d103      	bne.n	800bea4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bea2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800bea4:	2303      	movs	r3, #3
 800bea6:	e079      	b.n	800bf9c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	691b      	ldr	r3, [r3, #16]
 800beac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800beb0:	d108      	bne.n	800bec4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800beb2:	897b      	ldrh	r3, [r7, #10]
 800beb4:	b2db      	uxtb	r3, r3
 800beb6:	f043 0301 	orr.w	r3, r3, #1
 800beba:	b2da      	uxtb	r2, r3
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	611a      	str	r2, [r3, #16]
 800bec2:	e05f      	b.n	800bf84 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bec4:	897b      	ldrh	r3, [r7, #10]
 800bec6:	11db      	asrs	r3, r3, #7
 800bec8:	b2db      	uxtb	r3, r3
 800beca:	f003 0306 	and.w	r3, r3, #6
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	f063 030f 	orn	r3, r3, #15
 800bed4:	b2da      	uxtb	r2, r3
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	687a      	ldr	r2, [r7, #4]
 800bee0:	4930      	ldr	r1, [pc, #192]	@ (800bfa4 <I2C_MasterRequestRead+0x194>)
 800bee2:	68f8      	ldr	r0, [r7, #12]
 800bee4:	f000 f984 	bl	800c1f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b00      	cmp	r3, #0
 800beec:	d001      	beq.n	800bef2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800beee:	2301      	movs	r3, #1
 800bef0:	e054      	b.n	800bf9c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bef2:	897b      	ldrh	r3, [r7, #10]
 800bef4:	b2da      	uxtb	r2, r3
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	687a      	ldr	r2, [r7, #4]
 800bf00:	4929      	ldr	r1, [pc, #164]	@ (800bfa8 <I2C_MasterRequestRead+0x198>)
 800bf02:	68f8      	ldr	r0, [r7, #12]
 800bf04:	f000 f974 	bl	800c1f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d001      	beq.n	800bf12 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e044      	b.n	800bf9c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bf12:	2300      	movs	r3, #0
 800bf14:	613b      	str	r3, [r7, #16]
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	695b      	ldr	r3, [r3, #20]
 800bf1c:	613b      	str	r3, [r7, #16]
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	699b      	ldr	r3, [r3, #24]
 800bf24:	613b      	str	r3, [r7, #16]
 800bf26:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	681a      	ldr	r2, [r3, #0]
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bf36:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800bf44:	68f8      	ldr	r0, [r7, #12]
 800bf46:	f000 f8d9 	bl	800c0fc <I2C_WaitOnFlagUntilTimeout>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d00d      	beq.n	800bf6c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf5e:	d103      	bne.n	800bf68 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf66:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800bf68:	2303      	movs	r3, #3
 800bf6a:	e017      	b.n	800bf9c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800bf6c:	897b      	ldrh	r3, [r7, #10]
 800bf6e:	11db      	asrs	r3, r3, #7
 800bf70:	b2db      	uxtb	r3, r3
 800bf72:	f003 0306 	and.w	r3, r3, #6
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	f063 030e 	orn	r3, r3, #14
 800bf7c:	b2da      	uxtb	r2, r3
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	687a      	ldr	r2, [r7, #4]
 800bf88:	4907      	ldr	r1, [pc, #28]	@ (800bfa8 <I2C_MasterRequestRead+0x198>)
 800bf8a:	68f8      	ldr	r0, [r7, #12]
 800bf8c:	f000 f930 	bl	800c1f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bf90:	4603      	mov	r3, r0
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d001      	beq.n	800bf9a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800bf96:	2301      	movs	r3, #1
 800bf98:	e000      	b.n	800bf9c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3718      	adds	r7, #24
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}
 800bfa4:	00010008 	.word	0x00010008
 800bfa8:	00010002 	.word	0x00010002

0800bfac <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b086      	sub	sp, #24
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfbc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfc4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800bfc6:	4b4b      	ldr	r3, [pc, #300]	@ (800c0f4 <I2C_DMAAbort+0x148>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	08db      	lsrs	r3, r3, #3
 800bfcc:	4a4a      	ldr	r2, [pc, #296]	@ (800c0f8 <I2C_DMAAbort+0x14c>)
 800bfce:	fba2 2303 	umull	r2, r3, r2, r3
 800bfd2:	0a1a      	lsrs	r2, r3, #8
 800bfd4:	4613      	mov	r3, r2
 800bfd6:	009b      	lsls	r3, r3, #2
 800bfd8:	4413      	add	r3, r2
 800bfda:	00da      	lsls	r2, r3, #3
 800bfdc:	1ad3      	subs	r3, r2, r3
 800bfde:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d106      	bne.n	800bff4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfea:	f043 0220 	orr.w	r2, r3, #32
 800bfee:	697b      	ldr	r3, [r7, #20]
 800bff0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800bff2:	e00a      	b.n	800c00a <I2C_DMAAbort+0x5e>
    }
    count--;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	3b01      	subs	r3, #1
 800bff8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c004:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c008:	d0ea      	beq.n	800bfe0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d003      	beq.n	800c01a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c016:	2200      	movs	r2, #0
 800c018:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d003      	beq.n	800c02a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c026:	2200      	movs	r2, #0
 800c028:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	681a      	ldr	r2, [r3, #0]
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c038:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	2200      	movs	r2, #0
 800c03e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c044:	2b00      	cmp	r3, #0
 800c046:	d003      	beq.n	800c050 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c04c:	2200      	movs	r2, #0
 800c04e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c054:	2b00      	cmp	r3, #0
 800c056:	d003      	beq.n	800c060 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c05c:	2200      	movs	r2, #0
 800c05e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800c060:	697b      	ldr	r3, [r7, #20]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	681a      	ldr	r2, [r3, #0]
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f022 0201 	bic.w	r2, r2, #1
 800c06e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c070:	697b      	ldr	r3, [r7, #20]
 800c072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c076:	b2db      	uxtb	r3, r3
 800c078:	2b60      	cmp	r3, #96	@ 0x60
 800c07a:	d10e      	bne.n	800c09a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	2220      	movs	r2, #32
 800c080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	2200      	movs	r2, #0
 800c088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	2200      	movs	r2, #0
 800c090:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c092:	6978      	ldr	r0, [r7, #20]
 800c094:	f7fe fcb0 	bl	800a9f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c098:	e027      	b.n	800c0ea <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c09a:	7cfb      	ldrb	r3, [r7, #19]
 800c09c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c0a0:	2b28      	cmp	r3, #40	@ 0x28
 800c0a2:	d117      	bne.n	800c0d4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f042 0201 	orr.w	r2, r2, #1
 800c0b2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	697b      	ldr	r3, [r7, #20]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c0c2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	2228      	movs	r2, #40	@ 0x28
 800c0ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800c0d2:	e007      	b.n	800c0e4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800c0d4:	697b      	ldr	r3, [r7, #20]
 800c0d6:	2220      	movs	r2, #32
 800c0d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800c0e4:	6978      	ldr	r0, [r7, #20]
 800c0e6:	f7fe fc7d 	bl	800a9e4 <HAL_I2C_ErrorCallback>
}
 800c0ea:	bf00      	nop
 800c0ec:	3718      	adds	r7, #24
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20000554 	.word	0x20000554
 800c0f8:	14f8b589 	.word	0x14f8b589

0800c0fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	60b9      	str	r1, [r7, #8]
 800c106:	603b      	str	r3, [r7, #0]
 800c108:	4613      	mov	r3, r2
 800c10a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c10c:	e048      	b.n	800c1a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c114:	d044      	beq.n	800c1a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c116:	f7fc fd93 	bl	8008c40 <HAL_GetTick>
 800c11a:	4602      	mov	r2, r0
 800c11c:	69bb      	ldr	r3, [r7, #24]
 800c11e:	1ad3      	subs	r3, r2, r3
 800c120:	683a      	ldr	r2, [r7, #0]
 800c122:	429a      	cmp	r2, r3
 800c124:	d302      	bcc.n	800c12c <I2C_WaitOnFlagUntilTimeout+0x30>
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d139      	bne.n	800c1a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	0c1b      	lsrs	r3, r3, #16
 800c130:	b2db      	uxtb	r3, r3
 800c132:	2b01      	cmp	r3, #1
 800c134:	d10d      	bne.n	800c152 <I2C_WaitOnFlagUntilTimeout+0x56>
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	695b      	ldr	r3, [r3, #20]
 800c13c:	43da      	mvns	r2, r3
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	4013      	ands	r3, r2
 800c142:	b29b      	uxth	r3, r3
 800c144:	2b00      	cmp	r3, #0
 800c146:	bf0c      	ite	eq
 800c148:	2301      	moveq	r3, #1
 800c14a:	2300      	movne	r3, #0
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	461a      	mov	r2, r3
 800c150:	e00c      	b.n	800c16c <I2C_WaitOnFlagUntilTimeout+0x70>
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	43da      	mvns	r2, r3
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	4013      	ands	r3, r2
 800c15e:	b29b      	uxth	r3, r3
 800c160:	2b00      	cmp	r3, #0
 800c162:	bf0c      	ite	eq
 800c164:	2301      	moveq	r3, #1
 800c166:	2300      	movne	r3, #0
 800c168:	b2db      	uxtb	r3, r3
 800c16a:	461a      	mov	r2, r3
 800c16c:	79fb      	ldrb	r3, [r7, #7]
 800c16e:	429a      	cmp	r2, r3
 800c170:	d116      	bne.n	800c1a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2200      	movs	r2, #0
 800c176:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2220      	movs	r2, #32
 800c17c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	2200      	movs	r2, #0
 800c184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c18c:	f043 0220 	orr.w	r2, r3, #32
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	2200      	movs	r2, #0
 800c198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c19c:	2301      	movs	r3, #1
 800c19e:	e023      	b.n	800c1e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	0c1b      	lsrs	r3, r3, #16
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	d10d      	bne.n	800c1c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	695b      	ldr	r3, [r3, #20]
 800c1b0:	43da      	mvns	r2, r3
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	4013      	ands	r3, r2
 800c1b6:	b29b      	uxth	r3, r3
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	bf0c      	ite	eq
 800c1bc:	2301      	moveq	r3, #1
 800c1be:	2300      	movne	r3, #0
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	e00c      	b.n	800c1e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	699b      	ldr	r3, [r3, #24]
 800c1cc:	43da      	mvns	r2, r3
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	4013      	ands	r3, r2
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	bf0c      	ite	eq
 800c1d8:	2301      	moveq	r3, #1
 800c1da:	2300      	movne	r3, #0
 800c1dc:	b2db      	uxtb	r3, r3
 800c1de:	461a      	mov	r2, r3
 800c1e0:	79fb      	ldrb	r3, [r7, #7]
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d093      	beq.n	800c10e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c1e6:	2300      	movs	r3, #0
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	60f8      	str	r0, [r7, #12]
 800c1f8:	60b9      	str	r1, [r7, #8]
 800c1fa:	607a      	str	r2, [r7, #4]
 800c1fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c1fe:	e071      	b.n	800c2e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	695b      	ldr	r3, [r3, #20]
 800c206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c20a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c20e:	d123      	bne.n	800c258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	681a      	ldr	r2, [r3, #0]
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c21e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c228:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	2200      	movs	r2, #0
 800c22e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	2220      	movs	r2, #32
 800c234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	2200      	movs	r2, #0
 800c23c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c244:	f043 0204 	orr.w	r2, r3, #4
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2200      	movs	r2, #0
 800c250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	e067      	b.n	800c328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c25e:	d041      	beq.n	800c2e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c260:	f7fc fcee 	bl	8008c40 <HAL_GetTick>
 800c264:	4602      	mov	r2, r0
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	1ad3      	subs	r3, r2, r3
 800c26a:	687a      	ldr	r2, [r7, #4]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d302      	bcc.n	800c276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d136      	bne.n	800c2e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	0c1b      	lsrs	r3, r3, #16
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	2b01      	cmp	r3, #1
 800c27e:	d10c      	bne.n	800c29a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	695b      	ldr	r3, [r3, #20]
 800c286:	43da      	mvns	r2, r3
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	4013      	ands	r3, r2
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	2b00      	cmp	r3, #0
 800c290:	bf14      	ite	ne
 800c292:	2301      	movne	r3, #1
 800c294:	2300      	moveq	r3, #0
 800c296:	b2db      	uxtb	r3, r3
 800c298:	e00b      	b.n	800c2b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	699b      	ldr	r3, [r3, #24]
 800c2a0:	43da      	mvns	r2, r3
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	4013      	ands	r3, r2
 800c2a6:	b29b      	uxth	r3, r3
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	bf14      	ite	ne
 800c2ac:	2301      	movne	r3, #1
 800c2ae:	2300      	moveq	r3, #0
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d016      	beq.n	800c2e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	2220      	movs	r2, #32
 800c2c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2d0:	f043 0220 	orr.w	r2, r3, #32
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	e021      	b.n	800c328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c2e4:	68bb      	ldr	r3, [r7, #8]
 800c2e6:	0c1b      	lsrs	r3, r3, #16
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d10c      	bne.n	800c308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	695b      	ldr	r3, [r3, #20]
 800c2f4:	43da      	mvns	r2, r3
 800c2f6:	68bb      	ldr	r3, [r7, #8]
 800c2f8:	4013      	ands	r3, r2
 800c2fa:	b29b      	uxth	r3, r3
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	bf14      	ite	ne
 800c300:	2301      	movne	r3, #1
 800c302:	2300      	moveq	r3, #0
 800c304:	b2db      	uxtb	r3, r3
 800c306:	e00b      	b.n	800c320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	699b      	ldr	r3, [r3, #24]
 800c30e:	43da      	mvns	r2, r3
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	4013      	ands	r3, r2
 800c314:	b29b      	uxth	r3, r3
 800c316:	2b00      	cmp	r3, #0
 800c318:	bf14      	ite	ne
 800c31a:	2301      	movne	r3, #1
 800c31c:	2300      	moveq	r3, #0
 800c31e:	b2db      	uxtb	r3, r3
 800c320:	2b00      	cmp	r3, #0
 800c322:	f47f af6d 	bne.w	800c200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800c326:	2300      	movs	r3, #0
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3710      	adds	r7, #16
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}

0800c330 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b084      	sub	sp, #16
 800c334:	af00      	add	r7, sp, #0
 800c336:	60f8      	str	r0, [r7, #12]
 800c338:	60b9      	str	r1, [r7, #8]
 800c33a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c33c:	e034      	b.n	800c3a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c33e:	68f8      	ldr	r0, [r7, #12]
 800c340:	f000 f915 	bl	800c56e <I2C_IsAcknowledgeFailed>
 800c344:	4603      	mov	r3, r0
 800c346:	2b00      	cmp	r3, #0
 800c348:	d001      	beq.n	800c34e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c34a:	2301      	movs	r3, #1
 800c34c:	e034      	b.n	800c3b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c354:	d028      	beq.n	800c3a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c356:	f7fc fc73 	bl	8008c40 <HAL_GetTick>
 800c35a:	4602      	mov	r2, r0
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	1ad3      	subs	r3, r2, r3
 800c360:	68ba      	ldr	r2, [r7, #8]
 800c362:	429a      	cmp	r2, r3
 800c364:	d302      	bcc.n	800c36c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d11d      	bne.n	800c3a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	695b      	ldr	r3, [r3, #20]
 800c372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c376:	2b80      	cmp	r3, #128	@ 0x80
 800c378:	d016      	beq.n	800c3a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2200      	movs	r2, #0
 800c37e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	2220      	movs	r2, #32
 800c384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	2200      	movs	r2, #0
 800c38c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c394:	f043 0220 	orr.w	r2, r3, #32
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2200      	movs	r2, #0
 800c3a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	e007      	b.n	800c3b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	695b      	ldr	r3, [r3, #20]
 800c3ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3b2:	2b80      	cmp	r3, #128	@ 0x80
 800c3b4:	d1c3      	bne.n	800c33e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c3b6:	2300      	movs	r3, #0
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3710      	adds	r7, #16
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}

0800c3c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b084      	sub	sp, #16
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	60f8      	str	r0, [r7, #12]
 800c3c8:	60b9      	str	r1, [r7, #8]
 800c3ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c3cc:	e034      	b.n	800c438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f000 f8cd 	bl	800c56e <I2C_IsAcknowledgeFailed>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d001      	beq.n	800c3de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c3da:	2301      	movs	r3, #1
 800c3dc:	e034      	b.n	800c448 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c3e4:	d028      	beq.n	800c438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c3e6:	f7fc fc2b 	bl	8008c40 <HAL_GetTick>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	1ad3      	subs	r3, r2, r3
 800c3f0:	68ba      	ldr	r2, [r7, #8]
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d302      	bcc.n	800c3fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d11d      	bne.n	800c438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	695b      	ldr	r3, [r3, #20]
 800c402:	f003 0304 	and.w	r3, r3, #4
 800c406:	2b04      	cmp	r3, #4
 800c408:	d016      	beq.n	800c438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2200      	movs	r2, #0
 800c40e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2220      	movs	r2, #32
 800c414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2200      	movs	r2, #0
 800c41c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c424:	f043 0220 	orr.w	r2, r3, #32
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2200      	movs	r2, #0
 800c430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c434:	2301      	movs	r3, #1
 800c436:	e007      	b.n	800c448 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	695b      	ldr	r3, [r3, #20]
 800c43e:	f003 0304 	and.w	r3, r3, #4
 800c442:	2b04      	cmp	r3, #4
 800c444:	d1c3      	bne.n	800c3ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c446:	2300      	movs	r3, #0
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800c450:	b480      	push	{r7}
 800c452:	b085      	sub	sp, #20
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c458:	2300      	movs	r3, #0
 800c45a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800c45c:	4b13      	ldr	r3, [pc, #76]	@ (800c4ac <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	08db      	lsrs	r3, r3, #3
 800c462:	4a13      	ldr	r2, [pc, #76]	@ (800c4b0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800c464:	fba2 2303 	umull	r2, r3, r2, r3
 800c468:	0a1a      	lsrs	r2, r3, #8
 800c46a:	4613      	mov	r3, r2
 800c46c:	009b      	lsls	r3, r3, #2
 800c46e:	4413      	add	r3, r2
 800c470:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	3b01      	subs	r3, #1
 800c476:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d107      	bne.n	800c48e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c482:	f043 0220 	orr.w	r2, r3, #32
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800c48a:	2301      	movs	r3, #1
 800c48c:	e008      	b.n	800c4a0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c49c:	d0e9      	beq.n	800c472 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800c49e:	2300      	movs	r3, #0
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	3714      	adds	r7, #20
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr
 800c4ac:	20000554 	.word	0x20000554
 800c4b0:	14f8b589 	.word	0x14f8b589

0800c4b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b084      	sub	sp, #16
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	60f8      	str	r0, [r7, #12]
 800c4bc:	60b9      	str	r1, [r7, #8]
 800c4be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c4c0:	e049      	b.n	800c556 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	695b      	ldr	r3, [r3, #20]
 800c4c8:	f003 0310 	and.w	r3, r3, #16
 800c4cc:	2b10      	cmp	r3, #16
 800c4ce:	d119      	bne.n	800c504 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f06f 0210 	mvn.w	r2, #16
 800c4d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	2200      	movs	r2, #0
 800c4de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2220      	movs	r2, #32
 800c4e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800c500:	2301      	movs	r3, #1
 800c502:	e030      	b.n	800c566 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c504:	f7fc fb9c 	bl	8008c40 <HAL_GetTick>
 800c508:	4602      	mov	r2, r0
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	1ad3      	subs	r3, r2, r3
 800c50e:	68ba      	ldr	r2, [r7, #8]
 800c510:	429a      	cmp	r2, r3
 800c512:	d302      	bcc.n	800c51a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d11d      	bne.n	800c556 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	695b      	ldr	r3, [r3, #20]
 800c520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c524:	2b40      	cmp	r3, #64	@ 0x40
 800c526:	d016      	beq.n	800c556 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	2200      	movs	r2, #0
 800c52c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	2220      	movs	r2, #32
 800c532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	2200      	movs	r2, #0
 800c53a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c542:	f043 0220 	orr.w	r2, r3, #32
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	2200      	movs	r2, #0
 800c54e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800c552:	2301      	movs	r3, #1
 800c554:	e007      	b.n	800c566 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	695b      	ldr	r3, [r3, #20]
 800c55c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c560:	2b40      	cmp	r3, #64	@ 0x40
 800c562:	d1ae      	bne.n	800c4c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c564:	2300      	movs	r3, #0
}
 800c566:	4618      	mov	r0, r3
 800c568:	3710      	adds	r7, #16
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}

0800c56e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c56e:	b480      	push	{r7}
 800c570:	b083      	sub	sp, #12
 800c572:	af00      	add	r7, sp, #0
 800c574:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	695b      	ldr	r3, [r3, #20]
 800c57c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c584:	d11b      	bne.n	800c5be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c58e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2200      	movs	r2, #0
 800c594:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2220      	movs	r2, #32
 800c59a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5aa:	f043 0204 	orr.w	r2, r3, #4
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	e000      	b.n	800c5c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c5be:	2300      	movs	r3, #0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	370c      	adds	r7, #12
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ca:	4770      	bx	lr

0800c5cc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b083      	sub	sp, #12
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800c5dc:	d103      	bne.n	800c5e6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2201      	movs	r2, #1
 800c5e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800c5e4:	e007      	b.n	800c5f6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ea:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800c5ee:	d102      	bne.n	800c5f6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2208      	movs	r2, #8
 800c5f4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800c5f6:	bf00      	nop
 800c5f8:	370c      	adds	r7, #12
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c600:	4770      	bx	lr
	...

0800c604 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b086      	sub	sp, #24
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d101      	bne.n	800c616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c612:	2301      	movs	r3, #1
 800c614:	e267      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f003 0301 	and.w	r3, r3, #1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d075      	beq.n	800c70e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c622:	4b88      	ldr	r3, [pc, #544]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c624:	689b      	ldr	r3, [r3, #8]
 800c626:	f003 030c 	and.w	r3, r3, #12
 800c62a:	2b04      	cmp	r3, #4
 800c62c:	d00c      	beq.n	800c648 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c62e:	4b85      	ldr	r3, [pc, #532]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c630:	689b      	ldr	r3, [r3, #8]
 800c632:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c636:	2b08      	cmp	r3, #8
 800c638:	d112      	bne.n	800c660 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c63a:	4b82      	ldr	r3, [pc, #520]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c63c:	685b      	ldr	r3, [r3, #4]
 800c63e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c642:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c646:	d10b      	bne.n	800c660 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c648:	4b7e      	ldr	r3, [pc, #504]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c650:	2b00      	cmp	r3, #0
 800c652:	d05b      	beq.n	800c70c <HAL_RCC_OscConfig+0x108>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	685b      	ldr	r3, [r3, #4]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d157      	bne.n	800c70c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c65c:	2301      	movs	r3, #1
 800c65e:	e242      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	685b      	ldr	r3, [r3, #4]
 800c664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c668:	d106      	bne.n	800c678 <HAL_RCC_OscConfig+0x74>
 800c66a:	4b76      	ldr	r3, [pc, #472]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	4a75      	ldr	r2, [pc, #468]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c674:	6013      	str	r3, [r2, #0]
 800c676:	e01d      	b.n	800c6b4 <HAL_RCC_OscConfig+0xb0>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	685b      	ldr	r3, [r3, #4]
 800c67c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c680:	d10c      	bne.n	800c69c <HAL_RCC_OscConfig+0x98>
 800c682:	4b70      	ldr	r3, [pc, #448]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	4a6f      	ldr	r2, [pc, #444]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c688:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c68c:	6013      	str	r3, [r2, #0]
 800c68e:	4b6d      	ldr	r3, [pc, #436]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	4a6c      	ldr	r2, [pc, #432]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c694:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c698:	6013      	str	r3, [r2, #0]
 800c69a:	e00b      	b.n	800c6b4 <HAL_RCC_OscConfig+0xb0>
 800c69c:	4b69      	ldr	r3, [pc, #420]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	4a68      	ldr	r2, [pc, #416]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c6a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6a6:	6013      	str	r3, [r2, #0]
 800c6a8:	4b66      	ldr	r3, [pc, #408]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	4a65      	ldr	r2, [pc, #404]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c6ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c6b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	685b      	ldr	r3, [r3, #4]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d013      	beq.n	800c6e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c6bc:	f7fc fac0 	bl	8008c40 <HAL_GetTick>
 800c6c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c6c2:	e008      	b.n	800c6d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c6c4:	f7fc fabc 	bl	8008c40 <HAL_GetTick>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	693b      	ldr	r3, [r7, #16]
 800c6cc:	1ad3      	subs	r3, r2, r3
 800c6ce:	2b64      	cmp	r3, #100	@ 0x64
 800c6d0:	d901      	bls.n	800c6d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c6d2:	2303      	movs	r3, #3
 800c6d4:	e207      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c6d6:	4b5b      	ldr	r3, [pc, #364]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d0f0      	beq.n	800c6c4 <HAL_RCC_OscConfig+0xc0>
 800c6e2:	e014      	b.n	800c70e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c6e4:	f7fc faac 	bl	8008c40 <HAL_GetTick>
 800c6e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c6ea:	e008      	b.n	800c6fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c6ec:	f7fc faa8 	bl	8008c40 <HAL_GetTick>
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	1ad3      	subs	r3, r2, r3
 800c6f6:	2b64      	cmp	r3, #100	@ 0x64
 800c6f8:	d901      	bls.n	800c6fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c6fa:	2303      	movs	r3, #3
 800c6fc:	e1f3      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c6fe:	4b51      	ldr	r3, [pc, #324]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c706:	2b00      	cmp	r3, #0
 800c708:	d1f0      	bne.n	800c6ec <HAL_RCC_OscConfig+0xe8>
 800c70a:	e000      	b.n	800c70e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c70c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f003 0302 	and.w	r3, r3, #2
 800c716:	2b00      	cmp	r3, #0
 800c718:	d063      	beq.n	800c7e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c71a:	4b4a      	ldr	r3, [pc, #296]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c71c:	689b      	ldr	r3, [r3, #8]
 800c71e:	f003 030c 	and.w	r3, r3, #12
 800c722:	2b00      	cmp	r3, #0
 800c724:	d00b      	beq.n	800c73e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c726:	4b47      	ldr	r3, [pc, #284]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c728:	689b      	ldr	r3, [r3, #8]
 800c72a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c72e:	2b08      	cmp	r3, #8
 800c730:	d11c      	bne.n	800c76c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c732:	4b44      	ldr	r3, [pc, #272]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c734:	685b      	ldr	r3, [r3, #4]
 800c736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d116      	bne.n	800c76c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c73e:	4b41      	ldr	r3, [pc, #260]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f003 0302 	and.w	r3, r3, #2
 800c746:	2b00      	cmp	r3, #0
 800c748:	d005      	beq.n	800c756 <HAL_RCC_OscConfig+0x152>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	68db      	ldr	r3, [r3, #12]
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d001      	beq.n	800c756 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800c752:	2301      	movs	r3, #1
 800c754:	e1c7      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c756:	4b3b      	ldr	r3, [pc, #236]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	691b      	ldr	r3, [r3, #16]
 800c762:	00db      	lsls	r3, r3, #3
 800c764:	4937      	ldr	r1, [pc, #220]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c766:	4313      	orrs	r3, r2
 800c768:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c76a:	e03a      	b.n	800c7e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	68db      	ldr	r3, [r3, #12]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d020      	beq.n	800c7b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c774:	4b34      	ldr	r3, [pc, #208]	@ (800c848 <HAL_RCC_OscConfig+0x244>)
 800c776:	2201      	movs	r2, #1
 800c778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c77a:	f7fc fa61 	bl	8008c40 <HAL_GetTick>
 800c77e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c780:	e008      	b.n	800c794 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c782:	f7fc fa5d 	bl	8008c40 <HAL_GetTick>
 800c786:	4602      	mov	r2, r0
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	1ad3      	subs	r3, r2, r3
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	d901      	bls.n	800c794 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800c790:	2303      	movs	r3, #3
 800c792:	e1a8      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c794:	4b2b      	ldr	r3, [pc, #172]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f003 0302 	and.w	r3, r3, #2
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d0f0      	beq.n	800c782 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c7a0:	4b28      	ldr	r3, [pc, #160]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	691b      	ldr	r3, [r3, #16]
 800c7ac:	00db      	lsls	r3, r3, #3
 800c7ae:	4925      	ldr	r1, [pc, #148]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	600b      	str	r3, [r1, #0]
 800c7b4:	e015      	b.n	800c7e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c7b6:	4b24      	ldr	r3, [pc, #144]	@ (800c848 <HAL_RCC_OscConfig+0x244>)
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7bc:	f7fc fa40 	bl	8008c40 <HAL_GetTick>
 800c7c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c7c2:	e008      	b.n	800c7d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c7c4:	f7fc fa3c 	bl	8008c40 <HAL_GetTick>
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	1ad3      	subs	r3, r2, r3
 800c7ce:	2b02      	cmp	r3, #2
 800c7d0:	d901      	bls.n	800c7d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800c7d2:	2303      	movs	r3, #3
 800c7d4:	e187      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c7d6:	4b1b      	ldr	r3, [pc, #108]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f003 0302 	and.w	r3, r3, #2
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d1f0      	bne.n	800c7c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f003 0308 	and.w	r3, r3, #8
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d036      	beq.n	800c85c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	695b      	ldr	r3, [r3, #20]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d016      	beq.n	800c824 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c7f6:	4b15      	ldr	r3, [pc, #84]	@ (800c84c <HAL_RCC_OscConfig+0x248>)
 800c7f8:	2201      	movs	r2, #1
 800c7fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7fc:	f7fc fa20 	bl	8008c40 <HAL_GetTick>
 800c800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c802:	e008      	b.n	800c816 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c804:	f7fc fa1c 	bl	8008c40 <HAL_GetTick>
 800c808:	4602      	mov	r2, r0
 800c80a:	693b      	ldr	r3, [r7, #16]
 800c80c:	1ad3      	subs	r3, r2, r3
 800c80e:	2b02      	cmp	r3, #2
 800c810:	d901      	bls.n	800c816 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800c812:	2303      	movs	r3, #3
 800c814:	e167      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c816:	4b0b      	ldr	r3, [pc, #44]	@ (800c844 <HAL_RCC_OscConfig+0x240>)
 800c818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c81a:	f003 0302 	and.w	r3, r3, #2
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d0f0      	beq.n	800c804 <HAL_RCC_OscConfig+0x200>
 800c822:	e01b      	b.n	800c85c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c824:	4b09      	ldr	r3, [pc, #36]	@ (800c84c <HAL_RCC_OscConfig+0x248>)
 800c826:	2200      	movs	r2, #0
 800c828:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c82a:	f7fc fa09 	bl	8008c40 <HAL_GetTick>
 800c82e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c830:	e00e      	b.n	800c850 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c832:	f7fc fa05 	bl	8008c40 <HAL_GetTick>
 800c836:	4602      	mov	r2, r0
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	1ad3      	subs	r3, r2, r3
 800c83c:	2b02      	cmp	r3, #2
 800c83e:	d907      	bls.n	800c850 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800c840:	2303      	movs	r3, #3
 800c842:	e150      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
 800c844:	40023800 	.word	0x40023800
 800c848:	42470000 	.word	0x42470000
 800c84c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c850:	4b88      	ldr	r3, [pc, #544]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c854:	f003 0302 	and.w	r3, r3, #2
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d1ea      	bne.n	800c832 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f003 0304 	and.w	r3, r3, #4
 800c864:	2b00      	cmp	r3, #0
 800c866:	f000 8097 	beq.w	800c998 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c86a:	2300      	movs	r3, #0
 800c86c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c86e:	4b81      	ldr	r3, [pc, #516]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c876:	2b00      	cmp	r3, #0
 800c878:	d10f      	bne.n	800c89a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c87a:	2300      	movs	r3, #0
 800c87c:	60bb      	str	r3, [r7, #8]
 800c87e:	4b7d      	ldr	r3, [pc, #500]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c882:	4a7c      	ldr	r2, [pc, #496]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c888:	6413      	str	r3, [r2, #64]	@ 0x40
 800c88a:	4b7a      	ldr	r3, [pc, #488]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c88c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c88e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c892:	60bb      	str	r3, [r7, #8]
 800c894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c896:	2301      	movs	r3, #1
 800c898:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c89a:	4b77      	ldr	r3, [pc, #476]	@ (800ca78 <HAL_RCC_OscConfig+0x474>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d118      	bne.n	800c8d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c8a6:	4b74      	ldr	r3, [pc, #464]	@ (800ca78 <HAL_RCC_OscConfig+0x474>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	4a73      	ldr	r2, [pc, #460]	@ (800ca78 <HAL_RCC_OscConfig+0x474>)
 800c8ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c8b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c8b2:	f7fc f9c5 	bl	8008c40 <HAL_GetTick>
 800c8b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c8b8:	e008      	b.n	800c8cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8ba:	f7fc f9c1 	bl	8008c40 <HAL_GetTick>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	693b      	ldr	r3, [r7, #16]
 800c8c2:	1ad3      	subs	r3, r2, r3
 800c8c4:	2b02      	cmp	r3, #2
 800c8c6:	d901      	bls.n	800c8cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800c8c8:	2303      	movs	r3, #3
 800c8ca:	e10c      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c8cc:	4b6a      	ldr	r3, [pc, #424]	@ (800ca78 <HAL_RCC_OscConfig+0x474>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d0f0      	beq.n	800c8ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	689b      	ldr	r3, [r3, #8]
 800c8dc:	2b01      	cmp	r3, #1
 800c8de:	d106      	bne.n	800c8ee <HAL_RCC_OscConfig+0x2ea>
 800c8e0:	4b64      	ldr	r3, [pc, #400]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c8e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c8e4:	4a63      	ldr	r2, [pc, #396]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c8e6:	f043 0301 	orr.w	r3, r3, #1
 800c8ea:	6713      	str	r3, [r2, #112]	@ 0x70
 800c8ec:	e01c      	b.n	800c928 <HAL_RCC_OscConfig+0x324>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	689b      	ldr	r3, [r3, #8]
 800c8f2:	2b05      	cmp	r3, #5
 800c8f4:	d10c      	bne.n	800c910 <HAL_RCC_OscConfig+0x30c>
 800c8f6:	4b5f      	ldr	r3, [pc, #380]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c8f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c8fa:	4a5e      	ldr	r2, [pc, #376]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c8fc:	f043 0304 	orr.w	r3, r3, #4
 800c900:	6713      	str	r3, [r2, #112]	@ 0x70
 800c902:	4b5c      	ldr	r3, [pc, #368]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c906:	4a5b      	ldr	r2, [pc, #364]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c908:	f043 0301 	orr.w	r3, r3, #1
 800c90c:	6713      	str	r3, [r2, #112]	@ 0x70
 800c90e:	e00b      	b.n	800c928 <HAL_RCC_OscConfig+0x324>
 800c910:	4b58      	ldr	r3, [pc, #352]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c914:	4a57      	ldr	r2, [pc, #348]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c916:	f023 0301 	bic.w	r3, r3, #1
 800c91a:	6713      	str	r3, [r2, #112]	@ 0x70
 800c91c:	4b55      	ldr	r3, [pc, #340]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c91e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c920:	4a54      	ldr	r2, [pc, #336]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c922:	f023 0304 	bic.w	r3, r3, #4
 800c926:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	689b      	ldr	r3, [r3, #8]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d015      	beq.n	800c95c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c930:	f7fc f986 	bl	8008c40 <HAL_GetTick>
 800c934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c936:	e00a      	b.n	800c94e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c938:	f7fc f982 	bl	8008c40 <HAL_GetTick>
 800c93c:	4602      	mov	r2, r0
 800c93e:	693b      	ldr	r3, [r7, #16]
 800c940:	1ad3      	subs	r3, r2, r3
 800c942:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c946:	4293      	cmp	r3, r2
 800c948:	d901      	bls.n	800c94e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800c94a:	2303      	movs	r3, #3
 800c94c:	e0cb      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c94e:	4b49      	ldr	r3, [pc, #292]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c952:	f003 0302 	and.w	r3, r3, #2
 800c956:	2b00      	cmp	r3, #0
 800c958:	d0ee      	beq.n	800c938 <HAL_RCC_OscConfig+0x334>
 800c95a:	e014      	b.n	800c986 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c95c:	f7fc f970 	bl	8008c40 <HAL_GetTick>
 800c960:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c962:	e00a      	b.n	800c97a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c964:	f7fc f96c 	bl	8008c40 <HAL_GetTick>
 800c968:	4602      	mov	r2, r0
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	1ad3      	subs	r3, r2, r3
 800c96e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c972:	4293      	cmp	r3, r2
 800c974:	d901      	bls.n	800c97a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800c976:	2303      	movs	r3, #3
 800c978:	e0b5      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c97a:	4b3e      	ldr	r3, [pc, #248]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c97c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c97e:	f003 0302 	and.w	r3, r3, #2
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1ee      	bne.n	800c964 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c986:	7dfb      	ldrb	r3, [r7, #23]
 800c988:	2b01      	cmp	r3, #1
 800c98a:	d105      	bne.n	800c998 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c98c:	4b39      	ldr	r3, [pc, #228]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c990:	4a38      	ldr	r2, [pc, #224]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c992:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c996:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	699b      	ldr	r3, [r3, #24]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	f000 80a1 	beq.w	800cae4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c9a2:	4b34      	ldr	r3, [pc, #208]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c9a4:	689b      	ldr	r3, [r3, #8]
 800c9a6:	f003 030c 	and.w	r3, r3, #12
 800c9aa:	2b08      	cmp	r3, #8
 800c9ac:	d05c      	beq.n	800ca68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	699b      	ldr	r3, [r3, #24]
 800c9b2:	2b02      	cmp	r3, #2
 800c9b4:	d141      	bne.n	800ca3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c9b6:	4b31      	ldr	r3, [pc, #196]	@ (800ca7c <HAL_RCC_OscConfig+0x478>)
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c9bc:	f7fc f940 	bl	8008c40 <HAL_GetTick>
 800c9c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c9c2:	e008      	b.n	800c9d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c9c4:	f7fc f93c 	bl	8008c40 <HAL_GetTick>
 800c9c8:	4602      	mov	r2, r0
 800c9ca:	693b      	ldr	r3, [r7, #16]
 800c9cc:	1ad3      	subs	r3, r2, r3
 800c9ce:	2b02      	cmp	r3, #2
 800c9d0:	d901      	bls.n	800c9d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800c9d2:	2303      	movs	r3, #3
 800c9d4:	e087      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c9d6:	4b27      	ldr	r3, [pc, #156]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d1f0      	bne.n	800c9c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	69da      	ldr	r2, [r3, #28]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6a1b      	ldr	r3, [r3, #32]
 800c9ea:	431a      	orrs	r2, r3
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9f0:	019b      	lsls	r3, r3, #6
 800c9f2:	431a      	orrs	r2, r3
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9f8:	085b      	lsrs	r3, r3, #1
 800c9fa:	3b01      	subs	r3, #1
 800c9fc:	041b      	lsls	r3, r3, #16
 800c9fe:	431a      	orrs	r2, r3
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca04:	061b      	lsls	r3, r3, #24
 800ca06:	491b      	ldr	r1, [pc, #108]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ca0c:	4b1b      	ldr	r3, [pc, #108]	@ (800ca7c <HAL_RCC_OscConfig+0x478>)
 800ca0e:	2201      	movs	r2, #1
 800ca10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ca12:	f7fc f915 	bl	8008c40 <HAL_GetTick>
 800ca16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ca18:	e008      	b.n	800ca2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ca1a:	f7fc f911 	bl	8008c40 <HAL_GetTick>
 800ca1e:	4602      	mov	r2, r0
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	1ad3      	subs	r3, r2, r3
 800ca24:	2b02      	cmp	r3, #2
 800ca26:	d901      	bls.n	800ca2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ca28:	2303      	movs	r3, #3
 800ca2a:	e05c      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ca2c:	4b11      	ldr	r3, [pc, #68]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d0f0      	beq.n	800ca1a <HAL_RCC_OscConfig+0x416>
 800ca38:	e054      	b.n	800cae4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ca3a:	4b10      	ldr	r3, [pc, #64]	@ (800ca7c <HAL_RCC_OscConfig+0x478>)
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ca40:	f7fc f8fe 	bl	8008c40 <HAL_GetTick>
 800ca44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ca46:	e008      	b.n	800ca5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ca48:	f7fc f8fa 	bl	8008c40 <HAL_GetTick>
 800ca4c:	4602      	mov	r2, r0
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	1ad3      	subs	r3, r2, r3
 800ca52:	2b02      	cmp	r3, #2
 800ca54:	d901      	bls.n	800ca5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800ca56:	2303      	movs	r3, #3
 800ca58:	e045      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ca5a:	4b06      	ldr	r3, [pc, #24]	@ (800ca74 <HAL_RCC_OscConfig+0x470>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1f0      	bne.n	800ca48 <HAL_RCC_OscConfig+0x444>
 800ca66:	e03d      	b.n	800cae4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	699b      	ldr	r3, [r3, #24]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d107      	bne.n	800ca80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800ca70:	2301      	movs	r3, #1
 800ca72:	e038      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
 800ca74:	40023800 	.word	0x40023800
 800ca78:	40007000 	.word	0x40007000
 800ca7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ca80:	4b1b      	ldr	r3, [pc, #108]	@ (800caf0 <HAL_RCC_OscConfig+0x4ec>)
 800ca82:	685b      	ldr	r3, [r3, #4]
 800ca84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	699b      	ldr	r3, [r3, #24]
 800ca8a:	2b01      	cmp	r3, #1
 800ca8c:	d028      	beq.n	800cae0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d121      	bne.n	800cae0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800caa6:	429a      	cmp	r2, r3
 800caa8:	d11a      	bne.n	800cae0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800caaa:	68fa      	ldr	r2, [r7, #12]
 800caac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800cab0:	4013      	ands	r3, r2
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cab6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800cab8:	4293      	cmp	r3, r2
 800caba:	d111      	bne.n	800cae0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cac6:	085b      	lsrs	r3, r3, #1
 800cac8:	3b01      	subs	r3, #1
 800caca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800cacc:	429a      	cmp	r2, r3
 800cace:	d107      	bne.n	800cae0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cada:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800cadc:	429a      	cmp	r2, r3
 800cade:	d001      	beq.n	800cae4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800cae0:	2301      	movs	r3, #1
 800cae2:	e000      	b.n	800cae6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800cae4:	2300      	movs	r3, #0
}
 800cae6:	4618      	mov	r0, r3
 800cae8:	3718      	adds	r7, #24
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop
 800caf0:	40023800 	.word	0x40023800

0800caf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b084      	sub	sp, #16
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
 800cafc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d101      	bne.n	800cb08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800cb04:	2301      	movs	r3, #1
 800cb06:	e0cc      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cb08:	4b68      	ldr	r3, [pc, #416]	@ (800ccac <HAL_RCC_ClockConfig+0x1b8>)
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f003 0307 	and.w	r3, r3, #7
 800cb10:	683a      	ldr	r2, [r7, #0]
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d90c      	bls.n	800cb30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cb16:	4b65      	ldr	r3, [pc, #404]	@ (800ccac <HAL_RCC_ClockConfig+0x1b8>)
 800cb18:	683a      	ldr	r2, [r7, #0]
 800cb1a:	b2d2      	uxtb	r2, r2
 800cb1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cb1e:	4b63      	ldr	r3, [pc, #396]	@ (800ccac <HAL_RCC_ClockConfig+0x1b8>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f003 0307 	and.w	r3, r3, #7
 800cb26:	683a      	ldr	r2, [r7, #0]
 800cb28:	429a      	cmp	r2, r3
 800cb2a:	d001      	beq.n	800cb30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	e0b8      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	f003 0302 	and.w	r3, r3, #2
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d020      	beq.n	800cb7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	f003 0304 	and.w	r3, r3, #4
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d005      	beq.n	800cb54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cb48:	4b59      	ldr	r3, [pc, #356]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb4a:	689b      	ldr	r3, [r3, #8]
 800cb4c:	4a58      	ldr	r2, [pc, #352]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800cb52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f003 0308 	and.w	r3, r3, #8
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d005      	beq.n	800cb6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800cb60:	4b53      	ldr	r3, [pc, #332]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	4a52      	ldr	r2, [pc, #328]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800cb6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cb6c:	4b50      	ldr	r3, [pc, #320]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb6e:	689b      	ldr	r3, [r3, #8]
 800cb70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	689b      	ldr	r3, [r3, #8]
 800cb78:	494d      	ldr	r1, [pc, #308]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb7a:	4313      	orrs	r3, r2
 800cb7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f003 0301 	and.w	r3, r3, #1
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d044      	beq.n	800cc14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	d107      	bne.n	800cba2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cb92:	4b47      	ldr	r3, [pc, #284]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d119      	bne.n	800cbd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cb9e:	2301      	movs	r3, #1
 800cba0:	e07f      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	685b      	ldr	r3, [r3, #4]
 800cba6:	2b02      	cmp	r3, #2
 800cba8:	d003      	beq.n	800cbb2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800cbae:	2b03      	cmp	r3, #3
 800cbb0:	d107      	bne.n	800cbc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cbb2:	4b3f      	ldr	r3, [pc, #252]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d109      	bne.n	800cbd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	e06f      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cbc2:	4b3b      	ldr	r3, [pc, #236]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f003 0302 	and.w	r3, r3, #2
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d101      	bne.n	800cbd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cbce:	2301      	movs	r3, #1
 800cbd0:	e067      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800cbd2:	4b37      	ldr	r3, [pc, #220]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cbd4:	689b      	ldr	r3, [r3, #8]
 800cbd6:	f023 0203 	bic.w	r2, r3, #3
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	685b      	ldr	r3, [r3, #4]
 800cbde:	4934      	ldr	r1, [pc, #208]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cbe0:	4313      	orrs	r3, r2
 800cbe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800cbe4:	f7fc f82c 	bl	8008c40 <HAL_GetTick>
 800cbe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cbea:	e00a      	b.n	800cc02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cbec:	f7fc f828 	bl	8008c40 <HAL_GetTick>
 800cbf0:	4602      	mov	r2, r0
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	1ad3      	subs	r3, r2, r3
 800cbf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d901      	bls.n	800cc02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800cbfe:	2303      	movs	r3, #3
 800cc00:	e04f      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cc02:	4b2b      	ldr	r3, [pc, #172]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cc04:	689b      	ldr	r3, [r3, #8]
 800cc06:	f003 020c 	and.w	r2, r3, #12
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	685b      	ldr	r3, [r3, #4]
 800cc0e:	009b      	lsls	r3, r3, #2
 800cc10:	429a      	cmp	r2, r3
 800cc12:	d1eb      	bne.n	800cbec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cc14:	4b25      	ldr	r3, [pc, #148]	@ (800ccac <HAL_RCC_ClockConfig+0x1b8>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f003 0307 	and.w	r3, r3, #7
 800cc1c:	683a      	ldr	r2, [r7, #0]
 800cc1e:	429a      	cmp	r2, r3
 800cc20:	d20c      	bcs.n	800cc3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cc22:	4b22      	ldr	r3, [pc, #136]	@ (800ccac <HAL_RCC_ClockConfig+0x1b8>)
 800cc24:	683a      	ldr	r2, [r7, #0]
 800cc26:	b2d2      	uxtb	r2, r2
 800cc28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cc2a:	4b20      	ldr	r3, [pc, #128]	@ (800ccac <HAL_RCC_ClockConfig+0x1b8>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d001      	beq.n	800cc3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	e032      	b.n	800cca2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f003 0304 	and.w	r3, r3, #4
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d008      	beq.n	800cc5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cc48:	4b19      	ldr	r3, [pc, #100]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cc4a:	689b      	ldr	r3, [r3, #8]
 800cc4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	4916      	ldr	r1, [pc, #88]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cc56:	4313      	orrs	r3, r2
 800cc58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f003 0308 	and.w	r3, r3, #8
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d009      	beq.n	800cc7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cc66:	4b12      	ldr	r3, [pc, #72]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cc68:	689b      	ldr	r3, [r3, #8]
 800cc6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	691b      	ldr	r3, [r3, #16]
 800cc72:	00db      	lsls	r3, r3, #3
 800cc74:	490e      	ldr	r1, [pc, #56]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cc76:	4313      	orrs	r3, r2
 800cc78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800cc7a:	f000 f821 	bl	800ccc0 <HAL_RCC_GetSysClockFreq>
 800cc7e:	4602      	mov	r2, r0
 800cc80:	4b0b      	ldr	r3, [pc, #44]	@ (800ccb0 <HAL_RCC_ClockConfig+0x1bc>)
 800cc82:	689b      	ldr	r3, [r3, #8]
 800cc84:	091b      	lsrs	r3, r3, #4
 800cc86:	f003 030f 	and.w	r3, r3, #15
 800cc8a:	490a      	ldr	r1, [pc, #40]	@ (800ccb4 <HAL_RCC_ClockConfig+0x1c0>)
 800cc8c:	5ccb      	ldrb	r3, [r1, r3]
 800cc8e:	fa22 f303 	lsr.w	r3, r2, r3
 800cc92:	4a09      	ldr	r2, [pc, #36]	@ (800ccb8 <HAL_RCC_ClockConfig+0x1c4>)
 800cc94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800cc96:	4b09      	ldr	r3, [pc, #36]	@ (800ccbc <HAL_RCC_ClockConfig+0x1c8>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f7fb ff8c 	bl	8008bb8 <HAL_InitTick>

  return HAL_OK;
 800cca0:	2300      	movs	r3, #0
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3710      	adds	r7, #16
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	bf00      	nop
 800ccac:	40023c00 	.word	0x40023c00
 800ccb0:	40023800 	.word	0x40023800
 800ccb4:	0800ffe4 	.word	0x0800ffe4
 800ccb8:	20000554 	.word	0x20000554
 800ccbc:	20000558 	.word	0x20000558

0800ccc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ccc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ccc4:	b094      	sub	sp, #80	@ 0x50
 800ccc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800cccc:	2300      	movs	r3, #0
 800ccce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ccd8:	4b79      	ldr	r3, [pc, #484]	@ (800cec0 <HAL_RCC_GetSysClockFreq+0x200>)
 800ccda:	689b      	ldr	r3, [r3, #8]
 800ccdc:	f003 030c 	and.w	r3, r3, #12
 800cce0:	2b08      	cmp	r3, #8
 800cce2:	d00d      	beq.n	800cd00 <HAL_RCC_GetSysClockFreq+0x40>
 800cce4:	2b08      	cmp	r3, #8
 800cce6:	f200 80e1 	bhi.w	800ceac <HAL_RCC_GetSysClockFreq+0x1ec>
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d002      	beq.n	800ccf4 <HAL_RCC_GetSysClockFreq+0x34>
 800ccee:	2b04      	cmp	r3, #4
 800ccf0:	d003      	beq.n	800ccfa <HAL_RCC_GetSysClockFreq+0x3a>
 800ccf2:	e0db      	b.n	800ceac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ccf4:	4b73      	ldr	r3, [pc, #460]	@ (800cec4 <HAL_RCC_GetSysClockFreq+0x204>)
 800ccf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ccf8:	e0db      	b.n	800ceb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ccfa:	4b73      	ldr	r3, [pc, #460]	@ (800cec8 <HAL_RCC_GetSysClockFreq+0x208>)
 800ccfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ccfe:	e0d8      	b.n	800ceb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800cd00:	4b6f      	ldr	r3, [pc, #444]	@ (800cec0 <HAL_RCC_GetSysClockFreq+0x200>)
 800cd02:	685b      	ldr	r3, [r3, #4]
 800cd04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cd08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800cd0a:	4b6d      	ldr	r3, [pc, #436]	@ (800cec0 <HAL_RCC_GetSysClockFreq+0x200>)
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d063      	beq.n	800cdde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cd16:	4b6a      	ldr	r3, [pc, #424]	@ (800cec0 <HAL_RCC_GetSysClockFreq+0x200>)
 800cd18:	685b      	ldr	r3, [r3, #4]
 800cd1a:	099b      	lsrs	r3, r3, #6
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cd20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800cd22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd28:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800cd32:	4622      	mov	r2, r4
 800cd34:	462b      	mov	r3, r5
 800cd36:	f04f 0000 	mov.w	r0, #0
 800cd3a:	f04f 0100 	mov.w	r1, #0
 800cd3e:	0159      	lsls	r1, r3, #5
 800cd40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800cd44:	0150      	lsls	r0, r2, #5
 800cd46:	4602      	mov	r2, r0
 800cd48:	460b      	mov	r3, r1
 800cd4a:	4621      	mov	r1, r4
 800cd4c:	1a51      	subs	r1, r2, r1
 800cd4e:	6139      	str	r1, [r7, #16]
 800cd50:	4629      	mov	r1, r5
 800cd52:	eb63 0301 	sbc.w	r3, r3, r1
 800cd56:	617b      	str	r3, [r7, #20]
 800cd58:	f04f 0200 	mov.w	r2, #0
 800cd5c:	f04f 0300 	mov.w	r3, #0
 800cd60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800cd64:	4659      	mov	r1, fp
 800cd66:	018b      	lsls	r3, r1, #6
 800cd68:	4651      	mov	r1, sl
 800cd6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800cd6e:	4651      	mov	r1, sl
 800cd70:	018a      	lsls	r2, r1, #6
 800cd72:	4651      	mov	r1, sl
 800cd74:	ebb2 0801 	subs.w	r8, r2, r1
 800cd78:	4659      	mov	r1, fp
 800cd7a:	eb63 0901 	sbc.w	r9, r3, r1
 800cd7e:	f04f 0200 	mov.w	r2, #0
 800cd82:	f04f 0300 	mov.w	r3, #0
 800cd86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cd8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cd8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cd92:	4690      	mov	r8, r2
 800cd94:	4699      	mov	r9, r3
 800cd96:	4623      	mov	r3, r4
 800cd98:	eb18 0303 	adds.w	r3, r8, r3
 800cd9c:	60bb      	str	r3, [r7, #8]
 800cd9e:	462b      	mov	r3, r5
 800cda0:	eb49 0303 	adc.w	r3, r9, r3
 800cda4:	60fb      	str	r3, [r7, #12]
 800cda6:	f04f 0200 	mov.w	r2, #0
 800cdaa:	f04f 0300 	mov.w	r3, #0
 800cdae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800cdb2:	4629      	mov	r1, r5
 800cdb4:	024b      	lsls	r3, r1, #9
 800cdb6:	4621      	mov	r1, r4
 800cdb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800cdbc:	4621      	mov	r1, r4
 800cdbe:	024a      	lsls	r2, r1, #9
 800cdc0:	4610      	mov	r0, r2
 800cdc2:	4619      	mov	r1, r3
 800cdc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cdcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800cdd0:	f7f3 fa56 	bl	8000280 <__aeabi_uldivmod>
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	460b      	mov	r3, r1
 800cdd8:	4613      	mov	r3, r2
 800cdda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cddc:	e058      	b.n	800ce90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cdde:	4b38      	ldr	r3, [pc, #224]	@ (800cec0 <HAL_RCC_GetSysClockFreq+0x200>)
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	099b      	lsrs	r3, r3, #6
 800cde4:	2200      	movs	r2, #0
 800cde6:	4618      	mov	r0, r3
 800cde8:	4611      	mov	r1, r2
 800cdea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800cdee:	623b      	str	r3, [r7, #32]
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800cdf8:	4642      	mov	r2, r8
 800cdfa:	464b      	mov	r3, r9
 800cdfc:	f04f 0000 	mov.w	r0, #0
 800ce00:	f04f 0100 	mov.w	r1, #0
 800ce04:	0159      	lsls	r1, r3, #5
 800ce06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ce0a:	0150      	lsls	r0, r2, #5
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	460b      	mov	r3, r1
 800ce10:	4641      	mov	r1, r8
 800ce12:	ebb2 0a01 	subs.w	sl, r2, r1
 800ce16:	4649      	mov	r1, r9
 800ce18:	eb63 0b01 	sbc.w	fp, r3, r1
 800ce1c:	f04f 0200 	mov.w	r2, #0
 800ce20:	f04f 0300 	mov.w	r3, #0
 800ce24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ce28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ce2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800ce30:	ebb2 040a 	subs.w	r4, r2, sl
 800ce34:	eb63 050b 	sbc.w	r5, r3, fp
 800ce38:	f04f 0200 	mov.w	r2, #0
 800ce3c:	f04f 0300 	mov.w	r3, #0
 800ce40:	00eb      	lsls	r3, r5, #3
 800ce42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ce46:	00e2      	lsls	r2, r4, #3
 800ce48:	4614      	mov	r4, r2
 800ce4a:	461d      	mov	r5, r3
 800ce4c:	4643      	mov	r3, r8
 800ce4e:	18e3      	adds	r3, r4, r3
 800ce50:	603b      	str	r3, [r7, #0]
 800ce52:	464b      	mov	r3, r9
 800ce54:	eb45 0303 	adc.w	r3, r5, r3
 800ce58:	607b      	str	r3, [r7, #4]
 800ce5a:	f04f 0200 	mov.w	r2, #0
 800ce5e:	f04f 0300 	mov.w	r3, #0
 800ce62:	e9d7 4500 	ldrd	r4, r5, [r7]
 800ce66:	4629      	mov	r1, r5
 800ce68:	028b      	lsls	r3, r1, #10
 800ce6a:	4621      	mov	r1, r4
 800ce6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800ce70:	4621      	mov	r1, r4
 800ce72:	028a      	lsls	r2, r1, #10
 800ce74:	4610      	mov	r0, r2
 800ce76:	4619      	mov	r1, r3
 800ce78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	61bb      	str	r3, [r7, #24]
 800ce7e:	61fa      	str	r2, [r7, #28]
 800ce80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ce84:	f7f3 f9fc 	bl	8000280 <__aeabi_uldivmod>
 800ce88:	4602      	mov	r2, r0
 800ce8a:	460b      	mov	r3, r1
 800ce8c:	4613      	mov	r3, r2
 800ce8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800ce90:	4b0b      	ldr	r3, [pc, #44]	@ (800cec0 <HAL_RCC_GetSysClockFreq+0x200>)
 800ce92:	685b      	ldr	r3, [r3, #4]
 800ce94:	0c1b      	lsrs	r3, r3, #16
 800ce96:	f003 0303 	and.w	r3, r3, #3
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	005b      	lsls	r3, r3, #1
 800ce9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800cea0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cea4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cea8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ceaa:	e002      	b.n	800ceb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ceac:	4b05      	ldr	r3, [pc, #20]	@ (800cec4 <HAL_RCC_GetSysClockFreq+0x204>)
 800ceae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ceb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ceb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3750      	adds	r7, #80	@ 0x50
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cebe:	bf00      	nop
 800cec0:	40023800 	.word	0x40023800
 800cec4:	00f42400 	.word	0x00f42400
 800cec8:	007a1200 	.word	0x007a1200

0800cecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cecc:	b480      	push	{r7}
 800cece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ced0:	4b03      	ldr	r3, [pc, #12]	@ (800cee0 <HAL_RCC_GetHCLKFreq+0x14>)
 800ced2:	681b      	ldr	r3, [r3, #0]
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	46bd      	mov	sp, r7
 800ced8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cedc:	4770      	bx	lr
 800cede:	bf00      	nop
 800cee0:	20000554 	.word	0x20000554

0800cee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800cee8:	f7ff fff0 	bl	800cecc <HAL_RCC_GetHCLKFreq>
 800ceec:	4602      	mov	r2, r0
 800ceee:	4b05      	ldr	r3, [pc, #20]	@ (800cf04 <HAL_RCC_GetPCLK1Freq+0x20>)
 800cef0:	689b      	ldr	r3, [r3, #8]
 800cef2:	0a9b      	lsrs	r3, r3, #10
 800cef4:	f003 0307 	and.w	r3, r3, #7
 800cef8:	4903      	ldr	r1, [pc, #12]	@ (800cf08 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cefa:	5ccb      	ldrb	r3, [r1, r3]
 800cefc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	bd80      	pop	{r7, pc}
 800cf04:	40023800 	.word	0x40023800
 800cf08:	0800fff4 	.word	0x0800fff4

0800cf0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800cf10:	f7ff ffdc 	bl	800cecc <HAL_RCC_GetHCLKFreq>
 800cf14:	4602      	mov	r2, r0
 800cf16:	4b05      	ldr	r3, [pc, #20]	@ (800cf2c <HAL_RCC_GetPCLK2Freq+0x20>)
 800cf18:	689b      	ldr	r3, [r3, #8]
 800cf1a:	0b5b      	lsrs	r3, r3, #13
 800cf1c:	f003 0307 	and.w	r3, r3, #7
 800cf20:	4903      	ldr	r1, [pc, #12]	@ (800cf30 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cf22:	5ccb      	ldrb	r3, [r1, r3]
 800cf24:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	bd80      	pop	{r7, pc}
 800cf2c:	40023800 	.word	0x40023800
 800cf30:	0800fff4 	.word	0x0800fff4

0800cf34 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b082      	sub	sp, #8
 800cf38:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800cf3a:	f7fb fe81 	bl	8008c40 <HAL_GetTick>
 800cf3e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800cf40:	4b5d      	ldr	r3, [pc, #372]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	4a5c      	ldr	r2, [pc, #368]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf46:	f043 0301 	orr.w	r3, r3, #1
 800cf4a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800cf4c:	e008      	b.n	800cf60 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cf4e:	f7fb fe77 	bl	8008c40 <HAL_GetTick>
 800cf52:	4602      	mov	r2, r0
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	1ad3      	subs	r3, r2, r3
 800cf58:	2b02      	cmp	r3, #2
 800cf5a:	d901      	bls.n	800cf60 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800cf5c:	2303      	movs	r3, #3
 800cf5e:	e0a7      	b.n	800d0b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800cf60:	4b55      	ldr	r3, [pc, #340]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f003 0302 	and.w	r3, r3, #2
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d0f0      	beq.n	800cf4e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 800cf6c:	4b52      	ldr	r3, [pc, #328]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a51      	ldr	r2, [pc, #324]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf76:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800cf78:	f7fb fe62 	bl	8008c40 <HAL_GetTick>
 800cf7c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800cf7e:	4b4e      	ldr	r3, [pc, #312]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf80:	2200      	movs	r2, #0
 800cf82:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800cf84:	e00a      	b.n	800cf9c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cf86:	f7fb fe5b 	bl	8008c40 <HAL_GetTick>
 800cf8a:	4602      	mov	r2, r0
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	1ad3      	subs	r3, r2, r3
 800cf90:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf94:	4293      	cmp	r3, r2
 800cf96:	d901      	bls.n	800cf9c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 800cf98:	2303      	movs	r3, #3
 800cf9a:	e089      	b.n	800d0b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800cf9c:	4b46      	ldr	r3, [pc, #280]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cf9e:	689b      	ldr	r3, [r3, #8]
 800cfa0:	f003 030c 	and.w	r3, r3, #12
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d1ee      	bne.n	800cf86 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800cfa8:	f7fb fe4a 	bl	8008c40 <HAL_GetTick>
 800cfac:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800cfae:	4b42      	ldr	r3, [pc, #264]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	4a41      	ldr	r2, [pc, #260]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cfb4:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 800cfb8:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800cfba:	e008      	b.n	800cfce <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cfbc:	f7fb fe40 	bl	8008c40 <HAL_GetTick>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	1ad3      	subs	r3, r2, r3
 800cfc6:	2b64      	cmp	r3, #100	@ 0x64
 800cfc8:	d901      	bls.n	800cfce <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800cfca:	2303      	movs	r3, #3
 800cfcc:	e070      	b.n	800d0b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800cfce:	4b3a      	ldr	r3, [pc, #232]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d1f0      	bne.n	800cfbc <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800cfda:	f7fb fe31 	bl	8008c40 <HAL_GetTick>
 800cfde:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800cfe0:	4b35      	ldr	r3, [pc, #212]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	4a34      	ldr	r2, [pc, #208]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800cfe6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cfea:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800cfec:	e008      	b.n	800d000 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cfee:	f7fb fe27 	bl	8008c40 <HAL_GetTick>
 800cff2:	4602      	mov	r2, r0
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	1ad3      	subs	r3, r2, r3
 800cff8:	2b02      	cmp	r3, #2
 800cffa:	d901      	bls.n	800d000 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 800cffc:	2303      	movs	r3, #3
 800cffe:	e057      	b.n	800d0b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800d000:	4b2d      	ldr	r3, [pc, #180]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d1f0      	bne.n	800cfee <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d00c:	f7fb fe18 	bl	8008c40 <HAL_GetTick>
 800d010:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800d012:	4b29      	ldr	r3, [pc, #164]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	4a28      	ldr	r2, [pc, #160]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d018:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d01c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d01e:	e008      	b.n	800d032 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d020:	f7fb fe0e 	bl	8008c40 <HAL_GetTick>
 800d024:	4602      	mov	r2, r0
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	1ad3      	subs	r3, r2, r3
 800d02a:	2b02      	cmp	r3, #2
 800d02c:	d901      	bls.n	800d032 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800d02e:	2303      	movs	r3, #3
 800d030:	e03e      	b.n	800d0b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d032:	4b21      	ldr	r3, [pc, #132]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d1f0      	bne.n	800d020 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800d03e:	4b1e      	ldr	r3, [pc, #120]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d040:	4a1e      	ldr	r2, [pc, #120]	@ (800d0bc <HAL_RCC_DeInit+0x188>)
 800d042:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800d044:	4b1c      	ldr	r3, [pc, #112]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d046:	4a1e      	ldr	r2, [pc, #120]	@ (800d0c0 <HAL_RCC_DeInit+0x18c>)
 800d048:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800d04c:	4b1a      	ldr	r3, [pc, #104]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d04e:	68db      	ldr	r3, [r3, #12]
 800d050:	4a19      	ldr	r2, [pc, #100]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d052:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 800d056:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 800d058:	4b17      	ldr	r3, [pc, #92]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d05a:	68db      	ldr	r3, [r3, #12]
 800d05c:	4a16      	ldr	r2, [pc, #88]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d05e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d062:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 800d064:	4b14      	ldr	r3, [pc, #80]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d066:	68db      	ldr	r3, [r3, #12]
 800d068:	4a13      	ldr	r2, [pc, #76]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d06a:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 800d06e:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800d070:	4b11      	ldr	r3, [pc, #68]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d072:	68db      	ldr	r3, [r3, #12]
 800d074:	4a10      	ldr	r2, [pc, #64]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d076:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d07a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800d07c:	4b0e      	ldr	r3, [pc, #56]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d07e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d080:	4a0d      	ldr	r2, [pc, #52]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d082:	f023 0301 	bic.w	r3, r3, #1
 800d086:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800d088:	4b0b      	ldr	r3, [pc, #44]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d08a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d08c:	4a0a      	ldr	r2, [pc, #40]	@ (800d0b8 <HAL_RCC_DeInit+0x184>)
 800d08e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d092:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800d094:	4b0b      	ldr	r3, [pc, #44]	@ (800d0c4 <HAL_RCC_DeInit+0x190>)
 800d096:	4a0c      	ldr	r2, [pc, #48]	@ (800d0c8 <HAL_RCC_DeInit+0x194>)
 800d098:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d09a:	4b0c      	ldr	r3, [pc, #48]	@ (800d0cc <HAL_RCC_DeInit+0x198>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4618      	mov	r0, r3
 800d0a0:	f7fb fd8a 	bl	8008bb8 <HAL_InitTick>
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d001      	beq.n	800d0ae <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	e000      	b.n	800d0b0 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 800d0ae:	2300      	movs	r3, #0
  }
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}
 800d0b8:	40023800 	.word	0x40023800
 800d0bc:	04003010 	.word	0x04003010
 800d0c0:	20003000 	.word	0x20003000
 800d0c4:	20000554 	.word	0x20000554
 800d0c8:	00f42400 	.word	0x00f42400
 800d0cc:	20000558 	.word	0x20000558

0800d0d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b082      	sub	sp, #8
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d101      	bne.n	800d0e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d0de:	2301      	movs	r3, #1
 800d0e0:	e041      	b.n	800d166 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d0e8:	b2db      	uxtb	r3, r3
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d106      	bne.n	800d0fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d0f6:	6878      	ldr	r0, [r7, #4]
 800d0f8:	f7fb fb50 	bl	800879c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2202      	movs	r2, #2
 800d100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	3304      	adds	r3, #4
 800d10c:	4619      	mov	r1, r3
 800d10e:	4610      	mov	r0, r2
 800d110:	f000 fa70 	bl	800d5f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2201      	movs	r2, #1
 800d118:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2201      	movs	r2, #1
 800d120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2201      	movs	r2, #1
 800d130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2201      	movs	r2, #1
 800d138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2201      	movs	r2, #1
 800d140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2201      	movs	r2, #1
 800d148:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2201      	movs	r2, #1
 800d150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2201      	movs	r2, #1
 800d158:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2201      	movs	r2, #1
 800d160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3708      	adds	r7, #8
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
	...

0800d170 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d170:	b480      	push	{r7}
 800d172:	b085      	sub	sp, #20
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d17e:	b2db      	uxtb	r3, r3
 800d180:	2b01      	cmp	r3, #1
 800d182:	d001      	beq.n	800d188 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d184:	2301      	movs	r3, #1
 800d186:	e044      	b.n	800d212 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2202      	movs	r2, #2
 800d18c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	68da      	ldr	r2, [r3, #12]
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	f042 0201 	orr.w	r2, r2, #1
 800d19e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a1e      	ldr	r2, [pc, #120]	@ (800d220 <HAL_TIM_Base_Start_IT+0xb0>)
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	d018      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0x6c>
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1b2:	d013      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0x6c>
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	4a1a      	ldr	r2, [pc, #104]	@ (800d224 <HAL_TIM_Base_Start_IT+0xb4>)
 800d1ba:	4293      	cmp	r3, r2
 800d1bc:	d00e      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0x6c>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	4a19      	ldr	r2, [pc, #100]	@ (800d228 <HAL_TIM_Base_Start_IT+0xb8>)
 800d1c4:	4293      	cmp	r3, r2
 800d1c6:	d009      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0x6c>
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	4a17      	ldr	r2, [pc, #92]	@ (800d22c <HAL_TIM_Base_Start_IT+0xbc>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d004      	beq.n	800d1dc <HAL_TIM_Base_Start_IT+0x6c>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	4a16      	ldr	r2, [pc, #88]	@ (800d230 <HAL_TIM_Base_Start_IT+0xc0>)
 800d1d8:	4293      	cmp	r3, r2
 800d1da:	d111      	bne.n	800d200 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	689b      	ldr	r3, [r3, #8]
 800d1e2:	f003 0307 	and.w	r3, r3, #7
 800d1e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	2b06      	cmp	r3, #6
 800d1ec:	d010      	beq.n	800d210 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	681a      	ldr	r2, [r3, #0]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f042 0201 	orr.w	r2, r2, #1
 800d1fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1fe:	e007      	b.n	800d210 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	681a      	ldr	r2, [r3, #0]
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	f042 0201 	orr.w	r2, r2, #1
 800d20e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d210:	2300      	movs	r3, #0
}
 800d212:	4618      	mov	r0, r3
 800d214:	3714      	adds	r7, #20
 800d216:	46bd      	mov	sp, r7
 800d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21c:	4770      	bx	lr
 800d21e:	bf00      	nop
 800d220:	40010000 	.word	0x40010000
 800d224:	40000400 	.word	0x40000400
 800d228:	40000800 	.word	0x40000800
 800d22c:	40000c00 	.word	0x40000c00
 800d230:	40014000 	.word	0x40014000

0800d234 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b084      	sub	sp, #16
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	68db      	ldr	r3, [r3, #12]
 800d242:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	691b      	ldr	r3, [r3, #16]
 800d24a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	f003 0302 	and.w	r3, r3, #2
 800d252:	2b00      	cmp	r3, #0
 800d254:	d020      	beq.n	800d298 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	f003 0302 	and.w	r3, r3, #2
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d01b      	beq.n	800d298 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	f06f 0202 	mvn.w	r2, #2
 800d268:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2201      	movs	r2, #1
 800d26e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	699b      	ldr	r3, [r3, #24]
 800d276:	f003 0303 	and.w	r3, r3, #3
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d003      	beq.n	800d286 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d27e:	6878      	ldr	r0, [r7, #4]
 800d280:	f000 f999 	bl	800d5b6 <HAL_TIM_IC_CaptureCallback>
 800d284:	e005      	b.n	800d292 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f000 f98b 	bl	800d5a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f000 f99c 	bl	800d5ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2200      	movs	r2, #0
 800d296:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d298:	68bb      	ldr	r3, [r7, #8]
 800d29a:	f003 0304 	and.w	r3, r3, #4
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d020      	beq.n	800d2e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f003 0304 	and.w	r3, r3, #4
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d01b      	beq.n	800d2e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f06f 0204 	mvn.w	r2, #4
 800d2b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2202      	movs	r2, #2
 800d2ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	699b      	ldr	r3, [r3, #24]
 800d2c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d003      	beq.n	800d2d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f000 f973 	bl	800d5b6 <HAL_TIM_IC_CaptureCallback>
 800d2d0:	e005      	b.n	800d2de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f000 f965 	bl	800d5a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f000 f976 	bl	800d5ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	f003 0308 	and.w	r3, r3, #8
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d020      	beq.n	800d330 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f003 0308 	and.w	r3, r3, #8
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d01b      	beq.n	800d330 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f06f 0208 	mvn.w	r2, #8
 800d300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2204      	movs	r2, #4
 800d306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	69db      	ldr	r3, [r3, #28]
 800d30e:	f003 0303 	and.w	r3, r3, #3
 800d312:	2b00      	cmp	r3, #0
 800d314:	d003      	beq.n	800d31e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 f94d 	bl	800d5b6 <HAL_TIM_IC_CaptureCallback>
 800d31c:	e005      	b.n	800d32a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f000 f93f 	bl	800d5a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f000 f950 	bl	800d5ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	2200      	movs	r2, #0
 800d32e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	f003 0310 	and.w	r3, r3, #16
 800d336:	2b00      	cmp	r3, #0
 800d338:	d020      	beq.n	800d37c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f003 0310 	and.w	r3, r3, #16
 800d340:	2b00      	cmp	r3, #0
 800d342:	d01b      	beq.n	800d37c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f06f 0210 	mvn.w	r2, #16
 800d34c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2208      	movs	r2, #8
 800d352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	69db      	ldr	r3, [r3, #28]
 800d35a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d003      	beq.n	800d36a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f000 f927 	bl	800d5b6 <HAL_TIM_IC_CaptureCallback>
 800d368:	e005      	b.n	800d376 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f000 f919 	bl	800d5a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d370:	6878      	ldr	r0, [r7, #4]
 800d372:	f000 f92a 	bl	800d5ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2200      	movs	r2, #0
 800d37a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	f003 0301 	and.w	r3, r3, #1
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00c      	beq.n	800d3a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	f003 0301 	and.w	r3, r3, #1
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d007      	beq.n	800d3a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	f06f 0201 	mvn.w	r2, #1
 800d398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f7f6 fce2 	bl	8003d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800d3a0:	68bb      	ldr	r3, [r7, #8]
 800d3a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d00c      	beq.n	800d3c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d007      	beq.n	800d3c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800d3bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	f000 fab0 	bl	800d924 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d00c      	beq.n	800d3e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d007      	beq.n	800d3e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d3e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f000 f8fb 	bl	800d5de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d3e8:	68bb      	ldr	r3, [r7, #8]
 800d3ea:	f003 0320 	and.w	r3, r3, #32
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d00c      	beq.n	800d40c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	f003 0320 	and.w	r3, r3, #32
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d007      	beq.n	800d40c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f06f 0220 	mvn.w	r2, #32
 800d404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f000 fa82 	bl	800d910 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d40c:	bf00      	nop
 800d40e:	3710      	adds	r7, #16
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}

0800d414 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b084      	sub	sp, #16
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
 800d41c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d41e:	2300      	movs	r3, #0
 800d420:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d428:	2b01      	cmp	r3, #1
 800d42a:	d101      	bne.n	800d430 <HAL_TIM_ConfigClockSource+0x1c>
 800d42c:	2302      	movs	r3, #2
 800d42e:	e0b4      	b.n	800d59a <HAL_TIM_ConfigClockSource+0x186>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2201      	movs	r2, #1
 800d434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2202      	movs	r2, #2
 800d43c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	689b      	ldr	r3, [r3, #8]
 800d446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d44e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d456:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	68ba      	ldr	r2, [r7, #8]
 800d45e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d468:	d03e      	beq.n	800d4e8 <HAL_TIM_ConfigClockSource+0xd4>
 800d46a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d46e:	f200 8087 	bhi.w	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d476:	f000 8086 	beq.w	800d586 <HAL_TIM_ConfigClockSource+0x172>
 800d47a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d47e:	d87f      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d480:	2b70      	cmp	r3, #112	@ 0x70
 800d482:	d01a      	beq.n	800d4ba <HAL_TIM_ConfigClockSource+0xa6>
 800d484:	2b70      	cmp	r3, #112	@ 0x70
 800d486:	d87b      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d488:	2b60      	cmp	r3, #96	@ 0x60
 800d48a:	d050      	beq.n	800d52e <HAL_TIM_ConfigClockSource+0x11a>
 800d48c:	2b60      	cmp	r3, #96	@ 0x60
 800d48e:	d877      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d490:	2b50      	cmp	r3, #80	@ 0x50
 800d492:	d03c      	beq.n	800d50e <HAL_TIM_ConfigClockSource+0xfa>
 800d494:	2b50      	cmp	r3, #80	@ 0x50
 800d496:	d873      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d498:	2b40      	cmp	r3, #64	@ 0x40
 800d49a:	d058      	beq.n	800d54e <HAL_TIM_ConfigClockSource+0x13a>
 800d49c:	2b40      	cmp	r3, #64	@ 0x40
 800d49e:	d86f      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d4a0:	2b30      	cmp	r3, #48	@ 0x30
 800d4a2:	d064      	beq.n	800d56e <HAL_TIM_ConfigClockSource+0x15a>
 800d4a4:	2b30      	cmp	r3, #48	@ 0x30
 800d4a6:	d86b      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d4a8:	2b20      	cmp	r3, #32
 800d4aa:	d060      	beq.n	800d56e <HAL_TIM_ConfigClockSource+0x15a>
 800d4ac:	2b20      	cmp	r3, #32
 800d4ae:	d867      	bhi.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d05c      	beq.n	800d56e <HAL_TIM_ConfigClockSource+0x15a>
 800d4b4:	2b10      	cmp	r3, #16
 800d4b6:	d05a      	beq.n	800d56e <HAL_TIM_ConfigClockSource+0x15a>
 800d4b8:	e062      	b.n	800d580 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d4ca:	f000 f993 	bl	800d7f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d4d6:	68bb      	ldr	r3, [r7, #8]
 800d4d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d4dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	68ba      	ldr	r2, [r7, #8]
 800d4e4:	609a      	str	r2, [r3, #8]
      break;
 800d4e6:	e04f      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d4f8:	f000 f97c 	bl	800d7f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	689a      	ldr	r2, [r3, #8]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d50a:	609a      	str	r2, [r3, #8]
      break;
 800d50c:	e03c      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d51a:	461a      	mov	r2, r3
 800d51c:	f000 f8f0 	bl	800d700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	2150      	movs	r1, #80	@ 0x50
 800d526:	4618      	mov	r0, r3
 800d528:	f000 f949 	bl	800d7be <TIM_ITRx_SetConfig>
      break;
 800d52c:	e02c      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d53a:	461a      	mov	r2, r3
 800d53c:	f000 f90f 	bl	800d75e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	2160      	movs	r1, #96	@ 0x60
 800d546:	4618      	mov	r0, r3
 800d548:	f000 f939 	bl	800d7be <TIM_ITRx_SetConfig>
      break;
 800d54c:	e01c      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d55a:	461a      	mov	r2, r3
 800d55c:	f000 f8d0 	bl	800d700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	2140      	movs	r1, #64	@ 0x40
 800d566:	4618      	mov	r0, r3
 800d568:	f000 f929 	bl	800d7be <TIM_ITRx_SetConfig>
      break;
 800d56c:	e00c      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	4619      	mov	r1, r3
 800d578:	4610      	mov	r0, r2
 800d57a:	f000 f920 	bl	800d7be <TIM_ITRx_SetConfig>
      break;
 800d57e:	e003      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800d580:	2301      	movs	r3, #1
 800d582:	73fb      	strb	r3, [r7, #15]
      break;
 800d584:	e000      	b.n	800d588 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800d586:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2201      	movs	r2, #1
 800d58c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2200      	movs	r2, #0
 800d594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d598:	7bfb      	ldrb	r3, [r7, #15]
}
 800d59a:	4618      	mov	r0, r3
 800d59c:	3710      	adds	r7, #16
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd80      	pop	{r7, pc}

0800d5a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d5a2:	b480      	push	{r7}
 800d5a4:	b083      	sub	sp, #12
 800d5a6:	af00      	add	r7, sp, #0
 800d5a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d5aa:	bf00      	nop
 800d5ac:	370c      	adds	r7, #12
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b4:	4770      	bx	lr

0800d5b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d5b6:	b480      	push	{r7}
 800d5b8:	b083      	sub	sp, #12
 800d5ba:	af00      	add	r7, sp, #0
 800d5bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d5be:	bf00      	nop
 800d5c0:	370c      	adds	r7, #12
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c8:	4770      	bx	lr

0800d5ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d5ca:	b480      	push	{r7}
 800d5cc:	b083      	sub	sp, #12
 800d5ce:	af00      	add	r7, sp, #0
 800d5d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d5d2:	bf00      	nop
 800d5d4:	370c      	adds	r7, #12
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5dc:	4770      	bx	lr

0800d5de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d5de:	b480      	push	{r7}
 800d5e0:	b083      	sub	sp, #12
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d5e6:	bf00      	nop
 800d5e8:	370c      	adds	r7, #12
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr
	...

0800d5f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d5f4:	b480      	push	{r7}
 800d5f6:	b085      	sub	sp, #20
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	4a37      	ldr	r2, [pc, #220]	@ (800d6e4 <TIM_Base_SetConfig+0xf0>)
 800d608:	4293      	cmp	r3, r2
 800d60a:	d00f      	beq.n	800d62c <TIM_Base_SetConfig+0x38>
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d612:	d00b      	beq.n	800d62c <TIM_Base_SetConfig+0x38>
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	4a34      	ldr	r2, [pc, #208]	@ (800d6e8 <TIM_Base_SetConfig+0xf4>)
 800d618:	4293      	cmp	r3, r2
 800d61a:	d007      	beq.n	800d62c <TIM_Base_SetConfig+0x38>
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	4a33      	ldr	r2, [pc, #204]	@ (800d6ec <TIM_Base_SetConfig+0xf8>)
 800d620:	4293      	cmp	r3, r2
 800d622:	d003      	beq.n	800d62c <TIM_Base_SetConfig+0x38>
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	4a32      	ldr	r2, [pc, #200]	@ (800d6f0 <TIM_Base_SetConfig+0xfc>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	d108      	bne.n	800d63e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d632:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	685b      	ldr	r3, [r3, #4]
 800d638:	68fa      	ldr	r2, [r7, #12]
 800d63a:	4313      	orrs	r3, r2
 800d63c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	4a28      	ldr	r2, [pc, #160]	@ (800d6e4 <TIM_Base_SetConfig+0xf0>)
 800d642:	4293      	cmp	r3, r2
 800d644:	d01b      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d64c:	d017      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	4a25      	ldr	r2, [pc, #148]	@ (800d6e8 <TIM_Base_SetConfig+0xf4>)
 800d652:	4293      	cmp	r3, r2
 800d654:	d013      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	4a24      	ldr	r2, [pc, #144]	@ (800d6ec <TIM_Base_SetConfig+0xf8>)
 800d65a:	4293      	cmp	r3, r2
 800d65c:	d00f      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	4a23      	ldr	r2, [pc, #140]	@ (800d6f0 <TIM_Base_SetConfig+0xfc>)
 800d662:	4293      	cmp	r3, r2
 800d664:	d00b      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	4a22      	ldr	r2, [pc, #136]	@ (800d6f4 <TIM_Base_SetConfig+0x100>)
 800d66a:	4293      	cmp	r3, r2
 800d66c:	d007      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	4a21      	ldr	r2, [pc, #132]	@ (800d6f8 <TIM_Base_SetConfig+0x104>)
 800d672:	4293      	cmp	r3, r2
 800d674:	d003      	beq.n	800d67e <TIM_Base_SetConfig+0x8a>
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	4a20      	ldr	r2, [pc, #128]	@ (800d6fc <TIM_Base_SetConfig+0x108>)
 800d67a:	4293      	cmp	r3, r2
 800d67c:	d108      	bne.n	800d690 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	68db      	ldr	r3, [r3, #12]
 800d68a:	68fa      	ldr	r2, [r7, #12]
 800d68c:	4313      	orrs	r3, r2
 800d68e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	695b      	ldr	r3, [r3, #20]
 800d69a:	4313      	orrs	r3, r2
 800d69c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d69e:	683b      	ldr	r3, [r7, #0]
 800d6a0:	689a      	ldr	r2, [r3, #8]
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d6a6:	683b      	ldr	r3, [r7, #0]
 800d6a8:	681a      	ldr	r2, [r3, #0]
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	4a0c      	ldr	r2, [pc, #48]	@ (800d6e4 <TIM_Base_SetConfig+0xf0>)
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	d103      	bne.n	800d6be <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	691a      	ldr	r2, [r3, #16]
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f043 0204 	orr.w	r2, r3, #4
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2201      	movs	r2, #1
 800d6ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	68fa      	ldr	r2, [r7, #12]
 800d6d4:	601a      	str	r2, [r3, #0]
}
 800d6d6:	bf00      	nop
 800d6d8:	3714      	adds	r7, #20
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e0:	4770      	bx	lr
 800d6e2:	bf00      	nop
 800d6e4:	40010000 	.word	0x40010000
 800d6e8:	40000400 	.word	0x40000400
 800d6ec:	40000800 	.word	0x40000800
 800d6f0:	40000c00 	.word	0x40000c00
 800d6f4:	40014000 	.word	0x40014000
 800d6f8:	40014400 	.word	0x40014400
 800d6fc:	40014800 	.word	0x40014800

0800d700 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d700:	b480      	push	{r7}
 800d702:	b087      	sub	sp, #28
 800d704:	af00      	add	r7, sp, #0
 800d706:	60f8      	str	r0, [r7, #12]
 800d708:	60b9      	str	r1, [r7, #8]
 800d70a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	6a1b      	ldr	r3, [r3, #32]
 800d710:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	6a1b      	ldr	r3, [r3, #32]
 800d716:	f023 0201 	bic.w	r2, r3, #1
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	699b      	ldr	r3, [r3, #24]
 800d722:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d72a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	011b      	lsls	r3, r3, #4
 800d730:	693a      	ldr	r2, [r7, #16]
 800d732:	4313      	orrs	r3, r2
 800d734:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	f023 030a 	bic.w	r3, r3, #10
 800d73c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d73e:	697a      	ldr	r2, [r7, #20]
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	4313      	orrs	r3, r2
 800d744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	693a      	ldr	r2, [r7, #16]
 800d74a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	697a      	ldr	r2, [r7, #20]
 800d750:	621a      	str	r2, [r3, #32]
}
 800d752:	bf00      	nop
 800d754:	371c      	adds	r7, #28
 800d756:	46bd      	mov	sp, r7
 800d758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75c:	4770      	bx	lr

0800d75e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d75e:	b480      	push	{r7}
 800d760:	b087      	sub	sp, #28
 800d762:	af00      	add	r7, sp, #0
 800d764:	60f8      	str	r0, [r7, #12]
 800d766:	60b9      	str	r1, [r7, #8]
 800d768:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	6a1b      	ldr	r3, [r3, #32]
 800d76e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	6a1b      	ldr	r3, [r3, #32]
 800d774:	f023 0210 	bic.w	r2, r3, #16
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	699b      	ldr	r3, [r3, #24]
 800d780:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d788:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	031b      	lsls	r3, r3, #12
 800d78e:	693a      	ldr	r2, [r7, #16]
 800d790:	4313      	orrs	r3, r2
 800d792:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d79a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	011b      	lsls	r3, r3, #4
 800d7a0:	697a      	ldr	r2, [r7, #20]
 800d7a2:	4313      	orrs	r3, r2
 800d7a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	693a      	ldr	r2, [r7, #16]
 800d7aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	697a      	ldr	r2, [r7, #20]
 800d7b0:	621a      	str	r2, [r3, #32]
}
 800d7b2:	bf00      	nop
 800d7b4:	371c      	adds	r7, #28
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7bc:	4770      	bx	lr

0800d7be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d7be:	b480      	push	{r7}
 800d7c0:	b085      	sub	sp, #20
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	6078      	str	r0, [r7, #4]
 800d7c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	689b      	ldr	r3, [r3, #8]
 800d7cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d7d6:	683a      	ldr	r2, [r7, #0]
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	f043 0307 	orr.w	r3, r3, #7
 800d7e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	609a      	str	r2, [r3, #8]
}
 800d7e8:	bf00      	nop
 800d7ea:	3714      	adds	r7, #20
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr

0800d7f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b087      	sub	sp, #28
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	60f8      	str	r0, [r7, #12]
 800d7fc:	60b9      	str	r1, [r7, #8]
 800d7fe:	607a      	str	r2, [r7, #4]
 800d800:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	689b      	ldr	r3, [r3, #8]
 800d806:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d80e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	021a      	lsls	r2, r3, #8
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	431a      	orrs	r2, r3
 800d818:	68bb      	ldr	r3, [r7, #8]
 800d81a:	4313      	orrs	r3, r2
 800d81c:	697a      	ldr	r2, [r7, #20]
 800d81e:	4313      	orrs	r3, r2
 800d820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	697a      	ldr	r2, [r7, #20]
 800d826:	609a      	str	r2, [r3, #8]
}
 800d828:	bf00      	nop
 800d82a:	371c      	adds	r7, #28
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr

0800d834 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d834:	b480      	push	{r7}
 800d836:	b085      	sub	sp, #20
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d844:	2b01      	cmp	r3, #1
 800d846:	d101      	bne.n	800d84c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d848:	2302      	movs	r3, #2
 800d84a:	e050      	b.n	800d8ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2201      	movs	r2, #1
 800d850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2202      	movs	r2, #2
 800d858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	685b      	ldr	r3, [r3, #4]
 800d862:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	689b      	ldr	r3, [r3, #8]
 800d86a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d872:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	68fa      	ldr	r2, [r7, #12]
 800d87a:	4313      	orrs	r3, r2
 800d87c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	68fa      	ldr	r2, [r7, #12]
 800d884:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	4a1c      	ldr	r2, [pc, #112]	@ (800d8fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d88c:	4293      	cmp	r3, r2
 800d88e:	d018      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d898:	d013      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	4a18      	ldr	r2, [pc, #96]	@ (800d900 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800d8a0:	4293      	cmp	r3, r2
 800d8a2:	d00e      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	4a16      	ldr	r2, [pc, #88]	@ (800d904 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800d8aa:	4293      	cmp	r3, r2
 800d8ac:	d009      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	4a15      	ldr	r2, [pc, #84]	@ (800d908 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800d8b4:	4293      	cmp	r3, r2
 800d8b6:	d004      	beq.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	4a13      	ldr	r2, [pc, #76]	@ (800d90c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d10c      	bne.n	800d8dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d8c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	68ba      	ldr	r2, [r7, #8]
 800d8d0:	4313      	orrs	r3, r2
 800d8d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	68ba      	ldr	r2, [r7, #8]
 800d8da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d8ec:	2300      	movs	r3, #0
}
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	3714      	adds	r7, #20
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f8:	4770      	bx	lr
 800d8fa:	bf00      	nop
 800d8fc:	40010000 	.word	0x40010000
 800d900:	40000400 	.word	0x40000400
 800d904:	40000800 	.word	0x40000800
 800d908:	40000c00 	.word	0x40000c00
 800d90c:	40014000 	.word	0x40014000

0800d910 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d910:	b480      	push	{r7}
 800d912:	b083      	sub	sp, #12
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d918:	bf00      	nop
 800d91a:	370c      	adds	r7, #12
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr

0800d924 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d92c:	bf00      	nop
 800d92e:	370c      	adds	r7, #12
 800d930:	46bd      	mov	sp, r7
 800d932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d936:	4770      	bx	lr

0800d938 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b082      	sub	sp, #8
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d101      	bne.n	800d94a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d946:	2301      	movs	r3, #1
 800d948:	e042      	b.n	800d9d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d950:	b2db      	uxtb	r3, r3
 800d952:	2b00      	cmp	r3, #0
 800d954:	d106      	bne.n	800d964 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2200      	movs	r2, #0
 800d95a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f7fa ff42 	bl	80087e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2224      	movs	r2, #36	@ 0x24
 800d968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	68da      	ldr	r2, [r3, #12]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d97a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d97c:	6878      	ldr	r0, [r7, #4]
 800d97e:	f000 fe15 	bl	800e5ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	691a      	ldr	r2, [r3, #16]
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d990:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	695a      	ldr	r2, [r3, #20]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d9a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	68da      	ldr	r2, [r3, #12]
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d9b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2220      	movs	r2, #32
 800d9bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2220      	movs	r2, #32
 800d9c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d9ce:	2300      	movs	r3, #0
}
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	3708      	adds	r7, #8
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	bd80      	pop	{r7, pc}

0800d9d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b08a      	sub	sp, #40	@ 0x28
 800d9dc:	af02      	add	r7, sp, #8
 800d9de:	60f8      	str	r0, [r7, #12]
 800d9e0:	60b9      	str	r1, [r7, #8]
 800d9e2:	603b      	str	r3, [r7, #0]
 800d9e4:	4613      	mov	r3, r2
 800d9e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d9f2:	b2db      	uxtb	r3, r3
 800d9f4:	2b20      	cmp	r3, #32
 800d9f6:	d175      	bne.n	800dae4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d9f8:	68bb      	ldr	r3, [r7, #8]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d002      	beq.n	800da04 <HAL_UART_Transmit+0x2c>
 800d9fe:	88fb      	ldrh	r3, [r7, #6]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d101      	bne.n	800da08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800da04:	2301      	movs	r3, #1
 800da06:	e06e      	b.n	800dae6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	2200      	movs	r2, #0
 800da0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2221      	movs	r2, #33	@ 0x21
 800da12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800da16:	f7fb f913 	bl	8008c40 <HAL_GetTick>
 800da1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	88fa      	ldrh	r2, [r7, #6]
 800da20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	88fa      	ldrh	r2, [r7, #6]
 800da26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	689b      	ldr	r3, [r3, #8]
 800da2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da30:	d108      	bne.n	800da44 <HAL_UART_Transmit+0x6c>
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	691b      	ldr	r3, [r3, #16]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d104      	bne.n	800da44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800da3a:	2300      	movs	r3, #0
 800da3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	61bb      	str	r3, [r7, #24]
 800da42:	e003      	b.n	800da4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800da48:	2300      	movs	r3, #0
 800da4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800da4c:	e02e      	b.n	800daac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	9300      	str	r3, [sp, #0]
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	2200      	movs	r2, #0
 800da56:	2180      	movs	r1, #128	@ 0x80
 800da58:	68f8      	ldr	r0, [r7, #12]
 800da5a:	f000 fbb3 	bl	800e1c4 <UART_WaitOnFlagUntilTimeout>
 800da5e:	4603      	mov	r3, r0
 800da60:	2b00      	cmp	r3, #0
 800da62:	d005      	beq.n	800da70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	2220      	movs	r2, #32
 800da68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800da6c:	2303      	movs	r3, #3
 800da6e:	e03a      	b.n	800dae6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800da70:	69fb      	ldr	r3, [r7, #28]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d10b      	bne.n	800da8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800da76:	69bb      	ldr	r3, [r7, #24]
 800da78:	881b      	ldrh	r3, [r3, #0]
 800da7a:	461a      	mov	r2, r3
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800da84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800da86:	69bb      	ldr	r3, [r7, #24]
 800da88:	3302      	adds	r3, #2
 800da8a:	61bb      	str	r3, [r7, #24]
 800da8c:	e007      	b.n	800da9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800da8e:	69fb      	ldr	r3, [r7, #28]
 800da90:	781a      	ldrb	r2, [r3, #0]
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800da98:	69fb      	ldr	r3, [r7, #28]
 800da9a:	3301      	adds	r3, #1
 800da9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800daa2:	b29b      	uxth	r3, r3
 800daa4:	3b01      	subs	r3, #1
 800daa6:	b29a      	uxth	r2, r3
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800dab0:	b29b      	uxth	r3, r3
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d1cb      	bne.n	800da4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	9300      	str	r3, [sp, #0]
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	2200      	movs	r2, #0
 800dabe:	2140      	movs	r1, #64	@ 0x40
 800dac0:	68f8      	ldr	r0, [r7, #12]
 800dac2:	f000 fb7f 	bl	800e1c4 <UART_WaitOnFlagUntilTimeout>
 800dac6:	4603      	mov	r3, r0
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d005      	beq.n	800dad8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	2220      	movs	r2, #32
 800dad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800dad4:	2303      	movs	r3, #3
 800dad6:	e006      	b.n	800dae6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	2220      	movs	r2, #32
 800dadc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800dae0:	2300      	movs	r3, #0
 800dae2:	e000      	b.n	800dae6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800dae4:	2302      	movs	r3, #2
  }
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3720      	adds	r7, #32
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}

0800daee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800daee:	b580      	push	{r7, lr}
 800daf0:	b08a      	sub	sp, #40	@ 0x28
 800daf2:	af02      	add	r7, sp, #8
 800daf4:	60f8      	str	r0, [r7, #12]
 800daf6:	60b9      	str	r1, [r7, #8]
 800daf8:	603b      	str	r3, [r7, #0]
 800dafa:	4613      	mov	r3, r2
 800dafc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800dafe:	2300      	movs	r3, #0
 800db00:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800db08:	b2db      	uxtb	r3, r3
 800db0a:	2b20      	cmp	r3, #32
 800db0c:	f040 8081 	bne.w	800dc12 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d002      	beq.n	800db1c <HAL_UART_Receive+0x2e>
 800db16:	88fb      	ldrh	r3, [r7, #6]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d101      	bne.n	800db20 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800db1c:	2301      	movs	r3, #1
 800db1e:	e079      	b.n	800dc14 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	2200      	movs	r2, #0
 800db24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	2222      	movs	r2, #34	@ 0x22
 800db2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	2200      	movs	r2, #0
 800db32:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800db34:	f7fb f884 	bl	8008c40 <HAL_GetTick>
 800db38:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	88fa      	ldrh	r2, [r7, #6]
 800db3e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	88fa      	ldrh	r2, [r7, #6]
 800db44:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	689b      	ldr	r3, [r3, #8]
 800db4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db4e:	d108      	bne.n	800db62 <HAL_UART_Receive+0x74>
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	691b      	ldr	r3, [r3, #16]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d104      	bne.n	800db62 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800db58:	2300      	movs	r3, #0
 800db5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	61bb      	str	r3, [r7, #24]
 800db60:	e003      	b.n	800db6a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800db66:	2300      	movs	r3, #0
 800db68:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800db6a:	e047      	b.n	800dbfc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	9300      	str	r3, [sp, #0]
 800db70:	697b      	ldr	r3, [r7, #20]
 800db72:	2200      	movs	r2, #0
 800db74:	2120      	movs	r1, #32
 800db76:	68f8      	ldr	r0, [r7, #12]
 800db78:	f000 fb24 	bl	800e1c4 <UART_WaitOnFlagUntilTimeout>
 800db7c:	4603      	mov	r3, r0
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d005      	beq.n	800db8e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2220      	movs	r2, #32
 800db86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800db8a:	2303      	movs	r3, #3
 800db8c:	e042      	b.n	800dc14 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800db8e:	69fb      	ldr	r3, [r7, #28]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d10c      	bne.n	800dbae <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	685b      	ldr	r3, [r3, #4]
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dba0:	b29a      	uxth	r2, r3
 800dba2:	69bb      	ldr	r3, [r7, #24]
 800dba4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800dba6:	69bb      	ldr	r3, [r7, #24]
 800dba8:	3302      	adds	r3, #2
 800dbaa:	61bb      	str	r3, [r7, #24]
 800dbac:	e01f      	b.n	800dbee <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	689b      	ldr	r3, [r3, #8]
 800dbb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbb6:	d007      	beq.n	800dbc8 <HAL_UART_Receive+0xda>
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	689b      	ldr	r3, [r3, #8]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d10a      	bne.n	800dbd6 <HAL_UART_Receive+0xe8>
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	691b      	ldr	r3, [r3, #16]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d106      	bne.n	800dbd6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	685b      	ldr	r3, [r3, #4]
 800dbce:	b2da      	uxtb	r2, r3
 800dbd0:	69fb      	ldr	r3, [r7, #28]
 800dbd2:	701a      	strb	r2, [r3, #0]
 800dbd4:	e008      	b.n	800dbe8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	685b      	ldr	r3, [r3, #4]
 800dbdc:	b2db      	uxtb	r3, r3
 800dbde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dbe2:	b2da      	uxtb	r2, r3
 800dbe4:	69fb      	ldr	r3, [r7, #28]
 800dbe6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800dbe8:	69fb      	ldr	r3, [r7, #28]
 800dbea:	3301      	adds	r3, #1
 800dbec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dbf2:	b29b      	uxth	r3, r3
 800dbf4:	3b01      	subs	r3, #1
 800dbf6:	b29a      	uxth	r2, r3
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dc00:	b29b      	uxth	r3, r3
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d1b2      	bne.n	800db6c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	2220      	movs	r2, #32
 800dc0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	e000      	b.n	800dc14 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800dc12:	2302      	movs	r3, #2
  }
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	3720      	adds	r7, #32
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}

0800dc1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b0ba      	sub	sp, #232	@ 0xe8
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	68db      	ldr	r3, [r3, #12]
 800dc34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	695b      	ldr	r3, [r3, #20]
 800dc3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800dc42:	2300      	movs	r3, #0
 800dc44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800dc4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc52:	f003 030f 	and.w	r3, r3, #15
 800dc56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800dc5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d10f      	bne.n	800dc82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dc62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc66:	f003 0320 	and.w	r3, r3, #32
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d009      	beq.n	800dc82 <HAL_UART_IRQHandler+0x66>
 800dc6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc72:	f003 0320 	and.w	r3, r3, #32
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d003      	beq.n	800dc82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 fbd7 	bl	800e42e <UART_Receive_IT>
      return;
 800dc80:	e273      	b.n	800e16a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800dc82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	f000 80de 	beq.w	800de48 <HAL_UART_IRQHandler+0x22c>
 800dc8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc90:	f003 0301 	and.w	r3, r3, #1
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d106      	bne.n	800dca6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800dc98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc9c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f000 80d1 	beq.w	800de48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800dca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d00b      	beq.n	800dcca <HAL_UART_IRQHandler+0xae>
 800dcb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d005      	beq.n	800dcca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcc2:	f043 0201 	orr.w	r2, r3, #1
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dcca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcce:	f003 0304 	and.w	r3, r3, #4
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d00b      	beq.n	800dcee <HAL_UART_IRQHandler+0xd2>
 800dcd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dcda:	f003 0301 	and.w	r3, r3, #1
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d005      	beq.n	800dcee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dce6:	f043 0202 	orr.w	r2, r3, #2
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dcee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcf2:	f003 0302 	and.w	r3, r3, #2
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d00b      	beq.n	800dd12 <HAL_UART_IRQHandler+0xf6>
 800dcfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dcfe:	f003 0301 	and.w	r3, r3, #1
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d005      	beq.n	800dd12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd0a:	f043 0204 	orr.w	r2, r3, #4
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800dd12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd16:	f003 0308 	and.w	r3, r3, #8
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d011      	beq.n	800dd42 <HAL_UART_IRQHandler+0x126>
 800dd1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd22:	f003 0320 	and.w	r3, r3, #32
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d105      	bne.n	800dd36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800dd2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd2e:	f003 0301 	and.w	r3, r3, #1
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d005      	beq.n	800dd42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd3a:	f043 0208 	orr.w	r2, r3, #8
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	f000 820a 	beq.w	800e160 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dd4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd50:	f003 0320 	and.w	r3, r3, #32
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d008      	beq.n	800dd6a <HAL_UART_IRQHandler+0x14e>
 800dd58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd5c:	f003 0320 	and.w	r3, r3, #32
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d002      	beq.n	800dd6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800dd64:	6878      	ldr	r0, [r7, #4]
 800dd66:	f000 fb62 	bl	800e42e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	695b      	ldr	r3, [r3, #20]
 800dd70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd74:	2b40      	cmp	r3, #64	@ 0x40
 800dd76:	bf0c      	ite	eq
 800dd78:	2301      	moveq	r3, #1
 800dd7a:	2300      	movne	r3, #0
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd86:	f003 0308 	and.w	r3, r3, #8
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d103      	bne.n	800dd96 <HAL_UART_IRQHandler+0x17a>
 800dd8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d04f      	beq.n	800de36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	f000 fa6d 	bl	800e276 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	695b      	ldr	r3, [r3, #20]
 800dda2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dda6:	2b40      	cmp	r3, #64	@ 0x40
 800dda8:	d141      	bne.n	800de2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	3314      	adds	r3, #20
 800ddb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ddb8:	e853 3f00 	ldrex	r3, [r3]
 800ddbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ddc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	3314      	adds	r3, #20
 800ddd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ddd6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ddda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800dde2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dde6:	e841 2300 	strex	r3, r2, [r1]
 800ddea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ddee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d1d9      	bne.n	800ddaa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d013      	beq.n	800de26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de02:	4a8a      	ldr	r2, [pc, #552]	@ (800e02c <HAL_UART_IRQHandler+0x410>)
 800de04:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7fb f8e3 	bl	8008fd6 <HAL_DMA_Abort_IT>
 800de10:	4603      	mov	r3, r0
 800de12:	2b00      	cmp	r3, #0
 800de14:	d016      	beq.n	800de44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de1c:	687a      	ldr	r2, [r7, #4]
 800de1e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800de20:	4610      	mov	r0, r2
 800de22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de24:	e00e      	b.n	800de44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f000 f9b6 	bl	800e198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de2c:	e00a      	b.n	800de44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800de2e:	6878      	ldr	r0, [r7, #4]
 800de30:	f000 f9b2 	bl	800e198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de34:	e006      	b.n	800de44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f000 f9ae 	bl	800e198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2200      	movs	r2, #0
 800de40:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800de42:	e18d      	b.n	800e160 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de44:	bf00      	nop
    return;
 800de46:	e18b      	b.n	800e160 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de4c:	2b01      	cmp	r3, #1
 800de4e:	f040 8167 	bne.w	800e120 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800de52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de56:	f003 0310 	and.w	r3, r3, #16
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	f000 8160 	beq.w	800e120 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800de60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de64:	f003 0310 	and.w	r3, r3, #16
 800de68:	2b00      	cmp	r3, #0
 800de6a:	f000 8159 	beq.w	800e120 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800de6e:	2300      	movs	r3, #0
 800de70:	60bb      	str	r3, [r7, #8]
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	60bb      	str	r3, [r7, #8]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	685b      	ldr	r3, [r3, #4]
 800de80:	60bb      	str	r3, [r7, #8]
 800de82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	695b      	ldr	r3, [r3, #20]
 800de8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de8e:	2b40      	cmp	r3, #64	@ 0x40
 800de90:	f040 80ce 	bne.w	800e030 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	685b      	ldr	r3, [r3, #4]
 800de9c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dea0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	f000 80a9 	beq.w	800dffc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800deae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800deb2:	429a      	cmp	r2, r3
 800deb4:	f080 80a2 	bcs.w	800dffc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800debe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dec4:	69db      	ldr	r3, [r3, #28]
 800dec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800deca:	f000 8088 	beq.w	800dfde <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	330c      	adds	r3, #12
 800ded4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ded8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dedc:	e853 3f00 	ldrex	r3, [r3]
 800dee0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800dee4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dee8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800deec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	330c      	adds	r3, #12
 800def6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800defa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800defe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df02:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800df06:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800df0a:	e841 2300 	strex	r3, r2, [r1]
 800df0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800df12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800df16:	2b00      	cmp	r3, #0
 800df18:	d1d9      	bne.n	800dece <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	3314      	adds	r3, #20
 800df20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df24:	e853 3f00 	ldrex	r3, [r3]
 800df28:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800df2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800df2c:	f023 0301 	bic.w	r3, r3, #1
 800df30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	3314      	adds	r3, #20
 800df3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800df3e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800df42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df44:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800df46:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800df4a:	e841 2300 	strex	r3, r2, [r1]
 800df4e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800df50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df52:	2b00      	cmp	r3, #0
 800df54:	d1e1      	bne.n	800df1a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	3314      	adds	r3, #20
 800df5c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df60:	e853 3f00 	ldrex	r3, [r3]
 800df64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800df66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	3314      	adds	r3, #20
 800df76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800df7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800df7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800df80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800df82:	e841 2300 	strex	r3, r2, [r1]
 800df86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800df88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d1e3      	bne.n	800df56 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	2220      	movs	r2, #32
 800df92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	2200      	movs	r2, #0
 800df9a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	330c      	adds	r3, #12
 800dfa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfa6:	e853 3f00 	ldrex	r3, [r3]
 800dfaa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dfac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfae:	f023 0310 	bic.w	r3, r3, #16
 800dfb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	330c      	adds	r3, #12
 800dfbc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800dfc0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800dfc2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfc4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dfc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dfc8:	e841 2300 	strex	r3, r2, [r1]
 800dfcc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dfce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d1e3      	bne.n	800df9c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f7fa ff8c 	bl	8008ef6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2202      	movs	r2, #2
 800dfe2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dfec:	b29b      	uxth	r3, r3
 800dfee:	1ad3      	subs	r3, r2, r3
 800dff0:	b29b      	uxth	r3, r3
 800dff2:	4619      	mov	r1, r3
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f000 f8d9 	bl	800e1ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800dffa:	e0b3      	b.n	800e164 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e000:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e004:	429a      	cmp	r2, r3
 800e006:	f040 80ad 	bne.w	800e164 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e00e:	69db      	ldr	r3, [r3, #28]
 800e010:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e014:	f040 80a6 	bne.w	800e164 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2202      	movs	r2, #2
 800e01c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e022:	4619      	mov	r1, r3
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	f000 f8c1 	bl	800e1ac <HAL_UARTEx_RxEventCallback>
      return;
 800e02a:	e09b      	b.n	800e164 <HAL_UART_IRQHandler+0x548>
 800e02c:	0800e33d 	.word	0x0800e33d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e038:	b29b      	uxth	r3, r3
 800e03a:	1ad3      	subs	r3, r2, r3
 800e03c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e044:	b29b      	uxth	r3, r3
 800e046:	2b00      	cmp	r3, #0
 800e048:	f000 808e 	beq.w	800e168 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800e04c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e050:	2b00      	cmp	r3, #0
 800e052:	f000 8089 	beq.w	800e168 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	330c      	adds	r3, #12
 800e05c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e05e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e060:	e853 3f00 	ldrex	r3, [r3]
 800e064:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e068:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e06c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	330c      	adds	r3, #12
 800e076:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800e07a:	647a      	str	r2, [r7, #68]	@ 0x44
 800e07c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e07e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e080:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e082:	e841 2300 	strex	r3, r2, [r1]
 800e086:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d1e3      	bne.n	800e056 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	3314      	adds	r3, #20
 800e094:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e098:	e853 3f00 	ldrex	r3, [r3]
 800e09c:	623b      	str	r3, [r7, #32]
   return(result);
 800e09e:	6a3b      	ldr	r3, [r7, #32]
 800e0a0:	f023 0301 	bic.w	r3, r3, #1
 800e0a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	3314      	adds	r3, #20
 800e0ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e0b2:	633a      	str	r2, [r7, #48]	@ 0x30
 800e0b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e0b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0ba:	e841 2300 	strex	r3, r2, [r1]
 800e0be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1e3      	bne.n	800e08e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2220      	movs	r2, #32
 800e0ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	330c      	adds	r3, #12
 800e0da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	e853 3f00 	ldrex	r3, [r3]
 800e0e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	f023 0310 	bic.w	r3, r3, #16
 800e0ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	330c      	adds	r3, #12
 800e0f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800e0f8:	61fa      	str	r2, [r7, #28]
 800e0fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fc:	69b9      	ldr	r1, [r7, #24]
 800e0fe:	69fa      	ldr	r2, [r7, #28]
 800e100:	e841 2300 	strex	r3, r2, [r1]
 800e104:	617b      	str	r3, [r7, #20]
   return(result);
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d1e3      	bne.n	800e0d4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2202      	movs	r2, #2
 800e110:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e112:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e116:	4619      	mov	r1, r3
 800e118:	6878      	ldr	r0, [r7, #4]
 800e11a:	f000 f847 	bl	800e1ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e11e:	e023      	b.n	800e168 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d009      	beq.n	800e140 <HAL_UART_IRQHandler+0x524>
 800e12c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e134:	2b00      	cmp	r3, #0
 800e136:	d003      	beq.n	800e140 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f000 f910 	bl	800e35e <UART_Transmit_IT>
    return;
 800e13e:	e014      	b.n	800e16a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d00e      	beq.n	800e16a <HAL_UART_IRQHandler+0x54e>
 800e14c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e154:	2b00      	cmp	r3, #0
 800e156:	d008      	beq.n	800e16a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f000 f950 	bl	800e3fe <UART_EndTransmit_IT>
    return;
 800e15e:	e004      	b.n	800e16a <HAL_UART_IRQHandler+0x54e>
    return;
 800e160:	bf00      	nop
 800e162:	e002      	b.n	800e16a <HAL_UART_IRQHandler+0x54e>
      return;
 800e164:	bf00      	nop
 800e166:	e000      	b.n	800e16a <HAL_UART_IRQHandler+0x54e>
      return;
 800e168:	bf00      	nop
  }
}
 800e16a:	37e8      	adds	r7, #232	@ 0xe8
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}

0800e170 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e170:	b480      	push	{r7}
 800e172:	b083      	sub	sp, #12
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e178:	bf00      	nop
 800e17a:	370c      	adds	r7, #12
 800e17c:	46bd      	mov	sp, r7
 800e17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e182:	4770      	bx	lr

0800e184 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e184:	b480      	push	{r7}
 800e186:	b083      	sub	sp, #12
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800e18c:	bf00      	nop
 800e18e:	370c      	adds	r7, #12
 800e190:	46bd      	mov	sp, r7
 800e192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e196:	4770      	bx	lr

0800e198 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e198:	b480      	push	{r7}
 800e19a:	b083      	sub	sp, #12
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e1a0:	bf00      	nop
 800e1a2:	370c      	adds	r7, #12
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr

0800e1ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b083      	sub	sp, #12
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	460b      	mov	r3, r1
 800e1b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e1b8:	bf00      	nop
 800e1ba:	370c      	adds	r7, #12
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c2:	4770      	bx	lr

0800e1c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b086      	sub	sp, #24
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	60f8      	str	r0, [r7, #12]
 800e1cc:	60b9      	str	r1, [r7, #8]
 800e1ce:	603b      	str	r3, [r7, #0]
 800e1d0:	4613      	mov	r3, r2
 800e1d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e1d4:	e03b      	b.n	800e24e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e1d6:	6a3b      	ldr	r3, [r7, #32]
 800e1d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e1dc:	d037      	beq.n	800e24e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e1de:	f7fa fd2f 	bl	8008c40 <HAL_GetTick>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	1ad3      	subs	r3, r2, r3
 800e1e8:	6a3a      	ldr	r2, [r7, #32]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d302      	bcc.n	800e1f4 <UART_WaitOnFlagUntilTimeout+0x30>
 800e1ee:	6a3b      	ldr	r3, [r7, #32]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d101      	bne.n	800e1f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e1f4:	2303      	movs	r3, #3
 800e1f6:	e03a      	b.n	800e26e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	68db      	ldr	r3, [r3, #12]
 800e1fe:	f003 0304 	and.w	r3, r3, #4
 800e202:	2b00      	cmp	r3, #0
 800e204:	d023      	beq.n	800e24e <UART_WaitOnFlagUntilTimeout+0x8a>
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	2b80      	cmp	r3, #128	@ 0x80
 800e20a:	d020      	beq.n	800e24e <UART_WaitOnFlagUntilTimeout+0x8a>
 800e20c:	68bb      	ldr	r3, [r7, #8]
 800e20e:	2b40      	cmp	r3, #64	@ 0x40
 800e210:	d01d      	beq.n	800e24e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f003 0308 	and.w	r3, r3, #8
 800e21c:	2b08      	cmp	r3, #8
 800e21e:	d116      	bne.n	800e24e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800e220:	2300      	movs	r3, #0
 800e222:	617b      	str	r3, [r7, #20]
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	617b      	str	r3, [r7, #20]
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	685b      	ldr	r3, [r3, #4]
 800e232:	617b      	str	r3, [r7, #20]
 800e234:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e236:	68f8      	ldr	r0, [r7, #12]
 800e238:	f000 f81d 	bl	800e276 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	2208      	movs	r2, #8
 800e240:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2200      	movs	r2, #0
 800e246:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800e24a:	2301      	movs	r3, #1
 800e24c:	e00f      	b.n	800e26e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	681a      	ldr	r2, [r3, #0]
 800e254:	68bb      	ldr	r3, [r7, #8]
 800e256:	4013      	ands	r3, r2
 800e258:	68ba      	ldr	r2, [r7, #8]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	bf0c      	ite	eq
 800e25e:	2301      	moveq	r3, #1
 800e260:	2300      	movne	r3, #0
 800e262:	b2db      	uxtb	r3, r3
 800e264:	461a      	mov	r2, r3
 800e266:	79fb      	ldrb	r3, [r7, #7]
 800e268:	429a      	cmp	r2, r3
 800e26a:	d0b4      	beq.n	800e1d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e26c:	2300      	movs	r3, #0
}
 800e26e:	4618      	mov	r0, r3
 800e270:	3718      	adds	r7, #24
 800e272:	46bd      	mov	sp, r7
 800e274:	bd80      	pop	{r7, pc}

0800e276 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e276:	b480      	push	{r7}
 800e278:	b095      	sub	sp, #84	@ 0x54
 800e27a:	af00      	add	r7, sp, #0
 800e27c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	330c      	adds	r3, #12
 800e284:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e288:	e853 3f00 	ldrex	r3, [r3]
 800e28c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e290:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e294:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	330c      	adds	r3, #12
 800e29c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e29e:	643a      	str	r2, [r7, #64]	@ 0x40
 800e2a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e2a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e2a6:	e841 2300 	strex	r3, r2, [r1]
 800e2aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d1e5      	bne.n	800e27e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	3314      	adds	r3, #20
 800e2b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ba:	6a3b      	ldr	r3, [r7, #32]
 800e2bc:	e853 3f00 	ldrex	r3, [r3]
 800e2c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800e2c2:	69fb      	ldr	r3, [r7, #28]
 800e2c4:	f023 0301 	bic.w	r3, r3, #1
 800e2c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	3314      	adds	r3, #20
 800e2d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e2d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e2d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e2d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2da:	e841 2300 	strex	r3, r2, [r1]
 800e2de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d1e5      	bne.n	800e2b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2ea:	2b01      	cmp	r3, #1
 800e2ec:	d119      	bne.n	800e322 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	330c      	adds	r3, #12
 800e2f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	e853 3f00 	ldrex	r3, [r3]
 800e2fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800e2fe:	68bb      	ldr	r3, [r7, #8]
 800e300:	f023 0310 	bic.w	r3, r3, #16
 800e304:	647b      	str	r3, [r7, #68]	@ 0x44
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	330c      	adds	r3, #12
 800e30c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e30e:	61ba      	str	r2, [r7, #24]
 800e310:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e312:	6979      	ldr	r1, [r7, #20]
 800e314:	69ba      	ldr	r2, [r7, #24]
 800e316:	e841 2300 	strex	r3, r2, [r1]
 800e31a:	613b      	str	r3, [r7, #16]
   return(result);
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d1e5      	bne.n	800e2ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2220      	movs	r2, #32
 800e326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2200      	movs	r2, #0
 800e32e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e330:	bf00      	nop
 800e332:	3754      	adds	r7, #84	@ 0x54
 800e334:	46bd      	mov	sp, r7
 800e336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33a:	4770      	bx	lr

0800e33c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b084      	sub	sp, #16
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e348:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	2200      	movs	r2, #0
 800e34e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e350:	68f8      	ldr	r0, [r7, #12]
 800e352:	f7ff ff21 	bl	800e198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e356:	bf00      	nop
 800e358:	3710      	adds	r7, #16
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}

0800e35e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e35e:	b480      	push	{r7}
 800e360:	b085      	sub	sp, #20
 800e362:	af00      	add	r7, sp, #0
 800e364:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e36c:	b2db      	uxtb	r3, r3
 800e36e:	2b21      	cmp	r3, #33	@ 0x21
 800e370:	d13e      	bne.n	800e3f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	689b      	ldr	r3, [r3, #8]
 800e376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e37a:	d114      	bne.n	800e3a6 <UART_Transmit_IT+0x48>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	691b      	ldr	r3, [r3, #16]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d110      	bne.n	800e3a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6a1b      	ldr	r3, [r3, #32]
 800e388:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	881b      	ldrh	r3, [r3, #0]
 800e38e:	461a      	mov	r2, r3
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e398:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6a1b      	ldr	r3, [r3, #32]
 800e39e:	1c9a      	adds	r2, r3, #2
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	621a      	str	r2, [r3, #32]
 800e3a4:	e008      	b.n	800e3b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	6a1b      	ldr	r3, [r3, #32]
 800e3aa:	1c59      	adds	r1, r3, #1
 800e3ac:	687a      	ldr	r2, [r7, #4]
 800e3ae:	6211      	str	r1, [r2, #32]
 800e3b0:	781a      	ldrb	r2, [r3, #0]
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e3bc:	b29b      	uxth	r3, r3
 800e3be:	3b01      	subs	r3, #1
 800e3c0:	b29b      	uxth	r3, r3
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	4619      	mov	r1, r3
 800e3c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d10f      	bne.n	800e3ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	68da      	ldr	r2, [r3, #12]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e3da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	68da      	ldr	r2, [r3, #12]
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e3ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	e000      	b.n	800e3f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e3f0:	2302      	movs	r3, #2
  }
}
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	3714      	adds	r7, #20
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fc:	4770      	bx	lr

0800e3fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e3fe:	b580      	push	{r7, lr}
 800e400:	b082      	sub	sp, #8
 800e402:	af00      	add	r7, sp, #0
 800e404:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	68da      	ldr	r2, [r3, #12]
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e414:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	2220      	movs	r2, #32
 800e41a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e41e:	6878      	ldr	r0, [r7, #4]
 800e420:	f7ff fea6 	bl	800e170 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e424:	2300      	movs	r3, #0
}
 800e426:	4618      	mov	r0, r3
 800e428:	3708      	adds	r7, #8
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bd80      	pop	{r7, pc}

0800e42e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e42e:	b580      	push	{r7, lr}
 800e430:	b08c      	sub	sp, #48	@ 0x30
 800e432:	af00      	add	r7, sp, #0
 800e434:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800e436:	2300      	movs	r3, #0
 800e438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800e43a:	2300      	movs	r3, #0
 800e43c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e444:	b2db      	uxtb	r3, r3
 800e446:	2b22      	cmp	r3, #34	@ 0x22
 800e448:	f040 80aa 	bne.w	800e5a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	689b      	ldr	r3, [r3, #8]
 800e450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e454:	d115      	bne.n	800e482 <UART_Receive_IT+0x54>
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	691b      	ldr	r3, [r3, #16]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d111      	bne.n	800e482 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e462:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	685b      	ldr	r3, [r3, #4]
 800e46a:	b29b      	uxth	r3, r3
 800e46c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e470:	b29a      	uxth	r2, r3
 800e472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e474:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e47a:	1c9a      	adds	r2, r3, #2
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	629a      	str	r2, [r3, #40]	@ 0x28
 800e480:	e024      	b.n	800e4cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e486:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	689b      	ldr	r3, [r3, #8]
 800e48c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e490:	d007      	beq.n	800e4a2 <UART_Receive_IT+0x74>
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	689b      	ldr	r3, [r3, #8]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d10a      	bne.n	800e4b0 <UART_Receive_IT+0x82>
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	691b      	ldr	r3, [r3, #16]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d106      	bne.n	800e4b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	685b      	ldr	r3, [r3, #4]
 800e4a8:	b2da      	uxtb	r2, r3
 800e4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4ac:	701a      	strb	r2, [r3, #0]
 800e4ae:	e008      	b.n	800e4c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	685b      	ldr	r3, [r3, #4]
 800e4b6:	b2db      	uxtb	r3, r3
 800e4b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e4bc:	b2da      	uxtb	r2, r3
 800e4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4c6:	1c5a      	adds	r2, r3, #1
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e4d0:	b29b      	uxth	r3, r3
 800e4d2:	3b01      	subs	r3, #1
 800e4d4:	b29b      	uxth	r3, r3
 800e4d6:	687a      	ldr	r2, [r7, #4]
 800e4d8:	4619      	mov	r1, r3
 800e4da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d15d      	bne.n	800e59c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	68da      	ldr	r2, [r3, #12]
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	f022 0220 	bic.w	r2, r2, #32
 800e4ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	68da      	ldr	r2, [r3, #12]
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e4fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	695a      	ldr	r2, [r3, #20]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	f022 0201 	bic.w	r2, r2, #1
 800e50e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2220      	movs	r2, #32
 800e514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2200      	movs	r2, #0
 800e51c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e522:	2b01      	cmp	r3, #1
 800e524:	d135      	bne.n	800e592 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2200      	movs	r2, #0
 800e52a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	330c      	adds	r3, #12
 800e532:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e534:	697b      	ldr	r3, [r7, #20]
 800e536:	e853 3f00 	ldrex	r3, [r3]
 800e53a:	613b      	str	r3, [r7, #16]
   return(result);
 800e53c:	693b      	ldr	r3, [r7, #16]
 800e53e:	f023 0310 	bic.w	r3, r3, #16
 800e542:	627b      	str	r3, [r7, #36]	@ 0x24
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	330c      	adds	r3, #12
 800e54a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e54c:	623a      	str	r2, [r7, #32]
 800e54e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e550:	69f9      	ldr	r1, [r7, #28]
 800e552:	6a3a      	ldr	r2, [r7, #32]
 800e554:	e841 2300 	strex	r3, r2, [r1]
 800e558:	61bb      	str	r3, [r7, #24]
   return(result);
 800e55a:	69bb      	ldr	r3, [r7, #24]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d1e5      	bne.n	800e52c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	f003 0310 	and.w	r3, r3, #16
 800e56a:	2b10      	cmp	r3, #16
 800e56c:	d10a      	bne.n	800e584 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e56e:	2300      	movs	r3, #0
 800e570:	60fb      	str	r3, [r7, #12]
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	60fb      	str	r3, [r7, #12]
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	685b      	ldr	r3, [r3, #4]
 800e580:	60fb      	str	r3, [r7, #12]
 800e582:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e588:	4619      	mov	r1, r3
 800e58a:	6878      	ldr	r0, [r7, #4]
 800e58c:	f7ff fe0e 	bl	800e1ac <HAL_UARTEx_RxEventCallback>
 800e590:	e002      	b.n	800e598 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f7ff fdf6 	bl	800e184 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e598:	2300      	movs	r3, #0
 800e59a:	e002      	b.n	800e5a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800e59c:	2300      	movs	r3, #0
 800e59e:	e000      	b.n	800e5a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800e5a0:	2302      	movs	r3, #2
  }
}
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	3730      	adds	r7, #48	@ 0x30
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	bd80      	pop	{r7, pc}
	...

0800e5ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e5ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e5b0:	b0c0      	sub	sp, #256	@ 0x100
 800e5b2:	af00      	add	r7, sp, #0
 800e5b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e5b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	691b      	ldr	r3, [r3, #16]
 800e5c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800e5c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5c8:	68d9      	ldr	r1, [r3, #12]
 800e5ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5ce:	681a      	ldr	r2, [r3, #0]
 800e5d0:	ea40 0301 	orr.w	r3, r0, r1
 800e5d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e5d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5da:	689a      	ldr	r2, [r3, #8]
 800e5dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5e0:	691b      	ldr	r3, [r3, #16]
 800e5e2:	431a      	orrs	r2, r3
 800e5e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5e8:	695b      	ldr	r3, [r3, #20]
 800e5ea:	431a      	orrs	r2, r3
 800e5ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5f0:	69db      	ldr	r3, [r3, #28]
 800e5f2:	4313      	orrs	r3, r2
 800e5f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e5f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	68db      	ldr	r3, [r3, #12]
 800e600:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800e604:	f021 010c 	bic.w	r1, r1, #12
 800e608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e60c:	681a      	ldr	r2, [r3, #0]
 800e60e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e612:	430b      	orrs	r3, r1
 800e614:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	695b      	ldr	r3, [r3, #20]
 800e61e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800e622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e626:	6999      	ldr	r1, [r3, #24]
 800e628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e62c:	681a      	ldr	r2, [r3, #0]
 800e62e:	ea40 0301 	orr.w	r3, r0, r1
 800e632:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e638:	681a      	ldr	r2, [r3, #0]
 800e63a:	4b8f      	ldr	r3, [pc, #572]	@ (800e878 <UART_SetConfig+0x2cc>)
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d005      	beq.n	800e64c <UART_SetConfig+0xa0>
 800e640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e644:	681a      	ldr	r2, [r3, #0]
 800e646:	4b8d      	ldr	r3, [pc, #564]	@ (800e87c <UART_SetConfig+0x2d0>)
 800e648:	429a      	cmp	r2, r3
 800e64a:	d104      	bne.n	800e656 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e64c:	f7fe fc5e 	bl	800cf0c <HAL_RCC_GetPCLK2Freq>
 800e650:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800e654:	e003      	b.n	800e65e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e656:	f7fe fc45 	bl	800cee4 <HAL_RCC_GetPCLK1Freq>
 800e65a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e65e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e662:	69db      	ldr	r3, [r3, #28]
 800e664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e668:	f040 810c 	bne.w	800e884 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e66c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e670:	2200      	movs	r2, #0
 800e672:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e676:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800e67a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800e67e:	4622      	mov	r2, r4
 800e680:	462b      	mov	r3, r5
 800e682:	1891      	adds	r1, r2, r2
 800e684:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e686:	415b      	adcs	r3, r3
 800e688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e68a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800e68e:	4621      	mov	r1, r4
 800e690:	eb12 0801 	adds.w	r8, r2, r1
 800e694:	4629      	mov	r1, r5
 800e696:	eb43 0901 	adc.w	r9, r3, r1
 800e69a:	f04f 0200 	mov.w	r2, #0
 800e69e:	f04f 0300 	mov.w	r3, #0
 800e6a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e6a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e6aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e6ae:	4690      	mov	r8, r2
 800e6b0:	4699      	mov	r9, r3
 800e6b2:	4623      	mov	r3, r4
 800e6b4:	eb18 0303 	adds.w	r3, r8, r3
 800e6b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e6bc:	462b      	mov	r3, r5
 800e6be:	eb49 0303 	adc.w	r3, r9, r3
 800e6c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e6c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6ca:	685b      	ldr	r3, [r3, #4]
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e6d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800e6d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e6da:	460b      	mov	r3, r1
 800e6dc:	18db      	adds	r3, r3, r3
 800e6de:	653b      	str	r3, [r7, #80]	@ 0x50
 800e6e0:	4613      	mov	r3, r2
 800e6e2:	eb42 0303 	adc.w	r3, r2, r3
 800e6e6:	657b      	str	r3, [r7, #84]	@ 0x54
 800e6e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e6ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800e6f0:	f7f1 fdc6 	bl	8000280 <__aeabi_uldivmod>
 800e6f4:	4602      	mov	r2, r0
 800e6f6:	460b      	mov	r3, r1
 800e6f8:	4b61      	ldr	r3, [pc, #388]	@ (800e880 <UART_SetConfig+0x2d4>)
 800e6fa:	fba3 2302 	umull	r2, r3, r3, r2
 800e6fe:	095b      	lsrs	r3, r3, #5
 800e700:	011c      	lsls	r4, r3, #4
 800e702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e706:	2200      	movs	r2, #0
 800e708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e70c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800e710:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800e714:	4642      	mov	r2, r8
 800e716:	464b      	mov	r3, r9
 800e718:	1891      	adds	r1, r2, r2
 800e71a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800e71c:	415b      	adcs	r3, r3
 800e71e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e720:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e724:	4641      	mov	r1, r8
 800e726:	eb12 0a01 	adds.w	sl, r2, r1
 800e72a:	4649      	mov	r1, r9
 800e72c:	eb43 0b01 	adc.w	fp, r3, r1
 800e730:	f04f 0200 	mov.w	r2, #0
 800e734:	f04f 0300 	mov.w	r3, #0
 800e738:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e73c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e740:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e744:	4692      	mov	sl, r2
 800e746:	469b      	mov	fp, r3
 800e748:	4643      	mov	r3, r8
 800e74a:	eb1a 0303 	adds.w	r3, sl, r3
 800e74e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e752:	464b      	mov	r3, r9
 800e754:	eb4b 0303 	adc.w	r3, fp, r3
 800e758:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e75c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e760:	685b      	ldr	r3, [r3, #4]
 800e762:	2200      	movs	r2, #0
 800e764:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e768:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800e76c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e770:	460b      	mov	r3, r1
 800e772:	18db      	adds	r3, r3, r3
 800e774:	643b      	str	r3, [r7, #64]	@ 0x40
 800e776:	4613      	mov	r3, r2
 800e778:	eb42 0303 	adc.w	r3, r2, r3
 800e77c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e77e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800e782:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800e786:	f7f1 fd7b 	bl	8000280 <__aeabi_uldivmod>
 800e78a:	4602      	mov	r2, r0
 800e78c:	460b      	mov	r3, r1
 800e78e:	4611      	mov	r1, r2
 800e790:	4b3b      	ldr	r3, [pc, #236]	@ (800e880 <UART_SetConfig+0x2d4>)
 800e792:	fba3 2301 	umull	r2, r3, r3, r1
 800e796:	095b      	lsrs	r3, r3, #5
 800e798:	2264      	movs	r2, #100	@ 0x64
 800e79a:	fb02 f303 	mul.w	r3, r2, r3
 800e79e:	1acb      	subs	r3, r1, r3
 800e7a0:	00db      	lsls	r3, r3, #3
 800e7a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800e7a6:	4b36      	ldr	r3, [pc, #216]	@ (800e880 <UART_SetConfig+0x2d4>)
 800e7a8:	fba3 2302 	umull	r2, r3, r3, r2
 800e7ac:	095b      	lsrs	r3, r3, #5
 800e7ae:	005b      	lsls	r3, r3, #1
 800e7b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800e7b4:	441c      	add	r4, r3
 800e7b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e7c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800e7c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800e7c8:	4642      	mov	r2, r8
 800e7ca:	464b      	mov	r3, r9
 800e7cc:	1891      	adds	r1, r2, r2
 800e7ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e7d0:	415b      	adcs	r3, r3
 800e7d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e7d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800e7d8:	4641      	mov	r1, r8
 800e7da:	1851      	adds	r1, r2, r1
 800e7dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800e7de:	4649      	mov	r1, r9
 800e7e0:	414b      	adcs	r3, r1
 800e7e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7e4:	f04f 0200 	mov.w	r2, #0
 800e7e8:	f04f 0300 	mov.w	r3, #0
 800e7ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800e7f0:	4659      	mov	r1, fp
 800e7f2:	00cb      	lsls	r3, r1, #3
 800e7f4:	4651      	mov	r1, sl
 800e7f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e7fa:	4651      	mov	r1, sl
 800e7fc:	00ca      	lsls	r2, r1, #3
 800e7fe:	4610      	mov	r0, r2
 800e800:	4619      	mov	r1, r3
 800e802:	4603      	mov	r3, r0
 800e804:	4642      	mov	r2, r8
 800e806:	189b      	adds	r3, r3, r2
 800e808:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e80c:	464b      	mov	r3, r9
 800e80e:	460a      	mov	r2, r1
 800e810:	eb42 0303 	adc.w	r3, r2, r3
 800e814:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	2200      	movs	r2, #0
 800e820:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e824:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e828:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e82c:	460b      	mov	r3, r1
 800e82e:	18db      	adds	r3, r3, r3
 800e830:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e832:	4613      	mov	r3, r2
 800e834:	eb42 0303 	adc.w	r3, r2, r3
 800e838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e83a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e83e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800e842:	f7f1 fd1d 	bl	8000280 <__aeabi_uldivmod>
 800e846:	4602      	mov	r2, r0
 800e848:	460b      	mov	r3, r1
 800e84a:	4b0d      	ldr	r3, [pc, #52]	@ (800e880 <UART_SetConfig+0x2d4>)
 800e84c:	fba3 1302 	umull	r1, r3, r3, r2
 800e850:	095b      	lsrs	r3, r3, #5
 800e852:	2164      	movs	r1, #100	@ 0x64
 800e854:	fb01 f303 	mul.w	r3, r1, r3
 800e858:	1ad3      	subs	r3, r2, r3
 800e85a:	00db      	lsls	r3, r3, #3
 800e85c:	3332      	adds	r3, #50	@ 0x32
 800e85e:	4a08      	ldr	r2, [pc, #32]	@ (800e880 <UART_SetConfig+0x2d4>)
 800e860:	fba2 2303 	umull	r2, r3, r2, r3
 800e864:	095b      	lsrs	r3, r3, #5
 800e866:	f003 0207 	and.w	r2, r3, #7
 800e86a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4422      	add	r2, r4
 800e872:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e874:	e106      	b.n	800ea84 <UART_SetConfig+0x4d8>
 800e876:	bf00      	nop
 800e878:	40011000 	.word	0x40011000
 800e87c:	40011400 	.word	0x40011400
 800e880:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e884:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e888:	2200      	movs	r2, #0
 800e88a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e88e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e892:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800e896:	4642      	mov	r2, r8
 800e898:	464b      	mov	r3, r9
 800e89a:	1891      	adds	r1, r2, r2
 800e89c:	6239      	str	r1, [r7, #32]
 800e89e:	415b      	adcs	r3, r3
 800e8a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800e8a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e8a6:	4641      	mov	r1, r8
 800e8a8:	1854      	adds	r4, r2, r1
 800e8aa:	4649      	mov	r1, r9
 800e8ac:	eb43 0501 	adc.w	r5, r3, r1
 800e8b0:	f04f 0200 	mov.w	r2, #0
 800e8b4:	f04f 0300 	mov.w	r3, #0
 800e8b8:	00eb      	lsls	r3, r5, #3
 800e8ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e8be:	00e2      	lsls	r2, r4, #3
 800e8c0:	4614      	mov	r4, r2
 800e8c2:	461d      	mov	r5, r3
 800e8c4:	4643      	mov	r3, r8
 800e8c6:	18e3      	adds	r3, r4, r3
 800e8c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e8cc:	464b      	mov	r3, r9
 800e8ce:	eb45 0303 	adc.w	r3, r5, r3
 800e8d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e8d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e8da:	685b      	ldr	r3, [r3, #4]
 800e8dc:	2200      	movs	r2, #0
 800e8de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e8e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e8e6:	f04f 0200 	mov.w	r2, #0
 800e8ea:	f04f 0300 	mov.w	r3, #0
 800e8ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e8f2:	4629      	mov	r1, r5
 800e8f4:	008b      	lsls	r3, r1, #2
 800e8f6:	4621      	mov	r1, r4
 800e8f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e8fc:	4621      	mov	r1, r4
 800e8fe:	008a      	lsls	r2, r1, #2
 800e900:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e904:	f7f1 fcbc 	bl	8000280 <__aeabi_uldivmod>
 800e908:	4602      	mov	r2, r0
 800e90a:	460b      	mov	r3, r1
 800e90c:	4b60      	ldr	r3, [pc, #384]	@ (800ea90 <UART_SetConfig+0x4e4>)
 800e90e:	fba3 2302 	umull	r2, r3, r3, r2
 800e912:	095b      	lsrs	r3, r3, #5
 800e914:	011c      	lsls	r4, r3, #4
 800e916:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e91a:	2200      	movs	r2, #0
 800e91c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e920:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e924:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800e928:	4642      	mov	r2, r8
 800e92a:	464b      	mov	r3, r9
 800e92c:	1891      	adds	r1, r2, r2
 800e92e:	61b9      	str	r1, [r7, #24]
 800e930:	415b      	adcs	r3, r3
 800e932:	61fb      	str	r3, [r7, #28]
 800e934:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e938:	4641      	mov	r1, r8
 800e93a:	1851      	adds	r1, r2, r1
 800e93c:	6139      	str	r1, [r7, #16]
 800e93e:	4649      	mov	r1, r9
 800e940:	414b      	adcs	r3, r1
 800e942:	617b      	str	r3, [r7, #20]
 800e944:	f04f 0200 	mov.w	r2, #0
 800e948:	f04f 0300 	mov.w	r3, #0
 800e94c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e950:	4659      	mov	r1, fp
 800e952:	00cb      	lsls	r3, r1, #3
 800e954:	4651      	mov	r1, sl
 800e956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e95a:	4651      	mov	r1, sl
 800e95c:	00ca      	lsls	r2, r1, #3
 800e95e:	4610      	mov	r0, r2
 800e960:	4619      	mov	r1, r3
 800e962:	4603      	mov	r3, r0
 800e964:	4642      	mov	r2, r8
 800e966:	189b      	adds	r3, r3, r2
 800e968:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e96c:	464b      	mov	r3, r9
 800e96e:	460a      	mov	r2, r1
 800e970:	eb42 0303 	adc.w	r3, r2, r3
 800e974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e97c:	685b      	ldr	r3, [r3, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e982:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800e984:	f04f 0200 	mov.w	r2, #0
 800e988:	f04f 0300 	mov.w	r3, #0
 800e98c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800e990:	4649      	mov	r1, r9
 800e992:	008b      	lsls	r3, r1, #2
 800e994:	4641      	mov	r1, r8
 800e996:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e99a:	4641      	mov	r1, r8
 800e99c:	008a      	lsls	r2, r1, #2
 800e99e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800e9a2:	f7f1 fc6d 	bl	8000280 <__aeabi_uldivmod>
 800e9a6:	4602      	mov	r2, r0
 800e9a8:	460b      	mov	r3, r1
 800e9aa:	4611      	mov	r1, r2
 800e9ac:	4b38      	ldr	r3, [pc, #224]	@ (800ea90 <UART_SetConfig+0x4e4>)
 800e9ae:	fba3 2301 	umull	r2, r3, r3, r1
 800e9b2:	095b      	lsrs	r3, r3, #5
 800e9b4:	2264      	movs	r2, #100	@ 0x64
 800e9b6:	fb02 f303 	mul.w	r3, r2, r3
 800e9ba:	1acb      	subs	r3, r1, r3
 800e9bc:	011b      	lsls	r3, r3, #4
 800e9be:	3332      	adds	r3, #50	@ 0x32
 800e9c0:	4a33      	ldr	r2, [pc, #204]	@ (800ea90 <UART_SetConfig+0x4e4>)
 800e9c2:	fba2 2303 	umull	r2, r3, r2, r3
 800e9c6:	095b      	lsrs	r3, r3, #5
 800e9c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e9cc:	441c      	add	r4, r3
 800e9ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800e9d6:	677a      	str	r2, [r7, #116]	@ 0x74
 800e9d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800e9dc:	4642      	mov	r2, r8
 800e9de:	464b      	mov	r3, r9
 800e9e0:	1891      	adds	r1, r2, r2
 800e9e2:	60b9      	str	r1, [r7, #8]
 800e9e4:	415b      	adcs	r3, r3
 800e9e6:	60fb      	str	r3, [r7, #12]
 800e9e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e9ec:	4641      	mov	r1, r8
 800e9ee:	1851      	adds	r1, r2, r1
 800e9f0:	6039      	str	r1, [r7, #0]
 800e9f2:	4649      	mov	r1, r9
 800e9f4:	414b      	adcs	r3, r1
 800e9f6:	607b      	str	r3, [r7, #4]
 800e9f8:	f04f 0200 	mov.w	r2, #0
 800e9fc:	f04f 0300 	mov.w	r3, #0
 800ea00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ea04:	4659      	mov	r1, fp
 800ea06:	00cb      	lsls	r3, r1, #3
 800ea08:	4651      	mov	r1, sl
 800ea0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ea0e:	4651      	mov	r1, sl
 800ea10:	00ca      	lsls	r2, r1, #3
 800ea12:	4610      	mov	r0, r2
 800ea14:	4619      	mov	r1, r3
 800ea16:	4603      	mov	r3, r0
 800ea18:	4642      	mov	r2, r8
 800ea1a:	189b      	adds	r3, r3, r2
 800ea1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ea1e:	464b      	mov	r3, r9
 800ea20:	460a      	mov	r2, r1
 800ea22:	eb42 0303 	adc.w	r3, r2, r3
 800ea26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ea28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea2c:	685b      	ldr	r3, [r3, #4]
 800ea2e:	2200      	movs	r2, #0
 800ea30:	663b      	str	r3, [r7, #96]	@ 0x60
 800ea32:	667a      	str	r2, [r7, #100]	@ 0x64
 800ea34:	f04f 0200 	mov.w	r2, #0
 800ea38:	f04f 0300 	mov.w	r3, #0
 800ea3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ea40:	4649      	mov	r1, r9
 800ea42:	008b      	lsls	r3, r1, #2
 800ea44:	4641      	mov	r1, r8
 800ea46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ea4a:	4641      	mov	r1, r8
 800ea4c:	008a      	lsls	r2, r1, #2
 800ea4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ea52:	f7f1 fc15 	bl	8000280 <__aeabi_uldivmod>
 800ea56:	4602      	mov	r2, r0
 800ea58:	460b      	mov	r3, r1
 800ea5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ea90 <UART_SetConfig+0x4e4>)
 800ea5c:	fba3 1302 	umull	r1, r3, r3, r2
 800ea60:	095b      	lsrs	r3, r3, #5
 800ea62:	2164      	movs	r1, #100	@ 0x64
 800ea64:	fb01 f303 	mul.w	r3, r1, r3
 800ea68:	1ad3      	subs	r3, r2, r3
 800ea6a:	011b      	lsls	r3, r3, #4
 800ea6c:	3332      	adds	r3, #50	@ 0x32
 800ea6e:	4a08      	ldr	r2, [pc, #32]	@ (800ea90 <UART_SetConfig+0x4e4>)
 800ea70:	fba2 2303 	umull	r2, r3, r2, r3
 800ea74:	095b      	lsrs	r3, r3, #5
 800ea76:	f003 020f 	and.w	r2, r3, #15
 800ea7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	4422      	add	r2, r4
 800ea82:	609a      	str	r2, [r3, #8]
}
 800ea84:	bf00      	nop
 800ea86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ea90:	51eb851f 	.word	0x51eb851f

0800ea94 <calloc>:
 800ea94:	4b02      	ldr	r3, [pc, #8]	@ (800eaa0 <calloc+0xc>)
 800ea96:	460a      	mov	r2, r1
 800ea98:	4601      	mov	r1, r0
 800ea9a:	6818      	ldr	r0, [r3, #0]
 800ea9c:	f000 b802 	b.w	800eaa4 <_calloc_r>
 800eaa0:	2000056c 	.word	0x2000056c

0800eaa4 <_calloc_r>:
 800eaa4:	b570      	push	{r4, r5, r6, lr}
 800eaa6:	fba1 5402 	umull	r5, r4, r1, r2
 800eaaa:	b93c      	cbnz	r4, 800eabc <_calloc_r+0x18>
 800eaac:	4629      	mov	r1, r5
 800eaae:	f000 f837 	bl	800eb20 <_malloc_r>
 800eab2:	4606      	mov	r6, r0
 800eab4:	b928      	cbnz	r0, 800eac2 <_calloc_r+0x1e>
 800eab6:	2600      	movs	r6, #0
 800eab8:	4630      	mov	r0, r6
 800eaba:	bd70      	pop	{r4, r5, r6, pc}
 800eabc:	220c      	movs	r2, #12
 800eabe:	6002      	str	r2, [r0, #0]
 800eac0:	e7f9      	b.n	800eab6 <_calloc_r+0x12>
 800eac2:	462a      	mov	r2, r5
 800eac4:	4621      	mov	r1, r4
 800eac6:	f000 fa01 	bl	800eecc <memset>
 800eaca:	e7f5      	b.n	800eab8 <_calloc_r+0x14>

0800eacc <free>:
 800eacc:	4b02      	ldr	r3, [pc, #8]	@ (800ead8 <free+0xc>)
 800eace:	4601      	mov	r1, r0
 800ead0:	6818      	ldr	r0, [r3, #0]
 800ead2:	f000 ba4f 	b.w	800ef74 <_free_r>
 800ead6:	bf00      	nop
 800ead8:	2000056c 	.word	0x2000056c

0800eadc <sbrk_aligned>:
 800eadc:	b570      	push	{r4, r5, r6, lr}
 800eade:	4e0f      	ldr	r6, [pc, #60]	@ (800eb1c <sbrk_aligned+0x40>)
 800eae0:	460c      	mov	r4, r1
 800eae2:	6831      	ldr	r1, [r6, #0]
 800eae4:	4605      	mov	r5, r0
 800eae6:	b911      	cbnz	r1, 800eaee <sbrk_aligned+0x12>
 800eae8:	f000 f9f8 	bl	800eedc <_sbrk_r>
 800eaec:	6030      	str	r0, [r6, #0]
 800eaee:	4621      	mov	r1, r4
 800eaf0:	4628      	mov	r0, r5
 800eaf2:	f000 f9f3 	bl	800eedc <_sbrk_r>
 800eaf6:	1c43      	adds	r3, r0, #1
 800eaf8:	d103      	bne.n	800eb02 <sbrk_aligned+0x26>
 800eafa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800eafe:	4620      	mov	r0, r4
 800eb00:	bd70      	pop	{r4, r5, r6, pc}
 800eb02:	1cc4      	adds	r4, r0, #3
 800eb04:	f024 0403 	bic.w	r4, r4, #3
 800eb08:	42a0      	cmp	r0, r4
 800eb0a:	d0f8      	beq.n	800eafe <sbrk_aligned+0x22>
 800eb0c:	1a21      	subs	r1, r4, r0
 800eb0e:	4628      	mov	r0, r5
 800eb10:	f000 f9e4 	bl	800eedc <_sbrk_r>
 800eb14:	3001      	adds	r0, #1
 800eb16:	d1f2      	bne.n	800eafe <sbrk_aligned+0x22>
 800eb18:	e7ef      	b.n	800eafa <sbrk_aligned+0x1e>
 800eb1a:	bf00      	nop
 800eb1c:	20001244 	.word	0x20001244

0800eb20 <_malloc_r>:
 800eb20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb24:	1ccd      	adds	r5, r1, #3
 800eb26:	f025 0503 	bic.w	r5, r5, #3
 800eb2a:	3508      	adds	r5, #8
 800eb2c:	2d0c      	cmp	r5, #12
 800eb2e:	bf38      	it	cc
 800eb30:	250c      	movcc	r5, #12
 800eb32:	2d00      	cmp	r5, #0
 800eb34:	4606      	mov	r6, r0
 800eb36:	db01      	blt.n	800eb3c <_malloc_r+0x1c>
 800eb38:	42a9      	cmp	r1, r5
 800eb3a:	d904      	bls.n	800eb46 <_malloc_r+0x26>
 800eb3c:	230c      	movs	r3, #12
 800eb3e:	6033      	str	r3, [r6, #0]
 800eb40:	2000      	movs	r0, #0
 800eb42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec1c <_malloc_r+0xfc>
 800eb4a:	f000 f869 	bl	800ec20 <__malloc_lock>
 800eb4e:	f8d8 3000 	ldr.w	r3, [r8]
 800eb52:	461c      	mov	r4, r3
 800eb54:	bb44      	cbnz	r4, 800eba8 <_malloc_r+0x88>
 800eb56:	4629      	mov	r1, r5
 800eb58:	4630      	mov	r0, r6
 800eb5a:	f7ff ffbf 	bl	800eadc <sbrk_aligned>
 800eb5e:	1c43      	adds	r3, r0, #1
 800eb60:	4604      	mov	r4, r0
 800eb62:	d158      	bne.n	800ec16 <_malloc_r+0xf6>
 800eb64:	f8d8 4000 	ldr.w	r4, [r8]
 800eb68:	4627      	mov	r7, r4
 800eb6a:	2f00      	cmp	r7, #0
 800eb6c:	d143      	bne.n	800ebf6 <_malloc_r+0xd6>
 800eb6e:	2c00      	cmp	r4, #0
 800eb70:	d04b      	beq.n	800ec0a <_malloc_r+0xea>
 800eb72:	6823      	ldr	r3, [r4, #0]
 800eb74:	4639      	mov	r1, r7
 800eb76:	4630      	mov	r0, r6
 800eb78:	eb04 0903 	add.w	r9, r4, r3
 800eb7c:	f000 f9ae 	bl	800eedc <_sbrk_r>
 800eb80:	4581      	cmp	r9, r0
 800eb82:	d142      	bne.n	800ec0a <_malloc_r+0xea>
 800eb84:	6821      	ldr	r1, [r4, #0]
 800eb86:	1a6d      	subs	r5, r5, r1
 800eb88:	4629      	mov	r1, r5
 800eb8a:	4630      	mov	r0, r6
 800eb8c:	f7ff ffa6 	bl	800eadc <sbrk_aligned>
 800eb90:	3001      	adds	r0, #1
 800eb92:	d03a      	beq.n	800ec0a <_malloc_r+0xea>
 800eb94:	6823      	ldr	r3, [r4, #0]
 800eb96:	442b      	add	r3, r5
 800eb98:	6023      	str	r3, [r4, #0]
 800eb9a:	f8d8 3000 	ldr.w	r3, [r8]
 800eb9e:	685a      	ldr	r2, [r3, #4]
 800eba0:	bb62      	cbnz	r2, 800ebfc <_malloc_r+0xdc>
 800eba2:	f8c8 7000 	str.w	r7, [r8]
 800eba6:	e00f      	b.n	800ebc8 <_malloc_r+0xa8>
 800eba8:	6822      	ldr	r2, [r4, #0]
 800ebaa:	1b52      	subs	r2, r2, r5
 800ebac:	d420      	bmi.n	800ebf0 <_malloc_r+0xd0>
 800ebae:	2a0b      	cmp	r2, #11
 800ebb0:	d917      	bls.n	800ebe2 <_malloc_r+0xc2>
 800ebb2:	1961      	adds	r1, r4, r5
 800ebb4:	42a3      	cmp	r3, r4
 800ebb6:	6025      	str	r5, [r4, #0]
 800ebb8:	bf18      	it	ne
 800ebba:	6059      	strne	r1, [r3, #4]
 800ebbc:	6863      	ldr	r3, [r4, #4]
 800ebbe:	bf08      	it	eq
 800ebc0:	f8c8 1000 	streq.w	r1, [r8]
 800ebc4:	5162      	str	r2, [r4, r5]
 800ebc6:	604b      	str	r3, [r1, #4]
 800ebc8:	4630      	mov	r0, r6
 800ebca:	f000 f82f 	bl	800ec2c <__malloc_unlock>
 800ebce:	f104 000b 	add.w	r0, r4, #11
 800ebd2:	1d23      	adds	r3, r4, #4
 800ebd4:	f020 0007 	bic.w	r0, r0, #7
 800ebd8:	1ac2      	subs	r2, r0, r3
 800ebda:	bf1c      	itt	ne
 800ebdc:	1a1b      	subne	r3, r3, r0
 800ebde:	50a3      	strne	r3, [r4, r2]
 800ebe0:	e7af      	b.n	800eb42 <_malloc_r+0x22>
 800ebe2:	6862      	ldr	r2, [r4, #4]
 800ebe4:	42a3      	cmp	r3, r4
 800ebe6:	bf0c      	ite	eq
 800ebe8:	f8c8 2000 	streq.w	r2, [r8]
 800ebec:	605a      	strne	r2, [r3, #4]
 800ebee:	e7eb      	b.n	800ebc8 <_malloc_r+0xa8>
 800ebf0:	4623      	mov	r3, r4
 800ebf2:	6864      	ldr	r4, [r4, #4]
 800ebf4:	e7ae      	b.n	800eb54 <_malloc_r+0x34>
 800ebf6:	463c      	mov	r4, r7
 800ebf8:	687f      	ldr	r7, [r7, #4]
 800ebfa:	e7b6      	b.n	800eb6a <_malloc_r+0x4a>
 800ebfc:	461a      	mov	r2, r3
 800ebfe:	685b      	ldr	r3, [r3, #4]
 800ec00:	42a3      	cmp	r3, r4
 800ec02:	d1fb      	bne.n	800ebfc <_malloc_r+0xdc>
 800ec04:	2300      	movs	r3, #0
 800ec06:	6053      	str	r3, [r2, #4]
 800ec08:	e7de      	b.n	800ebc8 <_malloc_r+0xa8>
 800ec0a:	230c      	movs	r3, #12
 800ec0c:	6033      	str	r3, [r6, #0]
 800ec0e:	4630      	mov	r0, r6
 800ec10:	f000 f80c 	bl	800ec2c <__malloc_unlock>
 800ec14:	e794      	b.n	800eb40 <_malloc_r+0x20>
 800ec16:	6005      	str	r5, [r0, #0]
 800ec18:	e7d6      	b.n	800ebc8 <_malloc_r+0xa8>
 800ec1a:	bf00      	nop
 800ec1c:	20001248 	.word	0x20001248

0800ec20 <__malloc_lock>:
 800ec20:	4801      	ldr	r0, [pc, #4]	@ (800ec28 <__malloc_lock+0x8>)
 800ec22:	f000 b996 	b.w	800ef52 <__retarget_lock_acquire_recursive>
 800ec26:	bf00      	nop
 800ec28:	20001388 	.word	0x20001388

0800ec2c <__malloc_unlock>:
 800ec2c:	4801      	ldr	r0, [pc, #4]	@ (800ec34 <__malloc_unlock+0x8>)
 800ec2e:	f000 b991 	b.w	800ef54 <__retarget_lock_release_recursive>
 800ec32:	bf00      	nop
 800ec34:	20001388 	.word	0x20001388

0800ec38 <std>:
 800ec38:	2300      	movs	r3, #0
 800ec3a:	b510      	push	{r4, lr}
 800ec3c:	4604      	mov	r4, r0
 800ec3e:	e9c0 3300 	strd	r3, r3, [r0]
 800ec42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec46:	6083      	str	r3, [r0, #8]
 800ec48:	8181      	strh	r1, [r0, #12]
 800ec4a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ec4c:	81c2      	strh	r2, [r0, #14]
 800ec4e:	6183      	str	r3, [r0, #24]
 800ec50:	4619      	mov	r1, r3
 800ec52:	2208      	movs	r2, #8
 800ec54:	305c      	adds	r0, #92	@ 0x5c
 800ec56:	f000 f939 	bl	800eecc <memset>
 800ec5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ec90 <std+0x58>)
 800ec5c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ec5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ec94 <std+0x5c>)
 800ec60:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ec62:	4b0d      	ldr	r3, [pc, #52]	@ (800ec98 <std+0x60>)
 800ec64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ec66:	4b0d      	ldr	r3, [pc, #52]	@ (800ec9c <std+0x64>)
 800ec68:	6323      	str	r3, [r4, #48]	@ 0x30
 800ec6a:	4b0d      	ldr	r3, [pc, #52]	@ (800eca0 <std+0x68>)
 800ec6c:	6224      	str	r4, [r4, #32]
 800ec6e:	429c      	cmp	r4, r3
 800ec70:	d006      	beq.n	800ec80 <std+0x48>
 800ec72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ec76:	4294      	cmp	r4, r2
 800ec78:	d002      	beq.n	800ec80 <std+0x48>
 800ec7a:	33d0      	adds	r3, #208	@ 0xd0
 800ec7c:	429c      	cmp	r4, r3
 800ec7e:	d105      	bne.n	800ec8c <std+0x54>
 800ec80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ec84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec88:	f000 b962 	b.w	800ef50 <__retarget_lock_init_recursive>
 800ec8c:	bd10      	pop	{r4, pc}
 800ec8e:	bf00      	nop
 800ec90:	0800f701 	.word	0x0800f701
 800ec94:	0800f723 	.word	0x0800f723
 800ec98:	0800f75b 	.word	0x0800f75b
 800ec9c:	0800f77f 	.word	0x0800f77f
 800eca0:	2000124c 	.word	0x2000124c

0800eca4 <stdio_exit_handler>:
 800eca4:	4a02      	ldr	r2, [pc, #8]	@ (800ecb0 <stdio_exit_handler+0xc>)
 800eca6:	4903      	ldr	r1, [pc, #12]	@ (800ecb4 <stdio_exit_handler+0x10>)
 800eca8:	4803      	ldr	r0, [pc, #12]	@ (800ecb8 <stdio_exit_handler+0x14>)
 800ecaa:	f000 b869 	b.w	800ed80 <_fwalk_sglue>
 800ecae:	bf00      	nop
 800ecb0:	20000560 	.word	0x20000560
 800ecb4:	0800f6b1 	.word	0x0800f6b1
 800ecb8:	20000570 	.word	0x20000570

0800ecbc <cleanup_stdio>:
 800ecbc:	6841      	ldr	r1, [r0, #4]
 800ecbe:	4b0c      	ldr	r3, [pc, #48]	@ (800ecf0 <cleanup_stdio+0x34>)
 800ecc0:	4299      	cmp	r1, r3
 800ecc2:	b510      	push	{r4, lr}
 800ecc4:	4604      	mov	r4, r0
 800ecc6:	d001      	beq.n	800eccc <cleanup_stdio+0x10>
 800ecc8:	f000 fcf2 	bl	800f6b0 <_fflush_r>
 800eccc:	68a1      	ldr	r1, [r4, #8]
 800ecce:	4b09      	ldr	r3, [pc, #36]	@ (800ecf4 <cleanup_stdio+0x38>)
 800ecd0:	4299      	cmp	r1, r3
 800ecd2:	d002      	beq.n	800ecda <cleanup_stdio+0x1e>
 800ecd4:	4620      	mov	r0, r4
 800ecd6:	f000 fceb 	bl	800f6b0 <_fflush_r>
 800ecda:	68e1      	ldr	r1, [r4, #12]
 800ecdc:	4b06      	ldr	r3, [pc, #24]	@ (800ecf8 <cleanup_stdio+0x3c>)
 800ecde:	4299      	cmp	r1, r3
 800ece0:	d004      	beq.n	800ecec <cleanup_stdio+0x30>
 800ece2:	4620      	mov	r0, r4
 800ece4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ece8:	f000 bce2 	b.w	800f6b0 <_fflush_r>
 800ecec:	bd10      	pop	{r4, pc}
 800ecee:	bf00      	nop
 800ecf0:	2000124c 	.word	0x2000124c
 800ecf4:	200012b4 	.word	0x200012b4
 800ecf8:	2000131c 	.word	0x2000131c

0800ecfc <global_stdio_init.part.0>:
 800ecfc:	b510      	push	{r4, lr}
 800ecfe:	4b0b      	ldr	r3, [pc, #44]	@ (800ed2c <global_stdio_init.part.0+0x30>)
 800ed00:	4c0b      	ldr	r4, [pc, #44]	@ (800ed30 <global_stdio_init.part.0+0x34>)
 800ed02:	4a0c      	ldr	r2, [pc, #48]	@ (800ed34 <global_stdio_init.part.0+0x38>)
 800ed04:	601a      	str	r2, [r3, #0]
 800ed06:	4620      	mov	r0, r4
 800ed08:	2200      	movs	r2, #0
 800ed0a:	2104      	movs	r1, #4
 800ed0c:	f7ff ff94 	bl	800ec38 <std>
 800ed10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ed14:	2201      	movs	r2, #1
 800ed16:	2109      	movs	r1, #9
 800ed18:	f7ff ff8e 	bl	800ec38 <std>
 800ed1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ed20:	2202      	movs	r2, #2
 800ed22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed26:	2112      	movs	r1, #18
 800ed28:	f7ff bf86 	b.w	800ec38 <std>
 800ed2c:	20001384 	.word	0x20001384
 800ed30:	2000124c 	.word	0x2000124c
 800ed34:	0800eca5 	.word	0x0800eca5

0800ed38 <__sfp_lock_acquire>:
 800ed38:	4801      	ldr	r0, [pc, #4]	@ (800ed40 <__sfp_lock_acquire+0x8>)
 800ed3a:	f000 b90a 	b.w	800ef52 <__retarget_lock_acquire_recursive>
 800ed3e:	bf00      	nop
 800ed40:	20001389 	.word	0x20001389

0800ed44 <__sfp_lock_release>:
 800ed44:	4801      	ldr	r0, [pc, #4]	@ (800ed4c <__sfp_lock_release+0x8>)
 800ed46:	f000 b905 	b.w	800ef54 <__retarget_lock_release_recursive>
 800ed4a:	bf00      	nop
 800ed4c:	20001389 	.word	0x20001389

0800ed50 <__sinit>:
 800ed50:	b510      	push	{r4, lr}
 800ed52:	4604      	mov	r4, r0
 800ed54:	f7ff fff0 	bl	800ed38 <__sfp_lock_acquire>
 800ed58:	6a23      	ldr	r3, [r4, #32]
 800ed5a:	b11b      	cbz	r3, 800ed64 <__sinit+0x14>
 800ed5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed60:	f7ff bff0 	b.w	800ed44 <__sfp_lock_release>
 800ed64:	4b04      	ldr	r3, [pc, #16]	@ (800ed78 <__sinit+0x28>)
 800ed66:	6223      	str	r3, [r4, #32]
 800ed68:	4b04      	ldr	r3, [pc, #16]	@ (800ed7c <__sinit+0x2c>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d1f5      	bne.n	800ed5c <__sinit+0xc>
 800ed70:	f7ff ffc4 	bl	800ecfc <global_stdio_init.part.0>
 800ed74:	e7f2      	b.n	800ed5c <__sinit+0xc>
 800ed76:	bf00      	nop
 800ed78:	0800ecbd 	.word	0x0800ecbd
 800ed7c:	20001384 	.word	0x20001384

0800ed80 <_fwalk_sglue>:
 800ed80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed84:	4607      	mov	r7, r0
 800ed86:	4688      	mov	r8, r1
 800ed88:	4614      	mov	r4, r2
 800ed8a:	2600      	movs	r6, #0
 800ed8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ed90:	f1b9 0901 	subs.w	r9, r9, #1
 800ed94:	d505      	bpl.n	800eda2 <_fwalk_sglue+0x22>
 800ed96:	6824      	ldr	r4, [r4, #0]
 800ed98:	2c00      	cmp	r4, #0
 800ed9a:	d1f7      	bne.n	800ed8c <_fwalk_sglue+0xc>
 800ed9c:	4630      	mov	r0, r6
 800ed9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eda2:	89ab      	ldrh	r3, [r5, #12]
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d907      	bls.n	800edb8 <_fwalk_sglue+0x38>
 800eda8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800edac:	3301      	adds	r3, #1
 800edae:	d003      	beq.n	800edb8 <_fwalk_sglue+0x38>
 800edb0:	4629      	mov	r1, r5
 800edb2:	4638      	mov	r0, r7
 800edb4:	47c0      	blx	r8
 800edb6:	4306      	orrs	r6, r0
 800edb8:	3568      	adds	r5, #104	@ 0x68
 800edba:	e7e9      	b.n	800ed90 <_fwalk_sglue+0x10>

0800edbc <iprintf>:
 800edbc:	b40f      	push	{r0, r1, r2, r3}
 800edbe:	b507      	push	{r0, r1, r2, lr}
 800edc0:	4906      	ldr	r1, [pc, #24]	@ (800eddc <iprintf+0x20>)
 800edc2:	ab04      	add	r3, sp, #16
 800edc4:	6808      	ldr	r0, [r1, #0]
 800edc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800edca:	6881      	ldr	r1, [r0, #8]
 800edcc:	9301      	str	r3, [sp, #4]
 800edce:	f000 f945 	bl	800f05c <_vfiprintf_r>
 800edd2:	b003      	add	sp, #12
 800edd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800edd8:	b004      	add	sp, #16
 800edda:	4770      	bx	lr
 800eddc:	2000056c 	.word	0x2000056c

0800ede0 <putchar>:
 800ede0:	4b02      	ldr	r3, [pc, #8]	@ (800edec <putchar+0xc>)
 800ede2:	4601      	mov	r1, r0
 800ede4:	6818      	ldr	r0, [r3, #0]
 800ede6:	6882      	ldr	r2, [r0, #8]
 800ede8:	f000 bdc4 	b.w	800f974 <_putc_r>
 800edec:	2000056c 	.word	0x2000056c

0800edf0 <_puts_r>:
 800edf0:	6a03      	ldr	r3, [r0, #32]
 800edf2:	b570      	push	{r4, r5, r6, lr}
 800edf4:	6884      	ldr	r4, [r0, #8]
 800edf6:	4605      	mov	r5, r0
 800edf8:	460e      	mov	r6, r1
 800edfa:	b90b      	cbnz	r3, 800ee00 <_puts_r+0x10>
 800edfc:	f7ff ffa8 	bl	800ed50 <__sinit>
 800ee00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ee02:	07db      	lsls	r3, r3, #31
 800ee04:	d405      	bmi.n	800ee12 <_puts_r+0x22>
 800ee06:	89a3      	ldrh	r3, [r4, #12]
 800ee08:	0598      	lsls	r0, r3, #22
 800ee0a:	d402      	bmi.n	800ee12 <_puts_r+0x22>
 800ee0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee0e:	f000 f8a0 	bl	800ef52 <__retarget_lock_acquire_recursive>
 800ee12:	89a3      	ldrh	r3, [r4, #12]
 800ee14:	0719      	lsls	r1, r3, #28
 800ee16:	d502      	bpl.n	800ee1e <_puts_r+0x2e>
 800ee18:	6923      	ldr	r3, [r4, #16]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d135      	bne.n	800ee8a <_puts_r+0x9a>
 800ee1e:	4621      	mov	r1, r4
 800ee20:	4628      	mov	r0, r5
 800ee22:	f000 fcef 	bl	800f804 <__swsetup_r>
 800ee26:	b380      	cbz	r0, 800ee8a <_puts_r+0x9a>
 800ee28:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ee2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ee2e:	07da      	lsls	r2, r3, #31
 800ee30:	d405      	bmi.n	800ee3e <_puts_r+0x4e>
 800ee32:	89a3      	ldrh	r3, [r4, #12]
 800ee34:	059b      	lsls	r3, r3, #22
 800ee36:	d402      	bmi.n	800ee3e <_puts_r+0x4e>
 800ee38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee3a:	f000 f88b 	bl	800ef54 <__retarget_lock_release_recursive>
 800ee3e:	4628      	mov	r0, r5
 800ee40:	bd70      	pop	{r4, r5, r6, pc}
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	da04      	bge.n	800ee50 <_puts_r+0x60>
 800ee46:	69a2      	ldr	r2, [r4, #24]
 800ee48:	429a      	cmp	r2, r3
 800ee4a:	dc17      	bgt.n	800ee7c <_puts_r+0x8c>
 800ee4c:	290a      	cmp	r1, #10
 800ee4e:	d015      	beq.n	800ee7c <_puts_r+0x8c>
 800ee50:	6823      	ldr	r3, [r4, #0]
 800ee52:	1c5a      	adds	r2, r3, #1
 800ee54:	6022      	str	r2, [r4, #0]
 800ee56:	7019      	strb	r1, [r3, #0]
 800ee58:	68a3      	ldr	r3, [r4, #8]
 800ee5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ee5e:	3b01      	subs	r3, #1
 800ee60:	60a3      	str	r3, [r4, #8]
 800ee62:	2900      	cmp	r1, #0
 800ee64:	d1ed      	bne.n	800ee42 <_puts_r+0x52>
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	da11      	bge.n	800ee8e <_puts_r+0x9e>
 800ee6a:	4622      	mov	r2, r4
 800ee6c:	210a      	movs	r1, #10
 800ee6e:	4628      	mov	r0, r5
 800ee70:	f000 fc89 	bl	800f786 <__swbuf_r>
 800ee74:	3001      	adds	r0, #1
 800ee76:	d0d7      	beq.n	800ee28 <_puts_r+0x38>
 800ee78:	250a      	movs	r5, #10
 800ee7a:	e7d7      	b.n	800ee2c <_puts_r+0x3c>
 800ee7c:	4622      	mov	r2, r4
 800ee7e:	4628      	mov	r0, r5
 800ee80:	f000 fc81 	bl	800f786 <__swbuf_r>
 800ee84:	3001      	adds	r0, #1
 800ee86:	d1e7      	bne.n	800ee58 <_puts_r+0x68>
 800ee88:	e7ce      	b.n	800ee28 <_puts_r+0x38>
 800ee8a:	3e01      	subs	r6, #1
 800ee8c:	e7e4      	b.n	800ee58 <_puts_r+0x68>
 800ee8e:	6823      	ldr	r3, [r4, #0]
 800ee90:	1c5a      	adds	r2, r3, #1
 800ee92:	6022      	str	r2, [r4, #0]
 800ee94:	220a      	movs	r2, #10
 800ee96:	701a      	strb	r2, [r3, #0]
 800ee98:	e7ee      	b.n	800ee78 <_puts_r+0x88>
	...

0800ee9c <puts>:
 800ee9c:	4b02      	ldr	r3, [pc, #8]	@ (800eea8 <puts+0xc>)
 800ee9e:	4601      	mov	r1, r0
 800eea0:	6818      	ldr	r0, [r3, #0]
 800eea2:	f7ff bfa5 	b.w	800edf0 <_puts_r>
 800eea6:	bf00      	nop
 800eea8:	2000056c 	.word	0x2000056c

0800eeac <memcmp>:
 800eeac:	b510      	push	{r4, lr}
 800eeae:	3901      	subs	r1, #1
 800eeb0:	4402      	add	r2, r0
 800eeb2:	4290      	cmp	r0, r2
 800eeb4:	d101      	bne.n	800eeba <memcmp+0xe>
 800eeb6:	2000      	movs	r0, #0
 800eeb8:	e005      	b.n	800eec6 <memcmp+0x1a>
 800eeba:	7803      	ldrb	r3, [r0, #0]
 800eebc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800eec0:	42a3      	cmp	r3, r4
 800eec2:	d001      	beq.n	800eec8 <memcmp+0x1c>
 800eec4:	1b18      	subs	r0, r3, r4
 800eec6:	bd10      	pop	{r4, pc}
 800eec8:	3001      	adds	r0, #1
 800eeca:	e7f2      	b.n	800eeb2 <memcmp+0x6>

0800eecc <memset>:
 800eecc:	4402      	add	r2, r0
 800eece:	4603      	mov	r3, r0
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d100      	bne.n	800eed6 <memset+0xa>
 800eed4:	4770      	bx	lr
 800eed6:	f803 1b01 	strb.w	r1, [r3], #1
 800eeda:	e7f9      	b.n	800eed0 <memset+0x4>

0800eedc <_sbrk_r>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	4d06      	ldr	r5, [pc, #24]	@ (800eef8 <_sbrk_r+0x1c>)
 800eee0:	2300      	movs	r3, #0
 800eee2:	4604      	mov	r4, r0
 800eee4:	4608      	mov	r0, r1
 800eee6:	602b      	str	r3, [r5, #0]
 800eee8:	f7f9 fd9c 	bl	8008a24 <_sbrk>
 800eeec:	1c43      	adds	r3, r0, #1
 800eeee:	d102      	bne.n	800eef6 <_sbrk_r+0x1a>
 800eef0:	682b      	ldr	r3, [r5, #0]
 800eef2:	b103      	cbz	r3, 800eef6 <_sbrk_r+0x1a>
 800eef4:	6023      	str	r3, [r4, #0]
 800eef6:	bd38      	pop	{r3, r4, r5, pc}
 800eef8:	2000138c 	.word	0x2000138c

0800eefc <__errno>:
 800eefc:	4b01      	ldr	r3, [pc, #4]	@ (800ef04 <__errno+0x8>)
 800eefe:	6818      	ldr	r0, [r3, #0]
 800ef00:	4770      	bx	lr
 800ef02:	bf00      	nop
 800ef04:	2000056c 	.word	0x2000056c

0800ef08 <__libc_init_array>:
 800ef08:	b570      	push	{r4, r5, r6, lr}
 800ef0a:	4d0d      	ldr	r5, [pc, #52]	@ (800ef40 <__libc_init_array+0x38>)
 800ef0c:	4c0d      	ldr	r4, [pc, #52]	@ (800ef44 <__libc_init_array+0x3c>)
 800ef0e:	1b64      	subs	r4, r4, r5
 800ef10:	10a4      	asrs	r4, r4, #2
 800ef12:	2600      	movs	r6, #0
 800ef14:	42a6      	cmp	r6, r4
 800ef16:	d109      	bne.n	800ef2c <__libc_init_array+0x24>
 800ef18:	4d0b      	ldr	r5, [pc, #44]	@ (800ef48 <__libc_init_array+0x40>)
 800ef1a:	4c0c      	ldr	r4, [pc, #48]	@ (800ef4c <__libc_init_array+0x44>)
 800ef1c:	f000 fdc6 	bl	800faac <_init>
 800ef20:	1b64      	subs	r4, r4, r5
 800ef22:	10a4      	asrs	r4, r4, #2
 800ef24:	2600      	movs	r6, #0
 800ef26:	42a6      	cmp	r6, r4
 800ef28:	d105      	bne.n	800ef36 <__libc_init_array+0x2e>
 800ef2a:	bd70      	pop	{r4, r5, r6, pc}
 800ef2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef30:	4798      	blx	r3
 800ef32:	3601      	adds	r6, #1
 800ef34:	e7ee      	b.n	800ef14 <__libc_init_array+0xc>
 800ef36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef3a:	4798      	blx	r3
 800ef3c:	3601      	adds	r6, #1
 800ef3e:	e7f2      	b.n	800ef26 <__libc_init_array+0x1e>
 800ef40:	08010038 	.word	0x08010038
 800ef44:	08010038 	.word	0x08010038
 800ef48:	08010038 	.word	0x08010038
 800ef4c:	0801003c 	.word	0x0801003c

0800ef50 <__retarget_lock_init_recursive>:
 800ef50:	4770      	bx	lr

0800ef52 <__retarget_lock_acquire_recursive>:
 800ef52:	4770      	bx	lr

0800ef54 <__retarget_lock_release_recursive>:
 800ef54:	4770      	bx	lr

0800ef56 <memcpy>:
 800ef56:	440a      	add	r2, r1
 800ef58:	4291      	cmp	r1, r2
 800ef5a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ef5e:	d100      	bne.n	800ef62 <memcpy+0xc>
 800ef60:	4770      	bx	lr
 800ef62:	b510      	push	{r4, lr}
 800ef64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef6c:	4291      	cmp	r1, r2
 800ef6e:	d1f9      	bne.n	800ef64 <memcpy+0xe>
 800ef70:	bd10      	pop	{r4, pc}
	...

0800ef74 <_free_r>:
 800ef74:	b538      	push	{r3, r4, r5, lr}
 800ef76:	4605      	mov	r5, r0
 800ef78:	2900      	cmp	r1, #0
 800ef7a:	d041      	beq.n	800f000 <_free_r+0x8c>
 800ef7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef80:	1f0c      	subs	r4, r1, #4
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	bfb8      	it	lt
 800ef86:	18e4      	addlt	r4, r4, r3
 800ef88:	f7ff fe4a 	bl	800ec20 <__malloc_lock>
 800ef8c:	4a1d      	ldr	r2, [pc, #116]	@ (800f004 <_free_r+0x90>)
 800ef8e:	6813      	ldr	r3, [r2, #0]
 800ef90:	b933      	cbnz	r3, 800efa0 <_free_r+0x2c>
 800ef92:	6063      	str	r3, [r4, #4]
 800ef94:	6014      	str	r4, [r2, #0]
 800ef96:	4628      	mov	r0, r5
 800ef98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef9c:	f7ff be46 	b.w	800ec2c <__malloc_unlock>
 800efa0:	42a3      	cmp	r3, r4
 800efa2:	d908      	bls.n	800efb6 <_free_r+0x42>
 800efa4:	6820      	ldr	r0, [r4, #0]
 800efa6:	1821      	adds	r1, r4, r0
 800efa8:	428b      	cmp	r3, r1
 800efaa:	bf01      	itttt	eq
 800efac:	6819      	ldreq	r1, [r3, #0]
 800efae:	685b      	ldreq	r3, [r3, #4]
 800efb0:	1809      	addeq	r1, r1, r0
 800efb2:	6021      	streq	r1, [r4, #0]
 800efb4:	e7ed      	b.n	800ef92 <_free_r+0x1e>
 800efb6:	461a      	mov	r2, r3
 800efb8:	685b      	ldr	r3, [r3, #4]
 800efba:	b10b      	cbz	r3, 800efc0 <_free_r+0x4c>
 800efbc:	42a3      	cmp	r3, r4
 800efbe:	d9fa      	bls.n	800efb6 <_free_r+0x42>
 800efc0:	6811      	ldr	r1, [r2, #0]
 800efc2:	1850      	adds	r0, r2, r1
 800efc4:	42a0      	cmp	r0, r4
 800efc6:	d10b      	bne.n	800efe0 <_free_r+0x6c>
 800efc8:	6820      	ldr	r0, [r4, #0]
 800efca:	4401      	add	r1, r0
 800efcc:	1850      	adds	r0, r2, r1
 800efce:	4283      	cmp	r3, r0
 800efd0:	6011      	str	r1, [r2, #0]
 800efd2:	d1e0      	bne.n	800ef96 <_free_r+0x22>
 800efd4:	6818      	ldr	r0, [r3, #0]
 800efd6:	685b      	ldr	r3, [r3, #4]
 800efd8:	6053      	str	r3, [r2, #4]
 800efda:	4408      	add	r0, r1
 800efdc:	6010      	str	r0, [r2, #0]
 800efde:	e7da      	b.n	800ef96 <_free_r+0x22>
 800efe0:	d902      	bls.n	800efe8 <_free_r+0x74>
 800efe2:	230c      	movs	r3, #12
 800efe4:	602b      	str	r3, [r5, #0]
 800efe6:	e7d6      	b.n	800ef96 <_free_r+0x22>
 800efe8:	6820      	ldr	r0, [r4, #0]
 800efea:	1821      	adds	r1, r4, r0
 800efec:	428b      	cmp	r3, r1
 800efee:	bf04      	itt	eq
 800eff0:	6819      	ldreq	r1, [r3, #0]
 800eff2:	685b      	ldreq	r3, [r3, #4]
 800eff4:	6063      	str	r3, [r4, #4]
 800eff6:	bf04      	itt	eq
 800eff8:	1809      	addeq	r1, r1, r0
 800effa:	6021      	streq	r1, [r4, #0]
 800effc:	6054      	str	r4, [r2, #4]
 800effe:	e7ca      	b.n	800ef96 <_free_r+0x22>
 800f000:	bd38      	pop	{r3, r4, r5, pc}
 800f002:	bf00      	nop
 800f004:	20001248 	.word	0x20001248

0800f008 <__sfputc_r>:
 800f008:	6893      	ldr	r3, [r2, #8]
 800f00a:	3b01      	subs	r3, #1
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	b410      	push	{r4}
 800f010:	6093      	str	r3, [r2, #8]
 800f012:	da08      	bge.n	800f026 <__sfputc_r+0x1e>
 800f014:	6994      	ldr	r4, [r2, #24]
 800f016:	42a3      	cmp	r3, r4
 800f018:	db01      	blt.n	800f01e <__sfputc_r+0x16>
 800f01a:	290a      	cmp	r1, #10
 800f01c:	d103      	bne.n	800f026 <__sfputc_r+0x1e>
 800f01e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f022:	f000 bbb0 	b.w	800f786 <__swbuf_r>
 800f026:	6813      	ldr	r3, [r2, #0]
 800f028:	1c58      	adds	r0, r3, #1
 800f02a:	6010      	str	r0, [r2, #0]
 800f02c:	7019      	strb	r1, [r3, #0]
 800f02e:	4608      	mov	r0, r1
 800f030:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f034:	4770      	bx	lr

0800f036 <__sfputs_r>:
 800f036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f038:	4606      	mov	r6, r0
 800f03a:	460f      	mov	r7, r1
 800f03c:	4614      	mov	r4, r2
 800f03e:	18d5      	adds	r5, r2, r3
 800f040:	42ac      	cmp	r4, r5
 800f042:	d101      	bne.n	800f048 <__sfputs_r+0x12>
 800f044:	2000      	movs	r0, #0
 800f046:	e007      	b.n	800f058 <__sfputs_r+0x22>
 800f048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f04c:	463a      	mov	r2, r7
 800f04e:	4630      	mov	r0, r6
 800f050:	f7ff ffda 	bl	800f008 <__sfputc_r>
 800f054:	1c43      	adds	r3, r0, #1
 800f056:	d1f3      	bne.n	800f040 <__sfputs_r+0xa>
 800f058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f05c <_vfiprintf_r>:
 800f05c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f060:	460d      	mov	r5, r1
 800f062:	b09d      	sub	sp, #116	@ 0x74
 800f064:	4614      	mov	r4, r2
 800f066:	4698      	mov	r8, r3
 800f068:	4606      	mov	r6, r0
 800f06a:	b118      	cbz	r0, 800f074 <_vfiprintf_r+0x18>
 800f06c:	6a03      	ldr	r3, [r0, #32]
 800f06e:	b90b      	cbnz	r3, 800f074 <_vfiprintf_r+0x18>
 800f070:	f7ff fe6e 	bl	800ed50 <__sinit>
 800f074:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f076:	07d9      	lsls	r1, r3, #31
 800f078:	d405      	bmi.n	800f086 <_vfiprintf_r+0x2a>
 800f07a:	89ab      	ldrh	r3, [r5, #12]
 800f07c:	059a      	lsls	r2, r3, #22
 800f07e:	d402      	bmi.n	800f086 <_vfiprintf_r+0x2a>
 800f080:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f082:	f7ff ff66 	bl	800ef52 <__retarget_lock_acquire_recursive>
 800f086:	89ab      	ldrh	r3, [r5, #12]
 800f088:	071b      	lsls	r3, r3, #28
 800f08a:	d501      	bpl.n	800f090 <_vfiprintf_r+0x34>
 800f08c:	692b      	ldr	r3, [r5, #16]
 800f08e:	b99b      	cbnz	r3, 800f0b8 <_vfiprintf_r+0x5c>
 800f090:	4629      	mov	r1, r5
 800f092:	4630      	mov	r0, r6
 800f094:	f000 fbb6 	bl	800f804 <__swsetup_r>
 800f098:	b170      	cbz	r0, 800f0b8 <_vfiprintf_r+0x5c>
 800f09a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f09c:	07dc      	lsls	r4, r3, #31
 800f09e:	d504      	bpl.n	800f0aa <_vfiprintf_r+0x4e>
 800f0a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0a4:	b01d      	add	sp, #116	@ 0x74
 800f0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0aa:	89ab      	ldrh	r3, [r5, #12]
 800f0ac:	0598      	lsls	r0, r3, #22
 800f0ae:	d4f7      	bmi.n	800f0a0 <_vfiprintf_r+0x44>
 800f0b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0b2:	f7ff ff4f 	bl	800ef54 <__retarget_lock_release_recursive>
 800f0b6:	e7f3      	b.n	800f0a0 <_vfiprintf_r+0x44>
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0bc:	2320      	movs	r3, #32
 800f0be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f0c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0c6:	2330      	movs	r3, #48	@ 0x30
 800f0c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f278 <_vfiprintf_r+0x21c>
 800f0cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f0d0:	f04f 0901 	mov.w	r9, #1
 800f0d4:	4623      	mov	r3, r4
 800f0d6:	469a      	mov	sl, r3
 800f0d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0dc:	b10a      	cbz	r2, 800f0e2 <_vfiprintf_r+0x86>
 800f0de:	2a25      	cmp	r2, #37	@ 0x25
 800f0e0:	d1f9      	bne.n	800f0d6 <_vfiprintf_r+0x7a>
 800f0e2:	ebba 0b04 	subs.w	fp, sl, r4
 800f0e6:	d00b      	beq.n	800f100 <_vfiprintf_r+0xa4>
 800f0e8:	465b      	mov	r3, fp
 800f0ea:	4622      	mov	r2, r4
 800f0ec:	4629      	mov	r1, r5
 800f0ee:	4630      	mov	r0, r6
 800f0f0:	f7ff ffa1 	bl	800f036 <__sfputs_r>
 800f0f4:	3001      	adds	r0, #1
 800f0f6:	f000 80a7 	beq.w	800f248 <_vfiprintf_r+0x1ec>
 800f0fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0fc:	445a      	add	r2, fp
 800f0fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800f100:	f89a 3000 	ldrb.w	r3, [sl]
 800f104:	2b00      	cmp	r3, #0
 800f106:	f000 809f 	beq.w	800f248 <_vfiprintf_r+0x1ec>
 800f10a:	2300      	movs	r3, #0
 800f10c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f110:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f114:	f10a 0a01 	add.w	sl, sl, #1
 800f118:	9304      	str	r3, [sp, #16]
 800f11a:	9307      	str	r3, [sp, #28]
 800f11c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f120:	931a      	str	r3, [sp, #104]	@ 0x68
 800f122:	4654      	mov	r4, sl
 800f124:	2205      	movs	r2, #5
 800f126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f12a:	4853      	ldr	r0, [pc, #332]	@ (800f278 <_vfiprintf_r+0x21c>)
 800f12c:	f7f1 f858 	bl	80001e0 <memchr>
 800f130:	9a04      	ldr	r2, [sp, #16]
 800f132:	b9d8      	cbnz	r0, 800f16c <_vfiprintf_r+0x110>
 800f134:	06d1      	lsls	r1, r2, #27
 800f136:	bf44      	itt	mi
 800f138:	2320      	movmi	r3, #32
 800f13a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f13e:	0713      	lsls	r3, r2, #28
 800f140:	bf44      	itt	mi
 800f142:	232b      	movmi	r3, #43	@ 0x2b
 800f144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f148:	f89a 3000 	ldrb.w	r3, [sl]
 800f14c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f14e:	d015      	beq.n	800f17c <_vfiprintf_r+0x120>
 800f150:	9a07      	ldr	r2, [sp, #28]
 800f152:	4654      	mov	r4, sl
 800f154:	2000      	movs	r0, #0
 800f156:	f04f 0c0a 	mov.w	ip, #10
 800f15a:	4621      	mov	r1, r4
 800f15c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f160:	3b30      	subs	r3, #48	@ 0x30
 800f162:	2b09      	cmp	r3, #9
 800f164:	d94b      	bls.n	800f1fe <_vfiprintf_r+0x1a2>
 800f166:	b1b0      	cbz	r0, 800f196 <_vfiprintf_r+0x13a>
 800f168:	9207      	str	r2, [sp, #28]
 800f16a:	e014      	b.n	800f196 <_vfiprintf_r+0x13a>
 800f16c:	eba0 0308 	sub.w	r3, r0, r8
 800f170:	fa09 f303 	lsl.w	r3, r9, r3
 800f174:	4313      	orrs	r3, r2
 800f176:	9304      	str	r3, [sp, #16]
 800f178:	46a2      	mov	sl, r4
 800f17a:	e7d2      	b.n	800f122 <_vfiprintf_r+0xc6>
 800f17c:	9b03      	ldr	r3, [sp, #12]
 800f17e:	1d19      	adds	r1, r3, #4
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	9103      	str	r1, [sp, #12]
 800f184:	2b00      	cmp	r3, #0
 800f186:	bfbb      	ittet	lt
 800f188:	425b      	neglt	r3, r3
 800f18a:	f042 0202 	orrlt.w	r2, r2, #2
 800f18e:	9307      	strge	r3, [sp, #28]
 800f190:	9307      	strlt	r3, [sp, #28]
 800f192:	bfb8      	it	lt
 800f194:	9204      	strlt	r2, [sp, #16]
 800f196:	7823      	ldrb	r3, [r4, #0]
 800f198:	2b2e      	cmp	r3, #46	@ 0x2e
 800f19a:	d10a      	bne.n	800f1b2 <_vfiprintf_r+0x156>
 800f19c:	7863      	ldrb	r3, [r4, #1]
 800f19e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1a0:	d132      	bne.n	800f208 <_vfiprintf_r+0x1ac>
 800f1a2:	9b03      	ldr	r3, [sp, #12]
 800f1a4:	1d1a      	adds	r2, r3, #4
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	9203      	str	r2, [sp, #12]
 800f1aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f1ae:	3402      	adds	r4, #2
 800f1b0:	9305      	str	r3, [sp, #20]
 800f1b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f288 <_vfiprintf_r+0x22c>
 800f1b6:	7821      	ldrb	r1, [r4, #0]
 800f1b8:	2203      	movs	r2, #3
 800f1ba:	4650      	mov	r0, sl
 800f1bc:	f7f1 f810 	bl	80001e0 <memchr>
 800f1c0:	b138      	cbz	r0, 800f1d2 <_vfiprintf_r+0x176>
 800f1c2:	9b04      	ldr	r3, [sp, #16]
 800f1c4:	eba0 000a 	sub.w	r0, r0, sl
 800f1c8:	2240      	movs	r2, #64	@ 0x40
 800f1ca:	4082      	lsls	r2, r0
 800f1cc:	4313      	orrs	r3, r2
 800f1ce:	3401      	adds	r4, #1
 800f1d0:	9304      	str	r3, [sp, #16]
 800f1d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1d6:	4829      	ldr	r0, [pc, #164]	@ (800f27c <_vfiprintf_r+0x220>)
 800f1d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f1dc:	2206      	movs	r2, #6
 800f1de:	f7f0 ffff 	bl	80001e0 <memchr>
 800f1e2:	2800      	cmp	r0, #0
 800f1e4:	d03f      	beq.n	800f266 <_vfiprintf_r+0x20a>
 800f1e6:	4b26      	ldr	r3, [pc, #152]	@ (800f280 <_vfiprintf_r+0x224>)
 800f1e8:	bb1b      	cbnz	r3, 800f232 <_vfiprintf_r+0x1d6>
 800f1ea:	9b03      	ldr	r3, [sp, #12]
 800f1ec:	3307      	adds	r3, #7
 800f1ee:	f023 0307 	bic.w	r3, r3, #7
 800f1f2:	3308      	adds	r3, #8
 800f1f4:	9303      	str	r3, [sp, #12]
 800f1f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1f8:	443b      	add	r3, r7
 800f1fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1fc:	e76a      	b.n	800f0d4 <_vfiprintf_r+0x78>
 800f1fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800f202:	460c      	mov	r4, r1
 800f204:	2001      	movs	r0, #1
 800f206:	e7a8      	b.n	800f15a <_vfiprintf_r+0xfe>
 800f208:	2300      	movs	r3, #0
 800f20a:	3401      	adds	r4, #1
 800f20c:	9305      	str	r3, [sp, #20]
 800f20e:	4619      	mov	r1, r3
 800f210:	f04f 0c0a 	mov.w	ip, #10
 800f214:	4620      	mov	r0, r4
 800f216:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f21a:	3a30      	subs	r2, #48	@ 0x30
 800f21c:	2a09      	cmp	r2, #9
 800f21e:	d903      	bls.n	800f228 <_vfiprintf_r+0x1cc>
 800f220:	2b00      	cmp	r3, #0
 800f222:	d0c6      	beq.n	800f1b2 <_vfiprintf_r+0x156>
 800f224:	9105      	str	r1, [sp, #20]
 800f226:	e7c4      	b.n	800f1b2 <_vfiprintf_r+0x156>
 800f228:	fb0c 2101 	mla	r1, ip, r1, r2
 800f22c:	4604      	mov	r4, r0
 800f22e:	2301      	movs	r3, #1
 800f230:	e7f0      	b.n	800f214 <_vfiprintf_r+0x1b8>
 800f232:	ab03      	add	r3, sp, #12
 800f234:	9300      	str	r3, [sp, #0]
 800f236:	462a      	mov	r2, r5
 800f238:	4b12      	ldr	r3, [pc, #72]	@ (800f284 <_vfiprintf_r+0x228>)
 800f23a:	a904      	add	r1, sp, #16
 800f23c:	4630      	mov	r0, r6
 800f23e:	f3af 8000 	nop.w
 800f242:	4607      	mov	r7, r0
 800f244:	1c78      	adds	r0, r7, #1
 800f246:	d1d6      	bne.n	800f1f6 <_vfiprintf_r+0x19a>
 800f248:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f24a:	07d9      	lsls	r1, r3, #31
 800f24c:	d405      	bmi.n	800f25a <_vfiprintf_r+0x1fe>
 800f24e:	89ab      	ldrh	r3, [r5, #12]
 800f250:	059a      	lsls	r2, r3, #22
 800f252:	d402      	bmi.n	800f25a <_vfiprintf_r+0x1fe>
 800f254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f256:	f7ff fe7d 	bl	800ef54 <__retarget_lock_release_recursive>
 800f25a:	89ab      	ldrh	r3, [r5, #12]
 800f25c:	065b      	lsls	r3, r3, #25
 800f25e:	f53f af1f 	bmi.w	800f0a0 <_vfiprintf_r+0x44>
 800f262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f264:	e71e      	b.n	800f0a4 <_vfiprintf_r+0x48>
 800f266:	ab03      	add	r3, sp, #12
 800f268:	9300      	str	r3, [sp, #0]
 800f26a:	462a      	mov	r2, r5
 800f26c:	4b05      	ldr	r3, [pc, #20]	@ (800f284 <_vfiprintf_r+0x228>)
 800f26e:	a904      	add	r1, sp, #16
 800f270:	4630      	mov	r0, r6
 800f272:	f000 f879 	bl	800f368 <_printf_i>
 800f276:	e7e4      	b.n	800f242 <_vfiprintf_r+0x1e6>
 800f278:	0800fffc 	.word	0x0800fffc
 800f27c:	08010006 	.word	0x08010006
 800f280:	00000000 	.word	0x00000000
 800f284:	0800f037 	.word	0x0800f037
 800f288:	08010002 	.word	0x08010002

0800f28c <_printf_common>:
 800f28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f290:	4616      	mov	r6, r2
 800f292:	4698      	mov	r8, r3
 800f294:	688a      	ldr	r2, [r1, #8]
 800f296:	690b      	ldr	r3, [r1, #16]
 800f298:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f29c:	4293      	cmp	r3, r2
 800f29e:	bfb8      	it	lt
 800f2a0:	4613      	movlt	r3, r2
 800f2a2:	6033      	str	r3, [r6, #0]
 800f2a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f2a8:	4607      	mov	r7, r0
 800f2aa:	460c      	mov	r4, r1
 800f2ac:	b10a      	cbz	r2, 800f2b2 <_printf_common+0x26>
 800f2ae:	3301      	adds	r3, #1
 800f2b0:	6033      	str	r3, [r6, #0]
 800f2b2:	6823      	ldr	r3, [r4, #0]
 800f2b4:	0699      	lsls	r1, r3, #26
 800f2b6:	bf42      	ittt	mi
 800f2b8:	6833      	ldrmi	r3, [r6, #0]
 800f2ba:	3302      	addmi	r3, #2
 800f2bc:	6033      	strmi	r3, [r6, #0]
 800f2be:	6825      	ldr	r5, [r4, #0]
 800f2c0:	f015 0506 	ands.w	r5, r5, #6
 800f2c4:	d106      	bne.n	800f2d4 <_printf_common+0x48>
 800f2c6:	f104 0a19 	add.w	sl, r4, #25
 800f2ca:	68e3      	ldr	r3, [r4, #12]
 800f2cc:	6832      	ldr	r2, [r6, #0]
 800f2ce:	1a9b      	subs	r3, r3, r2
 800f2d0:	42ab      	cmp	r3, r5
 800f2d2:	dc26      	bgt.n	800f322 <_printf_common+0x96>
 800f2d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f2d8:	6822      	ldr	r2, [r4, #0]
 800f2da:	3b00      	subs	r3, #0
 800f2dc:	bf18      	it	ne
 800f2de:	2301      	movne	r3, #1
 800f2e0:	0692      	lsls	r2, r2, #26
 800f2e2:	d42b      	bmi.n	800f33c <_printf_common+0xb0>
 800f2e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f2e8:	4641      	mov	r1, r8
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	47c8      	blx	r9
 800f2ee:	3001      	adds	r0, #1
 800f2f0:	d01e      	beq.n	800f330 <_printf_common+0xa4>
 800f2f2:	6823      	ldr	r3, [r4, #0]
 800f2f4:	6922      	ldr	r2, [r4, #16]
 800f2f6:	f003 0306 	and.w	r3, r3, #6
 800f2fa:	2b04      	cmp	r3, #4
 800f2fc:	bf02      	ittt	eq
 800f2fe:	68e5      	ldreq	r5, [r4, #12]
 800f300:	6833      	ldreq	r3, [r6, #0]
 800f302:	1aed      	subeq	r5, r5, r3
 800f304:	68a3      	ldr	r3, [r4, #8]
 800f306:	bf0c      	ite	eq
 800f308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f30c:	2500      	movne	r5, #0
 800f30e:	4293      	cmp	r3, r2
 800f310:	bfc4      	itt	gt
 800f312:	1a9b      	subgt	r3, r3, r2
 800f314:	18ed      	addgt	r5, r5, r3
 800f316:	2600      	movs	r6, #0
 800f318:	341a      	adds	r4, #26
 800f31a:	42b5      	cmp	r5, r6
 800f31c:	d11a      	bne.n	800f354 <_printf_common+0xc8>
 800f31e:	2000      	movs	r0, #0
 800f320:	e008      	b.n	800f334 <_printf_common+0xa8>
 800f322:	2301      	movs	r3, #1
 800f324:	4652      	mov	r2, sl
 800f326:	4641      	mov	r1, r8
 800f328:	4638      	mov	r0, r7
 800f32a:	47c8      	blx	r9
 800f32c:	3001      	adds	r0, #1
 800f32e:	d103      	bne.n	800f338 <_printf_common+0xac>
 800f330:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f338:	3501      	adds	r5, #1
 800f33a:	e7c6      	b.n	800f2ca <_printf_common+0x3e>
 800f33c:	18e1      	adds	r1, r4, r3
 800f33e:	1c5a      	adds	r2, r3, #1
 800f340:	2030      	movs	r0, #48	@ 0x30
 800f342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f346:	4422      	add	r2, r4
 800f348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f34c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f350:	3302      	adds	r3, #2
 800f352:	e7c7      	b.n	800f2e4 <_printf_common+0x58>
 800f354:	2301      	movs	r3, #1
 800f356:	4622      	mov	r2, r4
 800f358:	4641      	mov	r1, r8
 800f35a:	4638      	mov	r0, r7
 800f35c:	47c8      	blx	r9
 800f35e:	3001      	adds	r0, #1
 800f360:	d0e6      	beq.n	800f330 <_printf_common+0xa4>
 800f362:	3601      	adds	r6, #1
 800f364:	e7d9      	b.n	800f31a <_printf_common+0x8e>
	...

0800f368 <_printf_i>:
 800f368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f36c:	7e0f      	ldrb	r7, [r1, #24]
 800f36e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f370:	2f78      	cmp	r7, #120	@ 0x78
 800f372:	4691      	mov	r9, r2
 800f374:	4680      	mov	r8, r0
 800f376:	460c      	mov	r4, r1
 800f378:	469a      	mov	sl, r3
 800f37a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f37e:	d807      	bhi.n	800f390 <_printf_i+0x28>
 800f380:	2f62      	cmp	r7, #98	@ 0x62
 800f382:	d80a      	bhi.n	800f39a <_printf_i+0x32>
 800f384:	2f00      	cmp	r7, #0
 800f386:	f000 80d2 	beq.w	800f52e <_printf_i+0x1c6>
 800f38a:	2f58      	cmp	r7, #88	@ 0x58
 800f38c:	f000 80b9 	beq.w	800f502 <_printf_i+0x19a>
 800f390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f398:	e03a      	b.n	800f410 <_printf_i+0xa8>
 800f39a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f39e:	2b15      	cmp	r3, #21
 800f3a0:	d8f6      	bhi.n	800f390 <_printf_i+0x28>
 800f3a2:	a101      	add	r1, pc, #4	@ (adr r1, 800f3a8 <_printf_i+0x40>)
 800f3a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f3a8:	0800f401 	.word	0x0800f401
 800f3ac:	0800f415 	.word	0x0800f415
 800f3b0:	0800f391 	.word	0x0800f391
 800f3b4:	0800f391 	.word	0x0800f391
 800f3b8:	0800f391 	.word	0x0800f391
 800f3bc:	0800f391 	.word	0x0800f391
 800f3c0:	0800f415 	.word	0x0800f415
 800f3c4:	0800f391 	.word	0x0800f391
 800f3c8:	0800f391 	.word	0x0800f391
 800f3cc:	0800f391 	.word	0x0800f391
 800f3d0:	0800f391 	.word	0x0800f391
 800f3d4:	0800f515 	.word	0x0800f515
 800f3d8:	0800f43f 	.word	0x0800f43f
 800f3dc:	0800f4cf 	.word	0x0800f4cf
 800f3e0:	0800f391 	.word	0x0800f391
 800f3e4:	0800f391 	.word	0x0800f391
 800f3e8:	0800f537 	.word	0x0800f537
 800f3ec:	0800f391 	.word	0x0800f391
 800f3f0:	0800f43f 	.word	0x0800f43f
 800f3f4:	0800f391 	.word	0x0800f391
 800f3f8:	0800f391 	.word	0x0800f391
 800f3fc:	0800f4d7 	.word	0x0800f4d7
 800f400:	6833      	ldr	r3, [r6, #0]
 800f402:	1d1a      	adds	r2, r3, #4
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	6032      	str	r2, [r6, #0]
 800f408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f40c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f410:	2301      	movs	r3, #1
 800f412:	e09d      	b.n	800f550 <_printf_i+0x1e8>
 800f414:	6833      	ldr	r3, [r6, #0]
 800f416:	6820      	ldr	r0, [r4, #0]
 800f418:	1d19      	adds	r1, r3, #4
 800f41a:	6031      	str	r1, [r6, #0]
 800f41c:	0606      	lsls	r6, r0, #24
 800f41e:	d501      	bpl.n	800f424 <_printf_i+0xbc>
 800f420:	681d      	ldr	r5, [r3, #0]
 800f422:	e003      	b.n	800f42c <_printf_i+0xc4>
 800f424:	0645      	lsls	r5, r0, #25
 800f426:	d5fb      	bpl.n	800f420 <_printf_i+0xb8>
 800f428:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f42c:	2d00      	cmp	r5, #0
 800f42e:	da03      	bge.n	800f438 <_printf_i+0xd0>
 800f430:	232d      	movs	r3, #45	@ 0x2d
 800f432:	426d      	negs	r5, r5
 800f434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f438:	4859      	ldr	r0, [pc, #356]	@ (800f5a0 <_printf_i+0x238>)
 800f43a:	230a      	movs	r3, #10
 800f43c:	e011      	b.n	800f462 <_printf_i+0xfa>
 800f43e:	6821      	ldr	r1, [r4, #0]
 800f440:	6833      	ldr	r3, [r6, #0]
 800f442:	0608      	lsls	r0, r1, #24
 800f444:	f853 5b04 	ldr.w	r5, [r3], #4
 800f448:	d402      	bmi.n	800f450 <_printf_i+0xe8>
 800f44a:	0649      	lsls	r1, r1, #25
 800f44c:	bf48      	it	mi
 800f44e:	b2ad      	uxthmi	r5, r5
 800f450:	2f6f      	cmp	r7, #111	@ 0x6f
 800f452:	4853      	ldr	r0, [pc, #332]	@ (800f5a0 <_printf_i+0x238>)
 800f454:	6033      	str	r3, [r6, #0]
 800f456:	bf14      	ite	ne
 800f458:	230a      	movne	r3, #10
 800f45a:	2308      	moveq	r3, #8
 800f45c:	2100      	movs	r1, #0
 800f45e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f462:	6866      	ldr	r6, [r4, #4]
 800f464:	60a6      	str	r6, [r4, #8]
 800f466:	2e00      	cmp	r6, #0
 800f468:	bfa2      	ittt	ge
 800f46a:	6821      	ldrge	r1, [r4, #0]
 800f46c:	f021 0104 	bicge.w	r1, r1, #4
 800f470:	6021      	strge	r1, [r4, #0]
 800f472:	b90d      	cbnz	r5, 800f478 <_printf_i+0x110>
 800f474:	2e00      	cmp	r6, #0
 800f476:	d04b      	beq.n	800f510 <_printf_i+0x1a8>
 800f478:	4616      	mov	r6, r2
 800f47a:	fbb5 f1f3 	udiv	r1, r5, r3
 800f47e:	fb03 5711 	mls	r7, r3, r1, r5
 800f482:	5dc7      	ldrb	r7, [r0, r7]
 800f484:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f488:	462f      	mov	r7, r5
 800f48a:	42bb      	cmp	r3, r7
 800f48c:	460d      	mov	r5, r1
 800f48e:	d9f4      	bls.n	800f47a <_printf_i+0x112>
 800f490:	2b08      	cmp	r3, #8
 800f492:	d10b      	bne.n	800f4ac <_printf_i+0x144>
 800f494:	6823      	ldr	r3, [r4, #0]
 800f496:	07df      	lsls	r7, r3, #31
 800f498:	d508      	bpl.n	800f4ac <_printf_i+0x144>
 800f49a:	6923      	ldr	r3, [r4, #16]
 800f49c:	6861      	ldr	r1, [r4, #4]
 800f49e:	4299      	cmp	r1, r3
 800f4a0:	bfde      	ittt	le
 800f4a2:	2330      	movle	r3, #48	@ 0x30
 800f4a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f4a8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f4ac:	1b92      	subs	r2, r2, r6
 800f4ae:	6122      	str	r2, [r4, #16]
 800f4b0:	f8cd a000 	str.w	sl, [sp]
 800f4b4:	464b      	mov	r3, r9
 800f4b6:	aa03      	add	r2, sp, #12
 800f4b8:	4621      	mov	r1, r4
 800f4ba:	4640      	mov	r0, r8
 800f4bc:	f7ff fee6 	bl	800f28c <_printf_common>
 800f4c0:	3001      	adds	r0, #1
 800f4c2:	d14a      	bne.n	800f55a <_printf_i+0x1f2>
 800f4c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f4c8:	b004      	add	sp, #16
 800f4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4ce:	6823      	ldr	r3, [r4, #0]
 800f4d0:	f043 0320 	orr.w	r3, r3, #32
 800f4d4:	6023      	str	r3, [r4, #0]
 800f4d6:	4833      	ldr	r0, [pc, #204]	@ (800f5a4 <_printf_i+0x23c>)
 800f4d8:	2778      	movs	r7, #120	@ 0x78
 800f4da:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f4de:	6823      	ldr	r3, [r4, #0]
 800f4e0:	6831      	ldr	r1, [r6, #0]
 800f4e2:	061f      	lsls	r7, r3, #24
 800f4e4:	f851 5b04 	ldr.w	r5, [r1], #4
 800f4e8:	d402      	bmi.n	800f4f0 <_printf_i+0x188>
 800f4ea:	065f      	lsls	r7, r3, #25
 800f4ec:	bf48      	it	mi
 800f4ee:	b2ad      	uxthmi	r5, r5
 800f4f0:	6031      	str	r1, [r6, #0]
 800f4f2:	07d9      	lsls	r1, r3, #31
 800f4f4:	bf44      	itt	mi
 800f4f6:	f043 0320 	orrmi.w	r3, r3, #32
 800f4fa:	6023      	strmi	r3, [r4, #0]
 800f4fc:	b11d      	cbz	r5, 800f506 <_printf_i+0x19e>
 800f4fe:	2310      	movs	r3, #16
 800f500:	e7ac      	b.n	800f45c <_printf_i+0xf4>
 800f502:	4827      	ldr	r0, [pc, #156]	@ (800f5a0 <_printf_i+0x238>)
 800f504:	e7e9      	b.n	800f4da <_printf_i+0x172>
 800f506:	6823      	ldr	r3, [r4, #0]
 800f508:	f023 0320 	bic.w	r3, r3, #32
 800f50c:	6023      	str	r3, [r4, #0]
 800f50e:	e7f6      	b.n	800f4fe <_printf_i+0x196>
 800f510:	4616      	mov	r6, r2
 800f512:	e7bd      	b.n	800f490 <_printf_i+0x128>
 800f514:	6833      	ldr	r3, [r6, #0]
 800f516:	6825      	ldr	r5, [r4, #0]
 800f518:	6961      	ldr	r1, [r4, #20]
 800f51a:	1d18      	adds	r0, r3, #4
 800f51c:	6030      	str	r0, [r6, #0]
 800f51e:	062e      	lsls	r6, r5, #24
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	d501      	bpl.n	800f528 <_printf_i+0x1c0>
 800f524:	6019      	str	r1, [r3, #0]
 800f526:	e002      	b.n	800f52e <_printf_i+0x1c6>
 800f528:	0668      	lsls	r0, r5, #25
 800f52a:	d5fb      	bpl.n	800f524 <_printf_i+0x1bc>
 800f52c:	8019      	strh	r1, [r3, #0]
 800f52e:	2300      	movs	r3, #0
 800f530:	6123      	str	r3, [r4, #16]
 800f532:	4616      	mov	r6, r2
 800f534:	e7bc      	b.n	800f4b0 <_printf_i+0x148>
 800f536:	6833      	ldr	r3, [r6, #0]
 800f538:	1d1a      	adds	r2, r3, #4
 800f53a:	6032      	str	r2, [r6, #0]
 800f53c:	681e      	ldr	r6, [r3, #0]
 800f53e:	6862      	ldr	r2, [r4, #4]
 800f540:	2100      	movs	r1, #0
 800f542:	4630      	mov	r0, r6
 800f544:	f7f0 fe4c 	bl	80001e0 <memchr>
 800f548:	b108      	cbz	r0, 800f54e <_printf_i+0x1e6>
 800f54a:	1b80      	subs	r0, r0, r6
 800f54c:	6060      	str	r0, [r4, #4]
 800f54e:	6863      	ldr	r3, [r4, #4]
 800f550:	6123      	str	r3, [r4, #16]
 800f552:	2300      	movs	r3, #0
 800f554:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f558:	e7aa      	b.n	800f4b0 <_printf_i+0x148>
 800f55a:	6923      	ldr	r3, [r4, #16]
 800f55c:	4632      	mov	r2, r6
 800f55e:	4649      	mov	r1, r9
 800f560:	4640      	mov	r0, r8
 800f562:	47d0      	blx	sl
 800f564:	3001      	adds	r0, #1
 800f566:	d0ad      	beq.n	800f4c4 <_printf_i+0x15c>
 800f568:	6823      	ldr	r3, [r4, #0]
 800f56a:	079b      	lsls	r3, r3, #30
 800f56c:	d413      	bmi.n	800f596 <_printf_i+0x22e>
 800f56e:	68e0      	ldr	r0, [r4, #12]
 800f570:	9b03      	ldr	r3, [sp, #12]
 800f572:	4298      	cmp	r0, r3
 800f574:	bfb8      	it	lt
 800f576:	4618      	movlt	r0, r3
 800f578:	e7a6      	b.n	800f4c8 <_printf_i+0x160>
 800f57a:	2301      	movs	r3, #1
 800f57c:	4632      	mov	r2, r6
 800f57e:	4649      	mov	r1, r9
 800f580:	4640      	mov	r0, r8
 800f582:	47d0      	blx	sl
 800f584:	3001      	adds	r0, #1
 800f586:	d09d      	beq.n	800f4c4 <_printf_i+0x15c>
 800f588:	3501      	adds	r5, #1
 800f58a:	68e3      	ldr	r3, [r4, #12]
 800f58c:	9903      	ldr	r1, [sp, #12]
 800f58e:	1a5b      	subs	r3, r3, r1
 800f590:	42ab      	cmp	r3, r5
 800f592:	dcf2      	bgt.n	800f57a <_printf_i+0x212>
 800f594:	e7eb      	b.n	800f56e <_printf_i+0x206>
 800f596:	2500      	movs	r5, #0
 800f598:	f104 0619 	add.w	r6, r4, #25
 800f59c:	e7f5      	b.n	800f58a <_printf_i+0x222>
 800f59e:	bf00      	nop
 800f5a0:	0801000d 	.word	0x0801000d
 800f5a4:	0801001e 	.word	0x0801001e

0800f5a8 <__sflush_r>:
 800f5a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f5ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5b0:	0716      	lsls	r6, r2, #28
 800f5b2:	4605      	mov	r5, r0
 800f5b4:	460c      	mov	r4, r1
 800f5b6:	d454      	bmi.n	800f662 <__sflush_r+0xba>
 800f5b8:	684b      	ldr	r3, [r1, #4]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	dc02      	bgt.n	800f5c4 <__sflush_r+0x1c>
 800f5be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	dd48      	ble.n	800f656 <__sflush_r+0xae>
 800f5c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f5c6:	2e00      	cmp	r6, #0
 800f5c8:	d045      	beq.n	800f656 <__sflush_r+0xae>
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f5d0:	682f      	ldr	r7, [r5, #0]
 800f5d2:	6a21      	ldr	r1, [r4, #32]
 800f5d4:	602b      	str	r3, [r5, #0]
 800f5d6:	d030      	beq.n	800f63a <__sflush_r+0x92>
 800f5d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f5da:	89a3      	ldrh	r3, [r4, #12]
 800f5dc:	0759      	lsls	r1, r3, #29
 800f5de:	d505      	bpl.n	800f5ec <__sflush_r+0x44>
 800f5e0:	6863      	ldr	r3, [r4, #4]
 800f5e2:	1ad2      	subs	r2, r2, r3
 800f5e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f5e6:	b10b      	cbz	r3, 800f5ec <__sflush_r+0x44>
 800f5e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f5ea:	1ad2      	subs	r2, r2, r3
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f5f0:	6a21      	ldr	r1, [r4, #32]
 800f5f2:	4628      	mov	r0, r5
 800f5f4:	47b0      	blx	r6
 800f5f6:	1c43      	adds	r3, r0, #1
 800f5f8:	89a3      	ldrh	r3, [r4, #12]
 800f5fa:	d106      	bne.n	800f60a <__sflush_r+0x62>
 800f5fc:	6829      	ldr	r1, [r5, #0]
 800f5fe:	291d      	cmp	r1, #29
 800f600:	d82b      	bhi.n	800f65a <__sflush_r+0xb2>
 800f602:	4a2a      	ldr	r2, [pc, #168]	@ (800f6ac <__sflush_r+0x104>)
 800f604:	410a      	asrs	r2, r1
 800f606:	07d6      	lsls	r6, r2, #31
 800f608:	d427      	bmi.n	800f65a <__sflush_r+0xb2>
 800f60a:	2200      	movs	r2, #0
 800f60c:	6062      	str	r2, [r4, #4]
 800f60e:	04d9      	lsls	r1, r3, #19
 800f610:	6922      	ldr	r2, [r4, #16]
 800f612:	6022      	str	r2, [r4, #0]
 800f614:	d504      	bpl.n	800f620 <__sflush_r+0x78>
 800f616:	1c42      	adds	r2, r0, #1
 800f618:	d101      	bne.n	800f61e <__sflush_r+0x76>
 800f61a:	682b      	ldr	r3, [r5, #0]
 800f61c:	b903      	cbnz	r3, 800f620 <__sflush_r+0x78>
 800f61e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f620:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f622:	602f      	str	r7, [r5, #0]
 800f624:	b1b9      	cbz	r1, 800f656 <__sflush_r+0xae>
 800f626:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f62a:	4299      	cmp	r1, r3
 800f62c:	d002      	beq.n	800f634 <__sflush_r+0x8c>
 800f62e:	4628      	mov	r0, r5
 800f630:	f7ff fca0 	bl	800ef74 <_free_r>
 800f634:	2300      	movs	r3, #0
 800f636:	6363      	str	r3, [r4, #52]	@ 0x34
 800f638:	e00d      	b.n	800f656 <__sflush_r+0xae>
 800f63a:	2301      	movs	r3, #1
 800f63c:	4628      	mov	r0, r5
 800f63e:	47b0      	blx	r6
 800f640:	4602      	mov	r2, r0
 800f642:	1c50      	adds	r0, r2, #1
 800f644:	d1c9      	bne.n	800f5da <__sflush_r+0x32>
 800f646:	682b      	ldr	r3, [r5, #0]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d0c6      	beq.n	800f5da <__sflush_r+0x32>
 800f64c:	2b1d      	cmp	r3, #29
 800f64e:	d001      	beq.n	800f654 <__sflush_r+0xac>
 800f650:	2b16      	cmp	r3, #22
 800f652:	d11e      	bne.n	800f692 <__sflush_r+0xea>
 800f654:	602f      	str	r7, [r5, #0]
 800f656:	2000      	movs	r0, #0
 800f658:	e022      	b.n	800f6a0 <__sflush_r+0xf8>
 800f65a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f65e:	b21b      	sxth	r3, r3
 800f660:	e01b      	b.n	800f69a <__sflush_r+0xf2>
 800f662:	690f      	ldr	r7, [r1, #16]
 800f664:	2f00      	cmp	r7, #0
 800f666:	d0f6      	beq.n	800f656 <__sflush_r+0xae>
 800f668:	0793      	lsls	r3, r2, #30
 800f66a:	680e      	ldr	r6, [r1, #0]
 800f66c:	bf08      	it	eq
 800f66e:	694b      	ldreq	r3, [r1, #20]
 800f670:	600f      	str	r7, [r1, #0]
 800f672:	bf18      	it	ne
 800f674:	2300      	movne	r3, #0
 800f676:	eba6 0807 	sub.w	r8, r6, r7
 800f67a:	608b      	str	r3, [r1, #8]
 800f67c:	f1b8 0f00 	cmp.w	r8, #0
 800f680:	dde9      	ble.n	800f656 <__sflush_r+0xae>
 800f682:	6a21      	ldr	r1, [r4, #32]
 800f684:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f686:	4643      	mov	r3, r8
 800f688:	463a      	mov	r2, r7
 800f68a:	4628      	mov	r0, r5
 800f68c:	47b0      	blx	r6
 800f68e:	2800      	cmp	r0, #0
 800f690:	dc08      	bgt.n	800f6a4 <__sflush_r+0xfc>
 800f692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f69a:	81a3      	strh	r3, [r4, #12]
 800f69c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6a4:	4407      	add	r7, r0
 800f6a6:	eba8 0800 	sub.w	r8, r8, r0
 800f6aa:	e7e7      	b.n	800f67c <__sflush_r+0xd4>
 800f6ac:	dfbffffe 	.word	0xdfbffffe

0800f6b0 <_fflush_r>:
 800f6b0:	b538      	push	{r3, r4, r5, lr}
 800f6b2:	690b      	ldr	r3, [r1, #16]
 800f6b4:	4605      	mov	r5, r0
 800f6b6:	460c      	mov	r4, r1
 800f6b8:	b913      	cbnz	r3, 800f6c0 <_fflush_r+0x10>
 800f6ba:	2500      	movs	r5, #0
 800f6bc:	4628      	mov	r0, r5
 800f6be:	bd38      	pop	{r3, r4, r5, pc}
 800f6c0:	b118      	cbz	r0, 800f6ca <_fflush_r+0x1a>
 800f6c2:	6a03      	ldr	r3, [r0, #32]
 800f6c4:	b90b      	cbnz	r3, 800f6ca <_fflush_r+0x1a>
 800f6c6:	f7ff fb43 	bl	800ed50 <__sinit>
 800f6ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d0f3      	beq.n	800f6ba <_fflush_r+0xa>
 800f6d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f6d4:	07d0      	lsls	r0, r2, #31
 800f6d6:	d404      	bmi.n	800f6e2 <_fflush_r+0x32>
 800f6d8:	0599      	lsls	r1, r3, #22
 800f6da:	d402      	bmi.n	800f6e2 <_fflush_r+0x32>
 800f6dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6de:	f7ff fc38 	bl	800ef52 <__retarget_lock_acquire_recursive>
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	4621      	mov	r1, r4
 800f6e6:	f7ff ff5f 	bl	800f5a8 <__sflush_r>
 800f6ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6ec:	07da      	lsls	r2, r3, #31
 800f6ee:	4605      	mov	r5, r0
 800f6f0:	d4e4      	bmi.n	800f6bc <_fflush_r+0xc>
 800f6f2:	89a3      	ldrh	r3, [r4, #12]
 800f6f4:	059b      	lsls	r3, r3, #22
 800f6f6:	d4e1      	bmi.n	800f6bc <_fflush_r+0xc>
 800f6f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6fa:	f7ff fc2b 	bl	800ef54 <__retarget_lock_release_recursive>
 800f6fe:	e7dd      	b.n	800f6bc <_fflush_r+0xc>

0800f700 <__sread>:
 800f700:	b510      	push	{r4, lr}
 800f702:	460c      	mov	r4, r1
 800f704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f708:	f000 f9ac 	bl	800fa64 <_read_r>
 800f70c:	2800      	cmp	r0, #0
 800f70e:	bfab      	itete	ge
 800f710:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f712:	89a3      	ldrhlt	r3, [r4, #12]
 800f714:	181b      	addge	r3, r3, r0
 800f716:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f71a:	bfac      	ite	ge
 800f71c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f71e:	81a3      	strhlt	r3, [r4, #12]
 800f720:	bd10      	pop	{r4, pc}

0800f722 <__swrite>:
 800f722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f726:	461f      	mov	r7, r3
 800f728:	898b      	ldrh	r3, [r1, #12]
 800f72a:	05db      	lsls	r3, r3, #23
 800f72c:	4605      	mov	r5, r0
 800f72e:	460c      	mov	r4, r1
 800f730:	4616      	mov	r6, r2
 800f732:	d505      	bpl.n	800f740 <__swrite+0x1e>
 800f734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f738:	2302      	movs	r3, #2
 800f73a:	2200      	movs	r2, #0
 800f73c:	f000 f980 	bl	800fa40 <_lseek_r>
 800f740:	89a3      	ldrh	r3, [r4, #12]
 800f742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f746:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f74a:	81a3      	strh	r3, [r4, #12]
 800f74c:	4632      	mov	r2, r6
 800f74e:	463b      	mov	r3, r7
 800f750:	4628      	mov	r0, r5
 800f752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f756:	f000 b997 	b.w	800fa88 <_write_r>

0800f75a <__sseek>:
 800f75a:	b510      	push	{r4, lr}
 800f75c:	460c      	mov	r4, r1
 800f75e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f762:	f000 f96d 	bl	800fa40 <_lseek_r>
 800f766:	1c43      	adds	r3, r0, #1
 800f768:	89a3      	ldrh	r3, [r4, #12]
 800f76a:	bf15      	itete	ne
 800f76c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f76e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f772:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f776:	81a3      	strheq	r3, [r4, #12]
 800f778:	bf18      	it	ne
 800f77a:	81a3      	strhne	r3, [r4, #12]
 800f77c:	bd10      	pop	{r4, pc}

0800f77e <__sclose>:
 800f77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f782:	f000 b92b 	b.w	800f9dc <_close_r>

0800f786 <__swbuf_r>:
 800f786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f788:	460e      	mov	r6, r1
 800f78a:	4614      	mov	r4, r2
 800f78c:	4605      	mov	r5, r0
 800f78e:	b118      	cbz	r0, 800f798 <__swbuf_r+0x12>
 800f790:	6a03      	ldr	r3, [r0, #32]
 800f792:	b90b      	cbnz	r3, 800f798 <__swbuf_r+0x12>
 800f794:	f7ff fadc 	bl	800ed50 <__sinit>
 800f798:	69a3      	ldr	r3, [r4, #24]
 800f79a:	60a3      	str	r3, [r4, #8]
 800f79c:	89a3      	ldrh	r3, [r4, #12]
 800f79e:	071a      	lsls	r2, r3, #28
 800f7a0:	d501      	bpl.n	800f7a6 <__swbuf_r+0x20>
 800f7a2:	6923      	ldr	r3, [r4, #16]
 800f7a4:	b943      	cbnz	r3, 800f7b8 <__swbuf_r+0x32>
 800f7a6:	4621      	mov	r1, r4
 800f7a8:	4628      	mov	r0, r5
 800f7aa:	f000 f82b 	bl	800f804 <__swsetup_r>
 800f7ae:	b118      	cbz	r0, 800f7b8 <__swbuf_r+0x32>
 800f7b0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f7b4:	4638      	mov	r0, r7
 800f7b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7b8:	6823      	ldr	r3, [r4, #0]
 800f7ba:	6922      	ldr	r2, [r4, #16]
 800f7bc:	1a98      	subs	r0, r3, r2
 800f7be:	6963      	ldr	r3, [r4, #20]
 800f7c0:	b2f6      	uxtb	r6, r6
 800f7c2:	4283      	cmp	r3, r0
 800f7c4:	4637      	mov	r7, r6
 800f7c6:	dc05      	bgt.n	800f7d4 <__swbuf_r+0x4e>
 800f7c8:	4621      	mov	r1, r4
 800f7ca:	4628      	mov	r0, r5
 800f7cc:	f7ff ff70 	bl	800f6b0 <_fflush_r>
 800f7d0:	2800      	cmp	r0, #0
 800f7d2:	d1ed      	bne.n	800f7b0 <__swbuf_r+0x2a>
 800f7d4:	68a3      	ldr	r3, [r4, #8]
 800f7d6:	3b01      	subs	r3, #1
 800f7d8:	60a3      	str	r3, [r4, #8]
 800f7da:	6823      	ldr	r3, [r4, #0]
 800f7dc:	1c5a      	adds	r2, r3, #1
 800f7de:	6022      	str	r2, [r4, #0]
 800f7e0:	701e      	strb	r6, [r3, #0]
 800f7e2:	6962      	ldr	r2, [r4, #20]
 800f7e4:	1c43      	adds	r3, r0, #1
 800f7e6:	429a      	cmp	r2, r3
 800f7e8:	d004      	beq.n	800f7f4 <__swbuf_r+0x6e>
 800f7ea:	89a3      	ldrh	r3, [r4, #12]
 800f7ec:	07db      	lsls	r3, r3, #31
 800f7ee:	d5e1      	bpl.n	800f7b4 <__swbuf_r+0x2e>
 800f7f0:	2e0a      	cmp	r6, #10
 800f7f2:	d1df      	bne.n	800f7b4 <__swbuf_r+0x2e>
 800f7f4:	4621      	mov	r1, r4
 800f7f6:	4628      	mov	r0, r5
 800f7f8:	f7ff ff5a 	bl	800f6b0 <_fflush_r>
 800f7fc:	2800      	cmp	r0, #0
 800f7fe:	d0d9      	beq.n	800f7b4 <__swbuf_r+0x2e>
 800f800:	e7d6      	b.n	800f7b0 <__swbuf_r+0x2a>
	...

0800f804 <__swsetup_r>:
 800f804:	b538      	push	{r3, r4, r5, lr}
 800f806:	4b29      	ldr	r3, [pc, #164]	@ (800f8ac <__swsetup_r+0xa8>)
 800f808:	4605      	mov	r5, r0
 800f80a:	6818      	ldr	r0, [r3, #0]
 800f80c:	460c      	mov	r4, r1
 800f80e:	b118      	cbz	r0, 800f818 <__swsetup_r+0x14>
 800f810:	6a03      	ldr	r3, [r0, #32]
 800f812:	b90b      	cbnz	r3, 800f818 <__swsetup_r+0x14>
 800f814:	f7ff fa9c 	bl	800ed50 <__sinit>
 800f818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f81c:	0719      	lsls	r1, r3, #28
 800f81e:	d422      	bmi.n	800f866 <__swsetup_r+0x62>
 800f820:	06da      	lsls	r2, r3, #27
 800f822:	d407      	bmi.n	800f834 <__swsetup_r+0x30>
 800f824:	2209      	movs	r2, #9
 800f826:	602a      	str	r2, [r5, #0]
 800f828:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f82c:	81a3      	strh	r3, [r4, #12]
 800f82e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f832:	e033      	b.n	800f89c <__swsetup_r+0x98>
 800f834:	0758      	lsls	r0, r3, #29
 800f836:	d512      	bpl.n	800f85e <__swsetup_r+0x5a>
 800f838:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f83a:	b141      	cbz	r1, 800f84e <__swsetup_r+0x4a>
 800f83c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f840:	4299      	cmp	r1, r3
 800f842:	d002      	beq.n	800f84a <__swsetup_r+0x46>
 800f844:	4628      	mov	r0, r5
 800f846:	f7ff fb95 	bl	800ef74 <_free_r>
 800f84a:	2300      	movs	r3, #0
 800f84c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f84e:	89a3      	ldrh	r3, [r4, #12]
 800f850:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f854:	81a3      	strh	r3, [r4, #12]
 800f856:	2300      	movs	r3, #0
 800f858:	6063      	str	r3, [r4, #4]
 800f85a:	6923      	ldr	r3, [r4, #16]
 800f85c:	6023      	str	r3, [r4, #0]
 800f85e:	89a3      	ldrh	r3, [r4, #12]
 800f860:	f043 0308 	orr.w	r3, r3, #8
 800f864:	81a3      	strh	r3, [r4, #12]
 800f866:	6923      	ldr	r3, [r4, #16]
 800f868:	b94b      	cbnz	r3, 800f87e <__swsetup_r+0x7a>
 800f86a:	89a3      	ldrh	r3, [r4, #12]
 800f86c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f874:	d003      	beq.n	800f87e <__swsetup_r+0x7a>
 800f876:	4621      	mov	r1, r4
 800f878:	4628      	mov	r0, r5
 800f87a:	f000 f83f 	bl	800f8fc <__smakebuf_r>
 800f87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f882:	f013 0201 	ands.w	r2, r3, #1
 800f886:	d00a      	beq.n	800f89e <__swsetup_r+0x9a>
 800f888:	2200      	movs	r2, #0
 800f88a:	60a2      	str	r2, [r4, #8]
 800f88c:	6962      	ldr	r2, [r4, #20]
 800f88e:	4252      	negs	r2, r2
 800f890:	61a2      	str	r2, [r4, #24]
 800f892:	6922      	ldr	r2, [r4, #16]
 800f894:	b942      	cbnz	r2, 800f8a8 <__swsetup_r+0xa4>
 800f896:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f89a:	d1c5      	bne.n	800f828 <__swsetup_r+0x24>
 800f89c:	bd38      	pop	{r3, r4, r5, pc}
 800f89e:	0799      	lsls	r1, r3, #30
 800f8a0:	bf58      	it	pl
 800f8a2:	6962      	ldrpl	r2, [r4, #20]
 800f8a4:	60a2      	str	r2, [r4, #8]
 800f8a6:	e7f4      	b.n	800f892 <__swsetup_r+0x8e>
 800f8a8:	2000      	movs	r0, #0
 800f8aa:	e7f7      	b.n	800f89c <__swsetup_r+0x98>
 800f8ac:	2000056c 	.word	0x2000056c

0800f8b0 <__swhatbuf_r>:
 800f8b0:	b570      	push	{r4, r5, r6, lr}
 800f8b2:	460c      	mov	r4, r1
 800f8b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8b8:	2900      	cmp	r1, #0
 800f8ba:	b096      	sub	sp, #88	@ 0x58
 800f8bc:	4615      	mov	r5, r2
 800f8be:	461e      	mov	r6, r3
 800f8c0:	da0d      	bge.n	800f8de <__swhatbuf_r+0x2e>
 800f8c2:	89a3      	ldrh	r3, [r4, #12]
 800f8c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f8c8:	f04f 0100 	mov.w	r1, #0
 800f8cc:	bf14      	ite	ne
 800f8ce:	2340      	movne	r3, #64	@ 0x40
 800f8d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f8d4:	2000      	movs	r0, #0
 800f8d6:	6031      	str	r1, [r6, #0]
 800f8d8:	602b      	str	r3, [r5, #0]
 800f8da:	b016      	add	sp, #88	@ 0x58
 800f8dc:	bd70      	pop	{r4, r5, r6, pc}
 800f8de:	466a      	mov	r2, sp
 800f8e0:	f000 f88c 	bl	800f9fc <_fstat_r>
 800f8e4:	2800      	cmp	r0, #0
 800f8e6:	dbec      	blt.n	800f8c2 <__swhatbuf_r+0x12>
 800f8e8:	9901      	ldr	r1, [sp, #4]
 800f8ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f8ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f8f2:	4259      	negs	r1, r3
 800f8f4:	4159      	adcs	r1, r3
 800f8f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f8fa:	e7eb      	b.n	800f8d4 <__swhatbuf_r+0x24>

0800f8fc <__smakebuf_r>:
 800f8fc:	898b      	ldrh	r3, [r1, #12]
 800f8fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f900:	079d      	lsls	r5, r3, #30
 800f902:	4606      	mov	r6, r0
 800f904:	460c      	mov	r4, r1
 800f906:	d507      	bpl.n	800f918 <__smakebuf_r+0x1c>
 800f908:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f90c:	6023      	str	r3, [r4, #0]
 800f90e:	6123      	str	r3, [r4, #16]
 800f910:	2301      	movs	r3, #1
 800f912:	6163      	str	r3, [r4, #20]
 800f914:	b003      	add	sp, #12
 800f916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f918:	ab01      	add	r3, sp, #4
 800f91a:	466a      	mov	r2, sp
 800f91c:	f7ff ffc8 	bl	800f8b0 <__swhatbuf_r>
 800f920:	9f00      	ldr	r7, [sp, #0]
 800f922:	4605      	mov	r5, r0
 800f924:	4639      	mov	r1, r7
 800f926:	4630      	mov	r0, r6
 800f928:	f7ff f8fa 	bl	800eb20 <_malloc_r>
 800f92c:	b948      	cbnz	r0, 800f942 <__smakebuf_r+0x46>
 800f92e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f932:	059a      	lsls	r2, r3, #22
 800f934:	d4ee      	bmi.n	800f914 <__smakebuf_r+0x18>
 800f936:	f023 0303 	bic.w	r3, r3, #3
 800f93a:	f043 0302 	orr.w	r3, r3, #2
 800f93e:	81a3      	strh	r3, [r4, #12]
 800f940:	e7e2      	b.n	800f908 <__smakebuf_r+0xc>
 800f942:	89a3      	ldrh	r3, [r4, #12]
 800f944:	6020      	str	r0, [r4, #0]
 800f946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f94a:	81a3      	strh	r3, [r4, #12]
 800f94c:	9b01      	ldr	r3, [sp, #4]
 800f94e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f952:	b15b      	cbz	r3, 800f96c <__smakebuf_r+0x70>
 800f954:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f958:	4630      	mov	r0, r6
 800f95a:	f000 f861 	bl	800fa20 <_isatty_r>
 800f95e:	b128      	cbz	r0, 800f96c <__smakebuf_r+0x70>
 800f960:	89a3      	ldrh	r3, [r4, #12]
 800f962:	f023 0303 	bic.w	r3, r3, #3
 800f966:	f043 0301 	orr.w	r3, r3, #1
 800f96a:	81a3      	strh	r3, [r4, #12]
 800f96c:	89a3      	ldrh	r3, [r4, #12]
 800f96e:	431d      	orrs	r5, r3
 800f970:	81a5      	strh	r5, [r4, #12]
 800f972:	e7cf      	b.n	800f914 <__smakebuf_r+0x18>

0800f974 <_putc_r>:
 800f974:	b570      	push	{r4, r5, r6, lr}
 800f976:	460d      	mov	r5, r1
 800f978:	4614      	mov	r4, r2
 800f97a:	4606      	mov	r6, r0
 800f97c:	b118      	cbz	r0, 800f986 <_putc_r+0x12>
 800f97e:	6a03      	ldr	r3, [r0, #32]
 800f980:	b90b      	cbnz	r3, 800f986 <_putc_r+0x12>
 800f982:	f7ff f9e5 	bl	800ed50 <__sinit>
 800f986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f988:	07d8      	lsls	r0, r3, #31
 800f98a:	d405      	bmi.n	800f998 <_putc_r+0x24>
 800f98c:	89a3      	ldrh	r3, [r4, #12]
 800f98e:	0599      	lsls	r1, r3, #22
 800f990:	d402      	bmi.n	800f998 <_putc_r+0x24>
 800f992:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f994:	f7ff fadd 	bl	800ef52 <__retarget_lock_acquire_recursive>
 800f998:	68a3      	ldr	r3, [r4, #8]
 800f99a:	3b01      	subs	r3, #1
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	60a3      	str	r3, [r4, #8]
 800f9a0:	da05      	bge.n	800f9ae <_putc_r+0x3a>
 800f9a2:	69a2      	ldr	r2, [r4, #24]
 800f9a4:	4293      	cmp	r3, r2
 800f9a6:	db12      	blt.n	800f9ce <_putc_r+0x5a>
 800f9a8:	b2eb      	uxtb	r3, r5
 800f9aa:	2b0a      	cmp	r3, #10
 800f9ac:	d00f      	beq.n	800f9ce <_putc_r+0x5a>
 800f9ae:	6823      	ldr	r3, [r4, #0]
 800f9b0:	1c5a      	adds	r2, r3, #1
 800f9b2:	6022      	str	r2, [r4, #0]
 800f9b4:	701d      	strb	r5, [r3, #0]
 800f9b6:	b2ed      	uxtb	r5, r5
 800f9b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f9ba:	07da      	lsls	r2, r3, #31
 800f9bc:	d405      	bmi.n	800f9ca <_putc_r+0x56>
 800f9be:	89a3      	ldrh	r3, [r4, #12]
 800f9c0:	059b      	lsls	r3, r3, #22
 800f9c2:	d402      	bmi.n	800f9ca <_putc_r+0x56>
 800f9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f9c6:	f7ff fac5 	bl	800ef54 <__retarget_lock_release_recursive>
 800f9ca:	4628      	mov	r0, r5
 800f9cc:	bd70      	pop	{r4, r5, r6, pc}
 800f9ce:	4629      	mov	r1, r5
 800f9d0:	4622      	mov	r2, r4
 800f9d2:	4630      	mov	r0, r6
 800f9d4:	f7ff fed7 	bl	800f786 <__swbuf_r>
 800f9d8:	4605      	mov	r5, r0
 800f9da:	e7ed      	b.n	800f9b8 <_putc_r+0x44>

0800f9dc <_close_r>:
 800f9dc:	b538      	push	{r3, r4, r5, lr}
 800f9de:	4d06      	ldr	r5, [pc, #24]	@ (800f9f8 <_close_r+0x1c>)
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	4604      	mov	r4, r0
 800f9e4:	4608      	mov	r0, r1
 800f9e6:	602b      	str	r3, [r5, #0]
 800f9e8:	f7f8 ffe7 	bl	80089ba <_close>
 800f9ec:	1c43      	adds	r3, r0, #1
 800f9ee:	d102      	bne.n	800f9f6 <_close_r+0x1a>
 800f9f0:	682b      	ldr	r3, [r5, #0]
 800f9f2:	b103      	cbz	r3, 800f9f6 <_close_r+0x1a>
 800f9f4:	6023      	str	r3, [r4, #0]
 800f9f6:	bd38      	pop	{r3, r4, r5, pc}
 800f9f8:	2000138c 	.word	0x2000138c

0800f9fc <_fstat_r>:
 800f9fc:	b538      	push	{r3, r4, r5, lr}
 800f9fe:	4d07      	ldr	r5, [pc, #28]	@ (800fa1c <_fstat_r+0x20>)
 800fa00:	2300      	movs	r3, #0
 800fa02:	4604      	mov	r4, r0
 800fa04:	4608      	mov	r0, r1
 800fa06:	4611      	mov	r1, r2
 800fa08:	602b      	str	r3, [r5, #0]
 800fa0a:	f7f8 ffe2 	bl	80089d2 <_fstat>
 800fa0e:	1c43      	adds	r3, r0, #1
 800fa10:	d102      	bne.n	800fa18 <_fstat_r+0x1c>
 800fa12:	682b      	ldr	r3, [r5, #0]
 800fa14:	b103      	cbz	r3, 800fa18 <_fstat_r+0x1c>
 800fa16:	6023      	str	r3, [r4, #0]
 800fa18:	bd38      	pop	{r3, r4, r5, pc}
 800fa1a:	bf00      	nop
 800fa1c:	2000138c 	.word	0x2000138c

0800fa20 <_isatty_r>:
 800fa20:	b538      	push	{r3, r4, r5, lr}
 800fa22:	4d06      	ldr	r5, [pc, #24]	@ (800fa3c <_isatty_r+0x1c>)
 800fa24:	2300      	movs	r3, #0
 800fa26:	4604      	mov	r4, r0
 800fa28:	4608      	mov	r0, r1
 800fa2a:	602b      	str	r3, [r5, #0]
 800fa2c:	f7f8 ffe1 	bl	80089f2 <_isatty>
 800fa30:	1c43      	adds	r3, r0, #1
 800fa32:	d102      	bne.n	800fa3a <_isatty_r+0x1a>
 800fa34:	682b      	ldr	r3, [r5, #0]
 800fa36:	b103      	cbz	r3, 800fa3a <_isatty_r+0x1a>
 800fa38:	6023      	str	r3, [r4, #0]
 800fa3a:	bd38      	pop	{r3, r4, r5, pc}
 800fa3c:	2000138c 	.word	0x2000138c

0800fa40 <_lseek_r>:
 800fa40:	b538      	push	{r3, r4, r5, lr}
 800fa42:	4d07      	ldr	r5, [pc, #28]	@ (800fa60 <_lseek_r+0x20>)
 800fa44:	4604      	mov	r4, r0
 800fa46:	4608      	mov	r0, r1
 800fa48:	4611      	mov	r1, r2
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	602a      	str	r2, [r5, #0]
 800fa4e:	461a      	mov	r2, r3
 800fa50:	f7f8 ffda 	bl	8008a08 <_lseek>
 800fa54:	1c43      	adds	r3, r0, #1
 800fa56:	d102      	bne.n	800fa5e <_lseek_r+0x1e>
 800fa58:	682b      	ldr	r3, [r5, #0]
 800fa5a:	b103      	cbz	r3, 800fa5e <_lseek_r+0x1e>
 800fa5c:	6023      	str	r3, [r4, #0]
 800fa5e:	bd38      	pop	{r3, r4, r5, pc}
 800fa60:	2000138c 	.word	0x2000138c

0800fa64 <_read_r>:
 800fa64:	b538      	push	{r3, r4, r5, lr}
 800fa66:	4d07      	ldr	r5, [pc, #28]	@ (800fa84 <_read_r+0x20>)
 800fa68:	4604      	mov	r4, r0
 800fa6a:	4608      	mov	r0, r1
 800fa6c:	4611      	mov	r1, r2
 800fa6e:	2200      	movs	r2, #0
 800fa70:	602a      	str	r2, [r5, #0]
 800fa72:	461a      	mov	r2, r3
 800fa74:	f7f8 ff68 	bl	8008948 <_read>
 800fa78:	1c43      	adds	r3, r0, #1
 800fa7a:	d102      	bne.n	800fa82 <_read_r+0x1e>
 800fa7c:	682b      	ldr	r3, [r5, #0]
 800fa7e:	b103      	cbz	r3, 800fa82 <_read_r+0x1e>
 800fa80:	6023      	str	r3, [r4, #0]
 800fa82:	bd38      	pop	{r3, r4, r5, pc}
 800fa84:	2000138c 	.word	0x2000138c

0800fa88 <_write_r>:
 800fa88:	b538      	push	{r3, r4, r5, lr}
 800fa8a:	4d07      	ldr	r5, [pc, #28]	@ (800faa8 <_write_r+0x20>)
 800fa8c:	4604      	mov	r4, r0
 800fa8e:	4608      	mov	r0, r1
 800fa90:	4611      	mov	r1, r2
 800fa92:	2200      	movs	r2, #0
 800fa94:	602a      	str	r2, [r5, #0]
 800fa96:	461a      	mov	r2, r3
 800fa98:	f7f8 ff73 	bl	8008982 <_write>
 800fa9c:	1c43      	adds	r3, r0, #1
 800fa9e:	d102      	bne.n	800faa6 <_write_r+0x1e>
 800faa0:	682b      	ldr	r3, [r5, #0]
 800faa2:	b103      	cbz	r3, 800faa6 <_write_r+0x1e>
 800faa4:	6023      	str	r3, [r4, #0]
 800faa6:	bd38      	pop	{r3, r4, r5, pc}
 800faa8:	2000138c 	.word	0x2000138c

0800faac <_init>:
 800faac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faae:	bf00      	nop
 800fab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fab2:	bc08      	pop	{r3}
 800fab4:	469e      	mov	lr, r3
 800fab6:	4770      	bx	lr

0800fab8 <_fini>:
 800fab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faba:	bf00      	nop
 800fabc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fabe:	bc08      	pop	{r3}
 800fac0:	469e      	mov	lr, r3
 800fac2:	4770      	bx	lr
