INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jakub/Desktop/vut_fekt/bajkalarka/zaloha/GitHub/HW-encoder-for-lightweigth-cryptography/LBlock/LblockCipher.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/sim/myip_v1_0_bfm_1_master_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jakub/Desktop/vut_fekt/bajkalarka/zaloha/GitHub/HW-encoder-for-lightweigth-cryptography/LBlock/LblockCipher.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/sim/myip_v1_0_bfm_1_master_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_bfm_1_master_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jakub/Desktop/vut_fekt/bajkalarka/zaloha/GitHub/HW-encoder-for-lightweigth-cryptography/LBlock/LblockCipher.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jakub/Desktop/vut_fekt/bajkalarka/zaloha/GitHub/HW-encoder-for-lightweigth-cryptography/LBlock/LblockCipher.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
