library ieee;
use ieee.std_logic_1164.all;

entity key_controller_tb is
end entity;

architecture rtl of key_controller_tb is
	component generator is
		
	end component;


begin
	inst0: generator 
		
		port map(
			
		);
	--input
	process
	begin
		
	end process;
	
	
end rtl;