module AXI3_design (
  
  input clk,
  input resetn,
  
  //Master will initiatie this transfer//
  //Declaring Write data channel signal//
  
  input awvalid; 	     //1-bit signal for Valid Indicator
  input [31:0] awaddr; //Address width of 32 bit.
  input [3:0] awID;	   //Provides uniwue ID for each and every Transaction
  input [3:0] awlen;   //Deciding Length for the bus which is 16-bit
  					           //This will represent we are using AXI3
  input [2:0] awsize;  //Unique Transaction size
  input [1:0] awburst; //Total 3 types of burst is provided.				
  //Fixed, INCR WRAP THESE tyes of Bursts are availabe.
  //Also if you want to go for AXI4 we can use the size of awlen [256]
  output awready; 	   //These will be initiated by Slave	
  
  //Making Write DATA Channel///////////
);

endmodule
