
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016071                       # Number of seconds simulated
sim_ticks                                 16070879000                       # Number of ticks simulated
final_tick                                16070879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52752                       # Simulator instruction rate (inst/s)
host_op_rate                                    91523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18512551                       # Simulator tick rate (ticks/s)
host_mem_usage                                2041164                       # Number of bytes of host memory used
host_seconds                                   868.11                       # Real time elapsed on the host
sim_insts                                    45794811                       # Number of instructions simulated
sim_ops                                      79451591                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      9862336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9862336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0       927808                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         927808                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       154099                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             154099                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        14497                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             14497                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    613677447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            613677447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     57732250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            57732250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    671409697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           671409697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     154099                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     14497                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   154099                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   14497                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               9862016                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 926336                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9862336                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              927808                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9485                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9677                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9343                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9066                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8982                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8893                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9337                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9701                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10243                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10425                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9597                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              781                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              937                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              814                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              716                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              765                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              917                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1121                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1109                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             932                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             816                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16069749500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               154099                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               14497                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  74640                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41690                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21961                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9919                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3888                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1363                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    441                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    126                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   654                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   846                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   887                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   887                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   891                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   880                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   879                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   882                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   882                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   873                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   869                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       102274                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   105.484796                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    83.490615                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.257869                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77724     76.00%     76.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16630     16.26%     92.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3157      3.09%     95.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1876      1.83%     97.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1226      1.20%     98.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1005      0.98%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          247      0.24%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          199      0.19%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          210      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       102274                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          866                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    177.923788                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    63.224311                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2234.627158                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095          865     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          866                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          866                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.713626                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.687331                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.948975                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             544     62.82%     62.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              30      3.46%     66.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             289     33.37%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.23%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          866                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4742757000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7632019500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 770470000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30778.34                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               49528.34                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      613.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       57.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   613.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    57.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.08                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   63071                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3223                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                40.93                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               22.23                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     95315.13                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   39.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               340378080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               180915240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              529823700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              32755500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1263699840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1464939900                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            35258880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5218265070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      357211680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       119877480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9543633300                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           593.846342                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12761663500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     23246000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    534950000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    391537000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    930187750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2746975750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11443982500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               389858280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               207214590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              570407460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              42798780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1240343520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1548658650                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            32029440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5143334580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      274505280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       161636835                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9611030685                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           598.040100                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12590124000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     19182500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    524944000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    596647500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    715010000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2936071000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11279024000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9835648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9835648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1       918912                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         918912                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       153682                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             153682                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        14358                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             14358                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    612016804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            612016804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     57178702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            57178702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    669195506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           669195506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     153682                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     14358                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   153682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   14358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9835200                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 917248                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9835648                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              918912                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9553                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9341                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8969                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8886                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9097                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10253                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10201                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10421                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9925                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9560                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              771                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              775                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              829                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              702                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              721                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              755                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              922                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1008                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1211                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1081                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             789                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16070289000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               153682                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               14358                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  74673                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41486                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22104                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10040                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3712                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1146                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    353                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    116                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   877                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   876                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   878                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       101639                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   105.786794                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    83.644396                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   117.117508                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        77009     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16688     16.42%     92.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3155      3.10%     95.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1910      1.88%     97.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1224      1.20%     98.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          960      0.94%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          228      0.22%     99.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          228      0.22%     99.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          237      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       101639                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          858                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    179.088578                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    63.846807                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2204.990723                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047          855     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            2      0.23%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          858                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          858                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.703963                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.678098                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.940969                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             540     62.94%     62.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              36      4.20%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             278     32.40%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               4      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          858                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4527269000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7408675250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 768375000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29460.02                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48210.02                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      611.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       57.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   612.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    57.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.23                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.78                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.52                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.08                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   63117                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3248                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                41.07                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.62                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     95633.71                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   39.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               337986180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               179640120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              527981580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              32421420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1260626640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1450134150                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34944960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5234360160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      346727520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       124872405                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9530317215                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           593.017757                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12797820000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     23782750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    533668000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    416579250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    902735250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2715456250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11478657500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               387737700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               206079885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              569257920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              42391620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1234197120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1531170480                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32202240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5177084280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      239462880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       173303130                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9593283735                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           596.935715                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12628051250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     19611250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    522302000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    651455250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    623585250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2900444250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11353481000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      9849792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9849792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2       925440                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total         925440                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       153903                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             153903                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        14460                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             14460                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    612896905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            612896905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     57584902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            57584902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    670481807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           670481807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     153903                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     14460                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   153903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   14460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               9849408                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                 923776                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9849792                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys              925440                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9540                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9402                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9653                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9305                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9055                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8982                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8889                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9105                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9267                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9690                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10234                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10237                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10454                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10492                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9983                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9609                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              763                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              766                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              897                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              809                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              699                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              744                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              737                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              741                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              903                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1027                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1192                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1111                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1112                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1128                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14             961                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15             844                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16069935500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               153903                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               14460                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  74506                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  41454                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22075                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10041                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   3894                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1287                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    458                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    133                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     34                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   256                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   295                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   635                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   857                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   889                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   896                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   884                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   886                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   885                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   892                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   888                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   880                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   883                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   885                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   878                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   880                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   877                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   876                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       102294                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   105.312140                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    83.338265                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.844597                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        77893     76.15%     76.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16497     16.13%     92.27% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3138      3.07%     95.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1905      1.86%     97.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1235      1.21%     98.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          943      0.92%     99.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          205      0.20%     99.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          222      0.22%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          256      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       102294                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          867                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    177.482122                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    63.277112                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2247.103011                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095          866     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          867                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          867                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.648212                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.622830                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.932914                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             578     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              21      2.42%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             263     30.33%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               5      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          867                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4767575750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7653144500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 769485000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    30979.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               49729.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      612.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       57.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   612.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    57.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.24                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.83                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   62834                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3199                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                40.83                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               22.12                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     95448.14                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   39.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               338635920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               179977875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              527867340                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              32134320                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1244646000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1457433000                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            35415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5214864450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      310629120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       147309435                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9489236460                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           590.461534                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12781663250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     25336000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    526812000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    536770250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    809093500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2737025750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11435841500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               391771800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               208227855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              570957240                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              43211160                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1240958160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1551300030                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            32925600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5169185790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      255576960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       157387800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9621824625                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           598.711746                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12582434500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     19993250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    525210000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    580944000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    665393000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2942861000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11336477750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      9852032                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9852032                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3       919808                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         919808                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       153938                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             153938                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        14372                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             14372                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    613036288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            613036288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     57234455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            57234455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    670270743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           670270743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     153938                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     14372                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   153938                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   14372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               9851648                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                 918080                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9852032                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys              919808                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9628                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9434                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9608                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9293                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9010                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8945                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8905                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9086                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9323                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9695                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10236                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10212                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10447                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10469                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10003                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9638                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0              803                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              768                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              860                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              817                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              692                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              724                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              725                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              763                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              911                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1006                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1193                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1077                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1101                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1117                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14             964                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15             824                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16070554000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               153938                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               14372                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  75188                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42051                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21918                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9656                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   3517                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1142                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    321                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     94                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   249                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   287                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   643                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   846                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   886                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   886                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   881                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   880                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   883                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   880                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   892                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   881                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   880                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   877                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   879                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   875                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   872                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   868                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       102080                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   105.499687                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    83.452670                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   117.054645                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        77565     75.98%     75.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16661     16.32%     92.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3137      3.07%     95.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1808      1.77%     97.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1264      1.24%     98.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          955      0.94%     99.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          224      0.22%     99.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          228      0.22%     99.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          238      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       102080                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          862                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    178.551044                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    63.674187                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2235.262356                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047          859     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            2      0.23%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          862                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          862                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.641531                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.616899                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.918410                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             572     66.36%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              28      3.25%     69.61% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             261     30.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          862                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4648221250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7534446250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 769660000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    30196.59                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48946.59                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      613.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       57.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   613.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    57.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.24                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.15                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   62923                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3272                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                40.88                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               22.77                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     95481.87                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   39.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               338800140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               180076545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              527710260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              32113440                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1261241280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1452141690                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            35016960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5241261720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      336588000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       127492470                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9532730685                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           593.167934                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12791535000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     22992750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    533898000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    423997500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    876334500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2719725000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11493931250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               390065340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               207317055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              571364220                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              42767460                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1237884960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1545222120                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            32507040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5162980200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      255017760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       163882455                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9609182340                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           597.925088                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12597461000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     19287750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    523934000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    610755250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    663924000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2929921750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11323056250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 97                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       19543219                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2814274                       # Number of instructions committed
system.cpu00.committedOps                     4953855                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             4881970                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu00.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       400266                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    4881970                       # number of integer instructions
system.cpu00.num_fp_insts                       72434                       # number of float instructions
system.cpu00.num_int_register_reads           9781362                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4201439                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2846029                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2211271                       # number of times the CC registers were written
system.cpu00.num_mem_refs                      990734                       # number of memory refs
system.cpu00.num_load_insts                    694955                       # Number of load instructions
system.cpu00.num_store_insts                   295779                       # Number of store instructions
system.cpu00.num_idle_cycles             7660315.493036                       # Number of idle cycles
system.cpu00.num_busy_cycles             11882903.506964                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.608032                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.391968                       # Percentage of idle cycles
system.cpu00.Branches                          470954                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu00.op_class::IntAlu                 3835132     77.42%     77.87% # Class of executed instruction
system.cpu00.op_class::IntMult                  16802      0.34%     78.21% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.75%     78.96% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51784      1.05%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     80.00% # Class of executed instruction
system.cpu00.op_class::MemRead                 679928     13.73%     93.73% # Class of executed instruction
system.cpu00.op_class::MemWrite                293950      5.93%     99.66% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  4953855                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                109                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       27018562                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3317376                       # Number of instructions committed
system.cpu01.committedOps                     5752403                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5680432                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu01.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       459306                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5680432                       # number of integer instructions
system.cpu01.num_fp_insts                       72526                       # number of float instructions
system.cpu01.num_int_register_reads          11349301                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4881773                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3171303                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2505903                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1286324                       # number of memory refs
system.cpu01.num_load_insts                    931627                       # Number of load instructions
system.cpu01.num_store_insts                   354697                       # Number of store instructions
system.cpu01.num_idle_cycles             4306590.473663                       # Number of idle cycles
system.cpu01.num_busy_cycles             22711971.526337                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.840606                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.159394                       # Percentage of idle cycles
system.cpu01.Branches                          530192                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4337972     75.41%     75.80% # Class of executed instruction
system.cpu01.op_class::IntMult                  16820      0.29%     76.09% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.64%     76.74% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51856      0.90%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.64% # Class of executed instruction
system.cpu01.op_class::MemRead                 916592     15.93%     93.57% # Class of executed instruction
system.cpu01.op_class::MemWrite                352868      6.13%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5752403                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                109                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29576089                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3482397                       # Number of instructions committed
system.cpu02.committedOps                     6013802                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5941831                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu02.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       478581                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5941831                       # number of integer instructions
system.cpu02.num_fp_insts                       72526                       # number of float instructions
system.cpu02.num_int_register_reads          11863160                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5104620                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3277258                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2602393                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1383641                       # number of memory refs
system.cpu02.num_load_insts                   1009553                       # Number of load instructions
system.cpu02.num_store_insts                   374088                       # Number of store instructions
system.cpu02.num_idle_cycles             2360868.212093                       # Number of idle cycles
system.cpu02.num_busy_cycles             27215220.787907                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.920176                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.079824                       # Percentage of idle cycles
system.cpu02.Branches                          549353                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4502054     74.86%     75.24% # Class of executed instruction
system.cpu02.op_class::IntMult                  16820      0.28%     75.52% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36978      0.61%     76.13% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51856      0.86%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     76.99% # Class of executed instruction
system.cpu02.op_class::MemRead                 994518     16.54%     93.53% # Class of executed instruction
system.cpu02.op_class::MemWrite                372259      6.19%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6013802                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                121                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29567131                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3661461                       # Number of instructions committed
system.cpu03.committedOps                     6282156                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6210099                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu03.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       496388                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6210099                       # number of integer instructions
system.cpu03.num_fp_insts                       72618                       # number of float instructions
system.cpu03.num_int_register_reads          12400126                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5337208                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3375740                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2690847                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1490728                       # number of memory refs
system.cpu03.num_load_insts                   1098946                       # Number of load instructions
system.cpu03.num_store_insts                   391782                       # Number of store instructions
system.cpu03.num_idle_cycles             2368393.596876                       # Number of idle cycles
system.cpu03.num_busy_cycles             27198737.403124                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.919898                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.080102                       # Percentage of idle cycles
system.cpu03.Branches                          567361                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4663209     74.23%     74.59% # Class of executed instruction
system.cpu03.op_class::IntMult                  16832      0.27%     74.86% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36992      0.59%     75.44% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51928      0.83%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.27% # Class of executed instruction
system.cpu03.op_class::MemRead                1083903     17.25%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                389953      6.21%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6282156                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                121                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       32141758                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   4084003                       # Number of instructions committed
system.cpu04.committedOps                     6953251                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6881194                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu04.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       546098                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6881194                       # number of integer instructions
system.cpu04.num_fp_insts                       72618                       # number of float instructions
system.cpu04.num_int_register_reads          13717466                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5908881                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3649144                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2939399                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1739285                       # number of memory refs
system.cpu04.num_load_insts                   1297790                       # Number of load instructions
system.cpu04.num_store_insts                   441495                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             32141757.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                          617070                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22467      0.32%      0.32% # Class of executed instruction
system.cpu04.op_class::IntAlu                 5085747     73.14%     73.47% # Class of executed instruction
system.cpu04.op_class::IntMult                  16832      0.24%     73.71% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36992      0.53%     74.24% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51928      0.75%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     74.99% # Class of executed instruction
system.cpu04.op_class::MemRead                1282747     18.45%     93.43% # Class of executed instruction
system.cpu04.op_class::MemWrite                439666      6.32%     99.76% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6953251                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                 97                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       19445157                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2814462                       # Number of instructions committed
system.cpu05.committedOps                     4954178                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             4882293                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu05.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       400293                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    4882293                       # number of integer instructions
system.cpu05.num_fp_insts                       72434                       # number of float instructions
system.cpu05.num_int_register_reads           9781978                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4201708                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2846178                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2211405                       # number of times the CC registers were written
system.cpu05.num_mem_refs                      990840                       # number of memory refs
system.cpu05.num_load_insts                    695035                       # Number of load instructions
system.cpu05.num_store_insts                   295805                       # Number of store instructions
system.cpu05.num_idle_cycles             7681203.991234                       # Number of idle cycles
system.cpu05.num_busy_cycles             11763953.008766                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.604981                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.395019                       # Percentage of idle cycles
system.cpu05.Branches                          470982                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu05.op_class::IntAlu                 3835349     77.42%     77.87% # Class of executed instruction
system.cpu05.op_class::IntMult                  16802      0.34%     78.21% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51784      1.05%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     80.00% # Class of executed instruction
system.cpu05.op_class::MemRead                 680008     13.73%     93.73% # Class of executed instruction
system.cpu05.op_class::MemWrite                293976      5.93%     99.66% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  4954178                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                103                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       24780677                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3162077                       # Number of instructions committed
system.cpu06.committedOps                     5505158                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5433230                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu06.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       440942                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5433230                       # number of integer instructions
system.cpu06.num_fp_insts                       72480                       # number of float instructions
system.cpu06.num_int_register_reads          10864195                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4671331                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3070048                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2414338                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1195193                       # number of memory refs
system.cpu06.num_load_insts                    858840                       # Number of load instructions
system.cpu06.num_store_insts                   336353                       # Number of store instructions
system.cpu06.num_idle_cycles             5675251.822568                       # Number of idle cycles
system.cpu06.num_busy_cycles             19105425.177432                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.770981                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.229019                       # Percentage of idle cycles
system.cpu06.Branches                          511765                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4181914     75.96%     76.37% # Class of executed instruction
system.cpu06.op_class::IntMult                  16814      0.31%     76.68% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36971      0.67%     77.35% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51820      0.94%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     78.29% # Class of executed instruction
system.cpu06.op_class::MemRead                 843809     15.33%     93.62% # Class of executed instruction
system.cpu06.op_class::MemWrite                334524      6.08%     99.69% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5505158                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12135638                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664749                       # Number of instructions committed
system.cpu07.committedOps                     4697563                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625678                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378912                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625678                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289973                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987853                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728609                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104451                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905215                       # number of memory refs
system.cpu07.num_load_insts                    630842                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7553632.570867                       # Number of idle cycles
system.cpu07.num_busy_cycles             4582005.429133                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.377566                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.622434                       # Percentage of idle cycles
system.cpu07.Branches                          449654                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664359     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615815     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697563                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 97                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       22270203                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2996484                       # Number of instructions committed
system.cpu08.committedOps                     5243230                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5171345                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu08.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       421699                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5171345                       # number of integer instructions
system.cpu08.num_fp_insts                       72434                       # number of float instructions
system.cpu08.num_int_register_reads          10349488                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4447948                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2963895                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2318467                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1097960                       # number of memory refs
system.cpu08.num_load_insts                    780717                       # Number of load instructions
system.cpu08.num_store_insts                   317243                       # Number of store instructions
system.cpu08.num_idle_cycles             6839748.274084                       # Number of idle cycles
system.cpu08.num_busy_cycles             15430454.725916                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.692874                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.307126                       # Percentage of idle cycles
system.cpu08.Branches                          492356                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4017281     76.62%     77.05% # Class of executed instruction
system.cpu08.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.70%     78.07% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu08.op_class::MemRead                 765690     14.60%     93.66% # Class of executed instruction
system.cpu08.op_class::MemWrite                315414      6.02%     99.68% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5243230                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                103                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24633969                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3156877                       # Number of instructions committed
system.cpu09.committedOps                     5497138                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5425210                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu09.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       440378                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5425210                       # number of integer instructions
system.cpu09.num_fp_insts                       72480                       # number of float instructions
system.cpu09.num_int_register_reads          10848483                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4664439                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3066912                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2411586                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1192193                       # number of memory refs
system.cpu09.num_load_insts                    856336                       # Number of load instructions
system.cpu09.num_store_insts                   335857                       # Number of store instructions
system.cpu09.num_idle_cycles             5754092.278409                       # Number of idle cycles
system.cpu09.num_busy_cycles             18879876.721591                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.766416                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.233584                       # Percentage of idle cycles
system.cpu09.Branches                          511133                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4176894     75.98%     76.39% # Class of executed instruction
system.cpu09.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51820      0.94%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     78.31% # Class of executed instruction
system.cpu09.op_class::MemRead                 841305     15.30%     93.62% # Class of executed instruction
system.cpu09.op_class::MemWrite                334028      6.08%     99.69% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5497138                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                103                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       27221782                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3332443                       # Number of instructions committed
system.cpu10.committedOps                     5776319                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5704391                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu10.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       461101                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5704391                       # number of integer instructions
system.cpu10.num_fp_insts                       72480                       # number of float instructions
system.cpu10.num_int_register_reads          11396293                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4902174                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3180888                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2515202                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1295423                       # number of memory refs
system.cpu10.num_load_insts                    938842                       # Number of load instructions
system.cpu10.num_store_insts                   356581                       # Number of store instructions
system.cpu10.num_idle_cycles             4166869.595725                       # Number of idle cycles
system.cpu10.num_busy_cycles             23054912.404275                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.846929                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.153071                       # Percentage of idle cycles
system.cpu10.Branches                          531855                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4352845     75.36%     75.75% # Class of executed instruction
system.cpu10.op_class::IntMult                  16814      0.29%     76.04% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36971      0.64%     76.68% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51820      0.90%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::MemRead                 923811     15.99%     93.57% # Class of executed instruction
system.cpu10.op_class::MemWrite                354752      6.14%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5776319                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 97                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       22111246                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2992561                       # Number of instructions committed
system.cpu11.committedOps                     5236662                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5164777                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu11.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       421170                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5164777                       # number of integer instructions
system.cpu11.num_fp_insts                       72434                       # number of float instructions
system.cpu11.num_int_register_reads          10336597                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4442438                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2961025                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2315743                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1095592                       # number of memory refs
system.cpu11.num_load_insts                    778957                       # Number of load instructions
system.cpu11.num_store_insts                   316635                       # Number of store instructions
system.cpu11.num_idle_cycles             6900279.641467                       # Number of idle cycles
system.cpu11.num_busy_cycles             15210966.358533                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.687929                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.312071                       # Percentage of idle cycles
system.cpu11.Branches                          491906                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4013081     76.63%     77.06% # Class of executed instruction
system.cpu11.op_class::IntMult                  16802      0.32%     77.38% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36964      0.71%     78.09% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51784      0.99%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     79.08% # Class of executed instruction
system.cpu11.op_class::MemRead                 763930     14.59%     93.67% # Class of executed instruction
system.cpu11.op_class::MemWrite                314806      6.01%     99.68% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5236662                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                115                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31939867                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3835299                       # Number of instructions committed
system.cpu12.committedOps                     6574745                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6502731                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu12.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       520164                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6502731                       # number of integer instructions
system.cpu12.num_fp_insts                       72572                       # number of float instructions
system.cpu12.num_int_register_reads          12963965                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5582322                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3506249                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2809990                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1590944                       # number of memory refs
system.cpu12.num_load_insts                   1175356                       # Number of load instructions
system.cpu12.num_store_insts                   415588                       # Number of store instructions
system.cpu12.num_idle_cycles             200622.870472                       # Number of idle cycles
system.cpu12.num_busy_cycles             31739244.129528                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.993719                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.006281                       # Percentage of idle cycles
system.cpu12.Branches                          591062                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22460      0.34%      0.34% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4855638     73.85%     74.19% # Class of executed instruction
system.cpu12.op_class::IntMult                  16826      0.26%     74.45% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.56%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51892      0.79%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.80% # Class of executed instruction
system.cpu12.op_class::MemRead                1160317     17.65%     93.45% # Class of executed instruction
system.cpu12.op_class::MemWrite                413759      6.29%     99.74% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6574745                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                115                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       29364715                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3480348                       # Number of instructions committed
system.cpu13.committedOps                     6011131                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5939117                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu13.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       478432                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5939117                       # number of integer instructions
system.cpu13.num_fp_insts                       72572                       # number of float instructions
system.cpu13.num_int_register_reads          11857460                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5102174                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3276736                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2601304                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1382097                       # number of memory refs
system.cpu13.num_load_insts                   1008268                       # Number of load instructions
system.cpu13.num_store_insts                   373829                       # Number of store instructions
system.cpu13.num_idle_cycles             2537106.909068                       # Number of idle cycles
system.cpu13.num_busy_cycles             26827608.090932                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.913600                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.086400                       # Percentage of idle cycles
system.cpu13.Branches                          549355                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4500871     74.88%     75.25% # Class of executed instruction
system.cpu13.op_class::IntMult                  16826      0.28%     75.53% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36985      0.62%     76.14% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51892      0.86%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.01% # Class of executed instruction
system.cpu13.op_class::MemRead                 993229     16.52%     93.53% # Class of executed instruction
system.cpu13.op_class::MemWrite                372000      6.19%     99.72% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  6011131                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4696876                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16070879000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4311077                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              543105                       # Transaction distribution
system.piobus.trans_dist::ReadResp             543105                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        25018                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        25018                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        83800                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        83800                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       102960                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       102960                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       120534                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       120534                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       170242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       170242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        25046                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        25046                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        65590                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        65590                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        46420                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        46420                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        64958                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        64958                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        85680                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        85680                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        45970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        45970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       144452                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       144452                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       102746                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       102746                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1087134                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       100072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       100072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       335200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       335200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       411840                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       411840                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       482136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       482136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       680968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       680968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       100184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       100184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       262360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       262360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       185680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       185680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       259832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       259832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       342720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       342720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       183880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       183880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       577808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       577808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       410984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       410984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4348536                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           441924000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           305178000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           27630500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           93004500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          114327000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          130719500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         181042500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          27732500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          72766500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3693500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          51337500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          72076500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          95122000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          51079000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         157717500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         115270500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4709934                       # delay histogram for all message
system.ruby.delayHist::mean                 13.365031                       # delay histogram for all message
system.ruby.delayHist::gmean                11.868859                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.058692                       # delay histogram for all message
system.ruby.delayHist                    |      641134     13.61%     13.61% |     3076408     65.32%     78.93% |      381363      8.10%     87.03% |      443734      9.42%     96.45% |      167159      3.55%    100.00% |         136      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4709934                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     77959990                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011315                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    77950008     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     77959990                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       77959990                      
system.ruby.latency_hist_seqr::mean          3.393847                      
system.ruby.latency_hist_seqr::gmean         1.495521                      
system.ruby.latency_hist_seqr::stdev        18.659663                      
system.ruby.latency_hist_seqr            |    77927020     99.96%     99.96% |       22075      0.03%     99.99% |       10186      0.01%    100.00% |         500      0.00%    100.00% |         204      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         77959990                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77145259                      
system.ruby.hit_latency_hist_seqr::mean      1.770279                      
system.ruby.hit_latency_hist_seqr::gmean     1.427528                      
system.ruby.hit_latency_hist_seqr::stdev     1.310537                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57337470     74.32%     74.32% |           0      0.00%     74.32% |           0      0.00%     74.32% |    19807789     25.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77145259                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       814731                      
system.ruby.miss_latency_hist_seqr::mean   157.126326                      
system.ruby.miss_latency_hist_seqr::gmean   122.524261                      
system.ruby.miss_latency_hist_seqr::stdev    96.286310                      
system.ruby.miss_latency_hist_seqr       |      781761     95.95%     95.95% |       22075      2.71%     98.66% |       10186      1.25%     99.91% |         500      0.06%     99.97% |         204      0.03%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       814731                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits       949452                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        29486                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       978938                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      3783564                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2485                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      3786049                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1186186                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        58951                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1245137                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4404592                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4406295                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1193231                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        60065                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1253296                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4423650                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1702                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4425352                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1033214                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        40106                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1073320                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4004120                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4005811                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1429896                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        89535                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1519431                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5043975                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1748                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5045723                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1262907                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        68530                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1331437                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4605581                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1730                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4607311                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1262886                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        69988                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1332874                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4608043                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1743                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4609786                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1353091                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        78083                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1431174                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4813031                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1720                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4814751                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1552019                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses       102858                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1654877                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      5334962                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1752                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      5336714                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits       949484                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        29546                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses       979030                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      3784597                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      3786300                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1112135                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        50976                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1163111                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4212459                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1684                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4214143                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884718                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19351                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904069                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581360                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583025                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1035058                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        40405                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1075463                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4008709                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2493                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4011202                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1110881                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        49546                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1160427                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4206436                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1708                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4208144                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11981                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        38633                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        50614                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12093                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        38443                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        50536                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12041                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        38538                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        50579                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12700                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        38584                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51284                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        14750                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        38720                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        53470                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12423                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        38767                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51190                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        13955                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        38795                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        52750                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11525                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        38574                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50099                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12298                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        38401                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        50699                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12190                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        38552                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        50742                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12152                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38358                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50510                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11553                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        38604                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50157                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11815                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        38616                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50431                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12027                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        38673                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        50700                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12021                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        38808                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        50829                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11811                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38330                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50141                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2483241                      
system.ruby.network.routers00.buffer_writes      2483241                      
system.ruby.network.routers00.sw_input_arbiter_activity      2527855                      
system.ruby.network.routers00.sw_output_arbiter_activity      2483241                      
system.ruby.network.routers00.crossbar_activity      2483241                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2534955                      
system.ruby.network.routers01.buffer_writes      2534955                      
system.ruby.network.routers01.sw_input_arbiter_activity      2555096                      
system.ruby.network.routers01.sw_output_arbiter_activity      2534955                      
system.ruby.network.routers01.crossbar_activity      2534955                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3320285                      
system.ruby.network.routers02.buffer_writes      3320285                      
system.ruby.network.routers02.sw_input_arbiter_activity      3364523                      
system.ruby.network.routers02.sw_output_arbiter_activity      3320285                      
system.ruby.network.routers02.crossbar_activity      3320285                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      3117370                      
system.ruby.network.routers03.buffer_writes      3117370                      
system.ruby.network.routers03.sw_input_arbiter_activity      3158575                      
system.ruby.network.routers03.sw_output_arbiter_activity      3117370                      
system.ruby.network.routers03.crossbar_activity      3117370                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3442724                      
system.ruby.network.routers04.buffer_writes      3442724                      
system.ruby.network.routers04.sw_input_arbiter_activity      3470799                      
system.ruby.network.routers04.sw_output_arbiter_activity      3442724                      
system.ruby.network.routers04.crossbar_activity      3442724                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2871020                      
system.ruby.network.routers05.buffer_writes      2871020                      
system.ruby.network.routers05.sw_input_arbiter_activity      2895958                      
system.ruby.network.routers05.sw_output_arbiter_activity      2871020                      
system.ruby.network.routers05.crossbar_activity      2871020                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2940538                      
system.ruby.network.routers06.buffer_writes      2940538                      
system.ruby.network.routers06.sw_input_arbiter_activity      2970698                      
system.ruby.network.routers06.sw_output_arbiter_activity      2940538                      
system.ruby.network.routers06.crossbar_activity      2940538                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2483275                      
system.ruby.network.routers07.buffer_writes      2483275                      
system.ruby.network.routers07.sw_input_arbiter_activity      2501408                      
system.ruby.network.routers07.sw_output_arbiter_activity      2483275                      
system.ruby.network.routers07.crossbar_activity      2483275                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      2814024                      
system.ruby.network.routers08.buffer_writes      2814024                      
system.ruby.network.routers08.sw_input_arbiter_activity      2841136                      
system.ruby.network.routers08.sw_output_arbiter_activity      2814024                      
system.ruby.network.routers08.crossbar_activity      2814024                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3468931                      
system.ruby.network.routers09.buffer_writes      3468931                      
system.ruby.network.routers09.sw_input_arbiter_activity      3506451                      
system.ruby.network.routers09.sw_output_arbiter_activity      3468931                      
system.ruby.network.routers09.crossbar_activity      3468931                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3282791                      
system.ruby.network.routers10.buffer_writes      3282791                      
system.ruby.network.routers10.sw_input_arbiter_activity      3313410                      
system.ruby.network.routers10.sw_output_arbiter_activity      3282791                      
system.ruby.network.routers10.crossbar_activity      3282791                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      2799536                      
system.ruby.network.routers11.buffer_writes      2799536                      
system.ruby.network.routers11.sw_input_arbiter_activity      2829007                      
system.ruby.network.routers11.sw_output_arbiter_activity      2799536                      
system.ruby.network.routers11.crossbar_activity      2799536                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2318990                      
system.ruby.network.routers12.buffer_writes      2318990                      
system.ruby.network.routers12.sw_input_arbiter_activity      2332752                      
system.ruby.network.routers12.sw_output_arbiter_activity      2318990                      
system.ruby.network.routers12.crossbar_activity      2318990                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3524716                      
system.ruby.network.routers13.buffer_writes      3524716                      
system.ruby.network.routers13.sw_input_arbiter_activity      3576615                      
system.ruby.network.routers13.sw_output_arbiter_activity      3524716                      
system.ruby.network.routers13.crossbar_activity      3524716                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3366237                      
system.ruby.network.routers14.buffer_writes      3366237                      
system.ruby.network.routers14.sw_input_arbiter_activity      3415514                      
system.ruby.network.routers14.sw_output_arbiter_activity      3366237                      
system.ruby.network.routers14.crossbar_activity      3366237                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2478753                      
system.ruby.network.routers15.buffer_writes      2478753                      
system.ruby.network.routers15.sw_input_arbiter_activity      2500619                      
system.ruby.network.routers15.sw_output_arbiter_activity      2478753                      
system.ruby.network.routers15.crossbar_activity      2478753                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2201665     40.51%     40.51% |     2432676     44.76%     85.27% |      800870     14.73%    100.00%
system.ruby.network.packets_received::total      5435211                      
system.ruby.network.packets_injected     |     2201665     40.51%     40.51% |     2432676     44.76%     85.27% |      800870     14.73%    100.00%
system.ruby.network.packets_injected::total      5435211                      
system.ruby.network.packet_network_latency |    31951453                       |    29096630                       |     7386541                      
system.ruby.network.packet_queueing_latency |     5174660                       |     2760452                       |      800870                      
system.ruby.network.memory_received      |      615622     84.88%     84.88% |      109655     15.12%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       725277                      
system.ruby.network.memory_network_latency |     5018408                       |     1247144                       |           0                      
system.ruby.network.memory_queueing_latency |     1231259                       |      219310                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.512404                       |   11.960750                       |    9.223146                      
system.ruby.network.average_packet_vqueue_latency |    2.350339                       |    1.134739                       |           1                      
system.ruby.network.average_packet_network_latency    12.590978                      
system.ruby.network.average_packet_queueing_latency     1.607294                      
system.ruby.network.average_packet_latency    14.198272                      
system.ruby.network.average_memory_network_latency     8.638840                      
system.ruby.network.average_memory_queueing_latency     2.000021                      
system.ruby.network.average_memory_latency    10.638861                      
system.ruby.network.flits_received       |     4641733     33.56%     33.56% |     8390460     60.66%     94.21% |      800870      5.79%    100.00%
system.ruby.network.flits_received::total     13833063                      
system.ruby.network.flits_injected       |     4641733     33.56%     33.56% |     8390460     60.66%     94.21% |      800870      5.79%    100.00%
system.ruby.network.flits_injected::total     13833063                      
system.ruby.network.flit_network_latency |    72902326                       |    90348538                       |     7386541                      
system.ruby.network.flit_queueing_latency |    10054796                       |     9761232                       |      800870                      
system.ruby.network.average_flit_vnet_latency |   15.705842                       |   10.768008                       |    9.223146                      
system.ruby.network.average_flit_vqueue_latency |    2.166173                       |    1.163373                       |           1                      
system.ruby.network.average_flit_network_latency    12.335475                      
system.ruby.network.average_flit_queueing_latency     1.490407                      
system.ruby.network.average_flit_latency    13.825882                      
system.ruby.network.ext_in_link_utilization     13833063                      
system.ruby.network.ext_out_link_utilization     13833063                      
system.ruby.network.int_link_utilization     33414323                      
system.ruby.network.avg_link_utilization     1.900346                      
system.ruby.network.avg_vc_load          |    0.435266     22.90%     22.90% |    0.137962      7.26%     30.16% |    0.039945      2.10%     32.27% |    0.038952      2.05%     34.32% |    0.891373     46.91%     81.22% |    0.111475      5.87%     87.09% |    0.065357      3.44%     90.53% |    0.065682      3.46%     93.98% |    0.095113      5.01%     98.99% |    0.006762      0.36%     99.34% |    0.006230      0.33%     99.67% |    0.006229      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.900346                      
system.ruby.network.average_hops             2.415540                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16070879000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2375208                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.729329                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.395871                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.059321                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      413554     17.41%     17.41% |     1309431     55.13%     72.54% |       42154      1.77%     74.32% |      442781     18.64%     92.96% |      167152      7.04%     99.99% |         136      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2375208                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2323021                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.991932                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.371702                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.630991                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      224607      9.67%      9.67% |      853207     36.73%     46.40% |      905208     38.97%     85.36% |      313742     13.51%     98.87% |       25297      1.09%     99.96% |         904      0.04%    100.00% |          49      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2323021                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         11705                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.028791                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.586181                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.755522                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        2973     25.40%     25.40% |        6006     51.31%     76.71% |        2556     21.84%     98.55% |         169      1.44%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           11705                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11507652                      
system.ruby.LD.latency_hist_seqr::mean      10.214199                      
system.ruby.LD.latency_hist_seqr::gmean      1.808717                      
system.ruby.LD.latency_hist_seqr::stdev     41.736999                      
system.ruby.LD.latency_hist_seqr         |    11482933     99.79%     99.79% |       17100      0.15%     99.93% |        7246      0.06%    100.00% |         335      0.00%    100.00% |          36      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11507652                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10874617                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.755426                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.417764                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.302156                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8136295     74.82%     74.82% |           0      0.00%     74.82% |           0      0.00%     74.82% |     2738322     25.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10874617                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       633035                      
system.ruby.LD.miss_latency_hist_seqr::mean   155.523573                      
system.ruby.LD.miss_latency_hist_seqr::gmean   118.655606                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.402957                      
system.ruby.LD.miss_latency_hist_seqr    |      608316     96.10%     96.10% |       17100      2.70%     98.80% |        7246      1.14%     99.94% |         335      0.05%     99.99% |          36      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       633035                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4889275                      
system.ruby.ST.latency_hist_seqr::mean       6.718168                      
system.ruby.ST.latency_hist_seqr::gmean      1.588626                      
system.ruby.ST.latency_hist_seqr::stdev     32.701349                      
system.ruby.ST.latency_hist_seqr         |     4882113     99.85%     99.85% |        4283      0.09%     99.94% |        2590      0.05%     99.99% |         140      0.00%    100.00% |         146      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4889275                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4735005                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.687896                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.374205                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.261146                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3649274     77.07%     77.07% |           0      0.00%     77.07% |           0      0.00%     77.07% |     1085731     22.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4735005                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       154270                      
system.ruby.ST.miss_latency_hist_seqr::mean   161.112173                      
system.ruby.ST.miss_latency_hist_seqr::gmean   136.068852                      
system.ruby.ST.miss_latency_hist_seqr::stdev    96.066946                      
system.ruby.ST.miss_latency_hist_seqr    |      147108     95.36%     95.36% |        4283      2.78%     98.13% |        2590      1.68%     99.81% |         140      0.09%     99.90% |         146      0.09%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       154270                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     60840606                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.858324                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.441504                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.173329                      
system.ruby.IFETCH.latency_hist_seqr     |    60819442     99.97%     99.97% |       20185      0.03%    100.00% |         496      0.00%    100.00% |         119      0.00%    100.00% |         162      0.00%    100.00% |         156      0.00%    100.00% |          22      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |          21      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60840606                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60815079                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.787192                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.438729                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.319812                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    44857363     73.76%     73.76% |           0      0.00%     73.76% |           0      0.00%     73.76% |    15957716     26.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60815079                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        25527                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   171.322286                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   142.179923                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    92.902968                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4363     17.09%     17.09% |       20185     79.07%     96.16% |         496      1.94%     98.11% |         119      0.47%     98.57% |         162      0.63%     99.21% |         156      0.61%     99.82% |          22      0.09%     99.91% |           2      0.01%     99.91% |           1      0.00%     99.92% |          21      0.08%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        25527                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       722457                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.570091                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.065063                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.186474                      
system.ruby.RMW_Read.latency_hist_seqr   |      720875     99.78%     99.78% |        1472      0.20%     99.98% |          63      0.01%     99.99% |          14      0.00%    100.00% |          20      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       722457                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       720558                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.108333                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.051335                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.559699                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      694538     96.39%     96.39% |           0      0.00%     96.39% |           0      0.00%     96.39% |       26020      3.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       720558                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1899                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   176.779884                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   146.290134                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    92.641126                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         317     16.69%     16.69% |        1472     77.51%     94.21% |          63      3.32%     97.53% |          14      0.74%     98.26% |          20      1.05%     99.32% |          12      0.63%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1899                      
system.ruby.Directory_Controller.Fetch   |      154099     25.03%     25.03% |      153682     24.96%     50.00% |      153903     25.00%     74.99% |      153938     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       615622                      
system.ruby.Directory_Controller.Data    |       14497     25.13%     25.13% |       14358     24.89%     50.02% |       14460     25.07%     75.09% |       14372     24.91%    100.00%
system.ruby.Directory_Controller.Data::total        57687                      
system.ruby.Directory_Controller.Memory_Data |      154099     25.03%     25.03% |      153682     24.96%     50.00% |      153903     25.00%     74.99% |      153938     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       615622                      
system.ruby.Directory_Controller.Memory_Ack |       14497     25.13%     25.13% |       14358     24.89%     50.02% |       14460     25.07%     75.09% |       14372     24.91%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        57687                      
system.ruby.Directory_Controller.CleanReplacement |       13089     25.19%     25.19% |       12899     24.82%     50.01% |       12916     24.85%     74.86% |       13064     25.14%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        51968                      
system.ruby.Directory_Controller.I.Fetch |      154099     25.03%     25.03% |      153682     24.96%     50.00% |      153903     25.00%     74.99% |      153938     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       615622                      
system.ruby.Directory_Controller.M.Data  |       14497     25.13%     25.13% |       14358     24.89%     50.02% |       14460     25.07%     75.09% |       14372     24.91%    100.00%
system.ruby.Directory_Controller.M.Data::total        57687                      
system.ruby.Directory_Controller.M.CleanReplacement |       13089     25.19%     25.19% |       12899     24.82%     50.01% |       12916     24.85%     74.86% |       13064     25.14%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        51968                      
system.ruby.Directory_Controller.IM.Memory_Data |      154099     25.03%     25.03% |      153682     24.96%     50.00% |      153903     25.00%     74.99% |      153938     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       615622                      
system.ruby.Directory_Controller.MI.Memory_Ack |       14497     25.13%     25.13% |       14358     24.89%     50.02% |       14460     25.07%     75.09% |       14372     24.91%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        57687                      
system.ruby.L1Cache_Controller.Load      |      657790      5.72%      5.72% |      835759      7.26%     12.98% |      894411      7.77%     20.75% |      966311      8.40%     29.15% |     1115445      9.69%     38.84% |        4200      0.04%     38.88% |        4200      0.04%     38.91% |      657843      5.72%     44.63% |      781178      6.79%     51.42% |      615030      5.34%     56.76% |      722119      6.28%     63.04% |      779238      6.77%     69.81% |      841021      7.31%     77.12% |      720888      6.26%     83.38% |     1018788      8.85%     92.24% |      893432      7.76%    100.00%
system.ruby.L1Cache_Controller.Load::total     11507653                      
system.ruby.L1Cache_Controller.Ifetch    |     3786050      6.22%      6.22% |     4406296      7.24%     13.47% |     4609787      7.58%     21.04% |     4814752      7.91%     28.96% |     5336715      8.77%     37.73% |           0      0.00%     37.73% |           0      0.00%     37.73% |     3786301      6.22%     43.95% |     4214144      6.93%     50.88% |     3583026      5.89%     56.77% |     4011203      6.59%     63.36% |     4208145      6.92%     70.28% |     4425353      7.27%     77.55% |     4005812      6.58%     84.13% |     5045724      8.29%     92.43% |     4607312      7.57%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60840620                      
system.ruby.L1Cache_Controller.Store     |      321148      5.72%      5.72% |      409378      7.30%     13.02% |      438464      7.81%     20.83% |      464863      8.28%     29.11% |      539432      9.61%     38.73% |        4200      0.07%     38.80% |        4200      0.07%     38.88% |      321187      5.72%     44.60% |      381933      6.81%     51.41% |      289039      5.15%     56.56% |      353344      6.30%     62.85% |      381189      6.79%     69.65% |      412275      7.35%     76.99% |      352432      6.28%     83.27% |      500643      8.92%     92.19% |      438005      7.81%    100.00%
system.ruby.L1Cache_Controller.Store::total      5611732                      
system.ruby.L1Cache_Controller.Inv       |         658      6.63%      6.63% |         401      4.04%     10.66% |         686      6.91%     17.57% |         429      4.32%     21.89% |         669      6.74%     28.63% |         193      1.94%     30.57% |         204      2.05%     32.63% |         777      7.82%     40.45% |         581      5.85%     46.30% |        1199     12.07%     58.37% |         649      6.54%     64.91% |         690      6.95%     71.86% |         700      7.05%     78.90% |         657      6.62%     85.52% |         602      6.06%     91.58% |         836      8.42%    100.00%
system.ruby.L1Cache_Controller.Inv::total         9931                      
system.ruby.L1Cache_Controller.L1_Replacement |       30434      3.85%      3.85% |       59091      7.47%     11.32% |       70151      8.87%     20.18% |       78232      9.89%     30.07% |      102997     13.02%     43.09% |           0      0.00%     43.09% |           0      0.00%     43.09% |       29711      3.76%     46.85% |       51103      6.46%     53.31% |       19480      2.46%     55.77% |       41348      5.23%     61.00% |       49695      6.28%     67.28% |       60204      7.61%     74.89% |       40254      5.09%     79.98% |       89697     11.34%     91.32% |       68670      8.68%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       791067                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.94%      2.94% |          52      2.94%      5.88% |          50      2.82%      8.70% |          52      2.94%     11.64% |          52      2.94%     14.58% |         525     29.66%     44.24% |         525     29.66%     73.90% |          52      2.94%     76.84% |          50      2.82%     79.66% |          52      2.94%     82.60% |          52      2.94%     85.54% |          50      2.82%     88.36% |          50      2.82%     91.19% |          52      2.94%     94.12% |          52      2.94%     97.06% |          52      2.94%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1770                      
system.ruby.L1Cache_Controller.Data      |          26      7.34%      7.34% |          26      7.34%     14.69% |          23      6.50%     21.19% |          25      7.06%     28.25% |          25      7.06%     35.31% |           0      0.00%     35.31% |           0      0.00%     35.31% |          25      7.06%     42.37% |          25      7.06%     49.44% |          26      7.34%     56.78% |          26      7.34%     64.12% |          25      7.06%     71.19% |          24      6.78%     77.97% |          26      7.34%     85.31% |          26      7.34%     92.66% |          26      7.34%    100.00%
system.ruby.L1Cache_Controller.Data::total          354                      
system.ruby.L1Cache_Controller.Data_Exclusive |       15854      2.51%      2.51% |       46029      7.29%      9.80% |       56744      8.99%     18.79% |       74545     11.81%     30.60% |       99185     15.71%     46.32% |           6      0.00%     46.32% |           2      0.00%     46.32% |       15837      2.51%     48.83% |       37558      5.95%     54.78% |       15918      2.52%     57.30% |       26695      4.23%     61.53% |       36557      5.79%     67.32% |       46914      7.43%     74.75% |       26630      4.22%     78.97% |       76852     12.18%     91.14% |       55900      8.86%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       631226                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.47% |          75      4.24%     12.71% |          75      4.24%     16.95% |          75      4.24%     21.19% |         358     20.23%     41.41% |         362     20.45%     61.86% |          75      4.24%     66.10% |          75      4.24%     70.34% |          75      4.24%     74.58% |          75      4.24%     78.81% |          75      4.24%     83.05% |          75      4.24%     87.29% |          75      4.24%     91.53% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1770                      
system.ruby.L1Cache_Controller.Data_all_Acks |       16015      8.86%      8.86% |       14523      8.04%     16.90% |       14888      8.24%     25.14% |        5157      2.85%     28.00% |        5324      2.95%     30.94% |         175      0.10%     31.04% |         175      0.10%     31.14% |       15311      8.47%     39.61% |       15001      8.30%     47.92% |        4996      2.77%     50.68% |       16101      8.91%     59.59% |       14596      8.08%     67.67% |       14753      8.17%     75.84% |       15065      8.34%     84.18% |       14329      7.93%     92.11% |       14258      7.89%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       180667                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           3      0.42%      0.69% |           2      0.28%      0.97% |           2      0.28%      1.25% |         350     48.61%     49.86% |         350     48.61%     98.47% |           2      0.28%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.31% |           2      0.28%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          720                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.53%      2.53% |          27      2.53%      5.06% |          24      2.25%      7.30% |          26      2.43%      9.74% |          26      2.43%     12.17% |         350     32.77%     44.94% |         350     32.77%     77.72% |          26      2.43%     80.15% |          26      2.43%     82.58% |          27      2.53%     85.11% |          27      2.53%     87.64% |          26      2.43%     90.07% |          25      2.34%     92.42% |          27      2.53%     94.94% |          27      2.53%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1068                      
system.ruby.L1Cache_Controller.WB_Ack    |       28333      3.67%      3.67% |       57797      7.49%     11.17% |       68837      8.92%     20.09% |       76938      9.97%     30.07% |      101712     13.19%     43.25% |           0      0.00%     43.25% |           0      0.00%     43.25% |       28393      3.68%     46.93% |       49825      6.46%     53.39% |       18205      2.36%     55.75% |       39251      5.09%     60.84% |       48395      6.27%     67.12% |       58914      7.64%     74.76% |       38953      5.05%     79.81% |       88382     11.46%     91.26% |       67377      8.74%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       771312                      
system.ruby.L1Cache_Controller.NP.Load   |       15932      2.52%      2.52% |       46107      7.29%      9.81% |       56821      8.98%     18.79% |       74623     11.79%     30.58% |       99263     15.69%     46.27% |         182      0.03%     46.30% |         182      0.03%     46.33% |       15915      2.52%     48.84% |       37635      5.95%     54.79% |       15996      2.53%     57.32% |       26773      4.23%     61.55% |       36635      5.79%     67.34% |       46991      7.43%     74.77% |       26708      4.22%     78.99% |       76930     12.16%     91.15% |       55978      8.85%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       632671                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2484      9.88%      9.88% |        1676      6.67%     16.55% |        1698      6.75%     23.30% |        1685      6.70%     30.01% |        1671      6.65%     36.65% |           0      0.00%     36.65% |           0      0.00%     36.65% |        1701      6.77%     43.42% |        1664      6.62%     50.04% |        1665      6.62%     56.66% |        2480      9.87%     66.53% |        1685      6.70%     73.23% |        1671      6.65%     79.88% |        1685      6.70%     86.58% |        1696      6.75%     93.33% |        1677      6.67%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25138                      
system.ruby.L1Cache_Controller.NP.Store  |       13553      8.72%      8.72% |       12842      8.26%     16.98% |       13166      8.47%     25.45% |        3459      2.23%     27.67% |        3594      2.31%     29.99% |         175      0.11%     30.10% |         175      0.11%     30.21% |       13630      8.77%     38.98% |       13340      8.58%     47.56% |        3354      2.16%     49.72% |       13631      8.77%     58.49% |       12910      8.30%     66.79% |       13073      8.41%     75.20% |       13397      8.62%     83.82% |       12604      8.11%     91.93% |       12551      8.07%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       155454                      
system.ruby.L1Cache_Controller.NP.Inv    |         446      6.40%      6.40% |         290      4.16%     10.56% |         523      7.50%     18.06% |         300      4.30%     22.37% |         451      6.47%     28.84% |           0      0.00%     28.84% |           0      0.00%     28.84% |         517      7.42%     36.26% |         442      6.34%     42.60% |         739     10.60%     53.20% |         505      7.25%     60.44% |         520      7.46%     67.91% |         563      8.08%     75.98% |         541      7.76%     83.74% |         482      6.92%     90.66% |         651      9.34%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         6970                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |           1      0.26%      0.26% |          27      6.94%      7.20% |          45     11.57%     18.77% |          35      9.00%     27.76% |          81     20.82%     48.59% |           0      0.00%     48.59% |           0      0.00%     48.59% |           2      0.51%     49.10% |          20      5.14%     54.24% |           0      0.00%     54.24% |          13      3.34%     57.58% |          23      5.91%     63.50% |          31      7.97%     71.47% |           6      1.54%     73.01% |          52     13.37%     86.38% |          53     13.62%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          389                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           5      1.61%      1.61% |          17      5.48%      7.10% |          36     11.61%     18.71% |          28      9.03%     27.74% |          49     15.81%     43.55% |           0      0.00%     43.55% |           0      0.00%     43.55% |           4      1.29%     44.84% |          19      6.13%     50.97% |           0      0.00%     50.97% |           5      1.61%     52.58% |          25      8.06%     60.65% |          34     10.97%     71.61% |          15      4.84%     76.45% |          20      6.45%     82.90% |          53     17.10%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          310                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.50%      3.50% |         522      3.50%      6.99% |         521      3.49%     10.49% |         522      3.50%     13.98% |         522      3.50%     17.48% |        3806     25.50%     42.98% |        3814     25.55%     68.54% |         522      3.50%     72.03% |         521      3.49%     75.52% |         522      3.50%     79.02% |         522      3.50%     82.52% |         522      3.50%     86.02% |         521      3.49%     89.51% |         522      3.50%     93.01% |         522      3.50%     96.50% |         522      3.50%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14925                      
system.ruby.L1Cache_Controller.S.Ifetch  |     3783564      6.22%      6.22% |     4404592      7.24%     13.46% |     4608043      7.58%     21.04% |     4813031      7.91%     28.96% |     5334962      8.77%     37.73% |           0      0.00%     37.73% |           0      0.00%     37.73% |     3784597      6.22%     43.95% |     4212459      6.93%     50.88% |     3581360      5.89%     56.77% |     4008709      6.59%     63.36% |     4206436      6.92%     70.27% |     4423650      7.27%     77.55% |     4004120      6.58%     84.13% |     5043975      8.29%     92.43% |     4605581      7.57%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60815079                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         102      4.01%      4.01% |         110      4.33%      8.34% |         163      6.41%     14.76% |         129      5.08%     19.83% |         218      8.58%     28.41% |         193      7.60%     36.01% |         204      8.03%     44.04% |         179      7.04%     51.08% |         138      5.43%     56.51% |         243      9.56%     66.08% |         141      5.55%     71.63% |         167      6.57%     78.20% |         137      5.39%     83.59% |         112      4.41%     88.00% |         120      4.72%     92.72% |         185      7.28%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2541                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2096     10.78%     10.78% |        1277      6.57%     17.35% |        1278      6.57%     23.92% |        1266      6.51%     30.43% |        1236      6.36%     36.79% |           0      0.00%     36.79% |           0      0.00%     36.79% |        1314      6.76%     43.54% |        1259      6.47%     50.02% |        1275      6.56%     56.57% |        2092     10.76%     67.33% |        1275      6.56%     73.89% |        1256      6.46%     80.35% |        1286      6.61%     86.96% |        1295      6.66%     93.62% |        1240      6.38%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        19445                      
system.ruby.L1Cache_Controller.E.Load    |      265412      6.85%      6.85% |      287622      7.43%     14.28% |      275884      7.12%     21.40% |      283831      7.33%     28.73% |      280645      7.25%     35.98% |          30      0.00%     35.98% |          22      0.00%     35.98% |      271980      7.02%     43.00% |      277990      7.18%     50.18% |      286848      7.41%     57.58% |      268274      6.93%     64.51% |      281072      7.26%     71.77% |      271724      7.02%     78.78% |      271019      7.00%     85.78% |      266308      6.88%     92.66% |      284470      7.34%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3873131                      
system.ruby.L1Cache_Controller.E.Store   |        4335      0.93%      0.93% |       34446      7.37%      8.30% |       44457      9.51%     17.81% |       62760     13.43%     31.24% |       87509     18.73%     49.97% |           0      0.00%     49.97% |           0      0.00%     49.97% |        4371      0.94%     50.90% |       25470      5.45%     56.35% |        4376      0.94%     57.29% |       15017      3.21%     60.50% |       25012      5.35%     65.86% |       35197      7.53%     73.39% |       15007      3.21%     76.60% |       65140     13.94%     90.54% |       44205      9.46%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       467302                      
system.ruby.L1Cache_Controller.E.Inv     |           4      5.71%      5.71% |           0      0.00%      5.71% |           0      0.00%      5.71% |           0      0.00%      5.71% |           0      0.00%      5.71% |           0      0.00%      5.71% |           0      0.00%      5.71% |           9     12.86%     18.57% |           0      0.00%     18.57% |          54     77.14%     95.71% |           1      1.43%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           2      2.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           70                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11328      7.02%      7.02% |       11397      7.07%     14.09% |       12100      7.50%     21.59% |       11597      7.19%     28.78% |       11487      7.12%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |       11279      6.99%     42.90% |       11897      7.38%     50.27% |       11354      7.04%     57.31% |       11497      7.13%     64.44% |       11360      7.04%     71.48% |       11528      7.15%     78.63% |       11434      7.09%     85.72% |       11530      7.15%     92.87% |       11507      7.13%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       161295                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Load    |      375924      5.38%      5.38% |      501508      7.18%     12.56% |      561184      8.03%     20.59% |      607335      8.69%     29.28% |      735015     10.52%     39.80% |           0      0.00%     39.80% |           0      0.00%     39.80% |      369426      5.29%     45.09% |      465032      6.66%     51.75% |      311664      4.46%     56.21% |      426550      6.11%     62.31% |      461009      6.60%     68.91% |      521785      7.47%     76.38% |      422639      6.05%     82.43% |      675028      9.66%     92.09% |      552462      7.91%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      6986561                      
system.ruby.L1Cache_Controller.M.Store   |      303259      6.08%      6.08% |      362088      7.26%     13.34% |      380840      7.63%     20.97% |      398643      7.99%     28.96% |      448328      8.99%     37.95% |        3675      0.07%     38.03% |        3675      0.07%     38.10% |      303185      6.08%     44.18% |      343122      6.88%     51.06% |      281308      5.64%     56.70% |      324695      6.51%     63.20% |      343266      6.88%     70.09% |      364004      7.30%     77.38% |      324027      6.50%     83.88% |      422898      8.48%     92.36% |      381248      7.64%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4988261                      
system.ruby.L1Cache_Controller.M.Inv     |         106     30.29%     30.29% |           1      0.29%     30.57% |           0      0.00%     30.57% |           0      0.00%     30.57% |           0      0.00%     30.57% |           0      0.00%     30.57% |           0      0.00%     30.57% |          72     20.57%     51.14% |           1      0.29%     51.43% |         163     46.57%     98.00% |           2      0.57%     98.57% |           3      0.86%     99.43% |           0      0.00%     99.43% |           2      0.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          350                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       17005      2.79%      2.79% |       46400      7.61%     10.39% |       56737      9.30%     19.69% |       65341     10.71%     30.41% |       90225     14.79%     45.20% |           0      0.00%     45.20% |           0      0.00%     45.20% |       17114      2.81%     48.00% |       37928      6.22%     54.22% |        6851      1.12%     55.34% |       27754      4.55%     59.89% |       37035      6.07%     65.96% |       47386      7.77%     73.73% |       27519      4.51%     78.24% |       76852     12.60%     90.84% |       55870      9.16%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       610017                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.94%      2.94% |          52      2.94%      5.88% |          50      2.82%      8.70% |          52      2.94%     11.64% |          52      2.94%     14.58% |         525     29.66%     44.24% |         525     29.66%     73.90% |          52      2.94%     76.84% |          50      2.82%     79.66% |          52      2.94%     82.60% |          52      2.94%     85.54% |          50      2.82%     88.36% |          50      2.82%     91.19% |          52      2.94%     94.12% |          52      2.94%     97.06% |          52      2.94%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1770                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       15854      2.51%      2.51% |       46029      7.29%      9.80% |       56744      8.99%     18.79% |       74545     11.81%     30.60% |       99185     15.71%     46.32% |           6      0.00%     46.32% |           2      0.00%     46.32% |       15837      2.51%     48.83% |       37558      5.95%     54.78% |       15918      2.52%     57.30% |       26695      4.23%     61.53% |       36557      5.79%     67.32% |       46914      7.43%     74.75% |       26630      4.22%     78.97% |       76852     12.18%     91.14% |       55900      8.86%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       631226                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.47% |          75      4.24%     12.71% |          75      4.24%     16.95% |          75      4.24%     21.19% |         358     20.23%     41.41% |         362     20.45%     61.86% |          75      4.24%     66.10% |          75      4.24%     70.34% |          75      4.24%     74.58% |          75      4.24%     78.81% |          75      4.24%     83.05% |          75      4.24%     87.29% |          75      4.24%     91.53% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1770                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2488      9.73%      9.73% |        1706      6.67%     16.40% |        1745      6.83%     23.23% |        1723      6.74%     29.97% |        1755      6.86%     36.83% |           0      0.00%     36.83% |           0      0.00%     36.83% |        1706      6.67%     43.51% |        1686      6.59%     50.10% |        1668      6.52%     56.63% |        2496      9.76%     66.39% |        1711      6.69%     73.08% |        1704      6.67%     79.75% |        1694      6.63%     86.37% |        1751      6.85%     93.22% |        1733      6.78%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        25566                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.34%      7.34% |          26      7.34%     14.69% |          23      6.50%     21.19% |          25      7.06%     28.25% |          25      7.06%     35.31% |           0      0.00%     35.31% |           0      0.00%     35.31% |          25      7.06%     42.37% |          25      7.06%     49.44% |          26      7.34%     56.78% |          26      7.34%     64.12% |          25      7.06%     71.19% |          24      6.78%     77.97% |          26      7.34%     85.31% |          26      7.34%     92.66% |          26      7.34%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          354                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       13527      8.72%      8.72% |       12817      8.26%     16.99% |       13143      8.47%     25.46% |        3434      2.21%     27.67% |        3569      2.30%     29.97% |         175      0.11%     30.09% |         175      0.11%     30.20% |       13605      8.77%     38.97% |       13315      8.58%     47.56% |        3328      2.15%     49.70% |       13605      8.77%     58.47% |       12885      8.31%     66.78% |       13049      8.41%     75.19% |       13371      8.62%     83.82% |       12578      8.11%     91.92% |       12525      8.08%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       155101                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     33.33%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.53%      2.53% |          27      2.53%      5.06% |          24      2.25%      7.30% |          26      2.43%      9.74% |          26      2.43%     12.17% |         350     32.77%     44.94% |         350     32.77%     77.72% |          26      2.43%     80.15% |          26      2.43%     82.58% |          27      2.53%     85.11% |          27      2.53%     87.64% |          26      2.43%     90.07% |          25      2.34%     92.42% |          27      2.53%     94.94% |          27      2.53%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1068                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       28333      3.67%      3.67% |       57797      7.49%     11.17% |       68837      8.92%     20.09% |       76938      9.97%     30.07% |      101712     13.19%     43.25% |           0      0.00%     43.25% |           0      0.00%     43.25% |       28393      3.68%     46.93% |       49825      6.46%     53.39% |       18205      2.36%     55.75% |       39251      5.09%     60.84% |       48395      6.27%     67.12% |       58914      7.64%     74.76% |       38953      5.05%     79.81% |       88382     11.46%     91.26% |       67377      8.74%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       771312                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1589      6.22%      6.22% |        1504      5.89%     12.12% |        1725      6.76%     18.87% |        1350      5.29%     24.16% |        1750      6.85%     31.01% |        1422      5.57%     36.58% |        1503      5.89%     42.47% |        1421      5.57%     48.04% |        1520      5.95%     53.99% |        1297      5.08%     59.07% |        1442      5.65%     64.72% |        1434      5.62%     70.34% |        1386      5.43%     75.77% |        1440      5.64%     81.41% |        3305     12.95%     94.35% |        1442      5.65%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        25530                      
system.ruby.L2Cache_Controller.L1_GETS   |       39402      6.22%      6.22% |       39247      6.20%     12.42% |       39096      6.18%     18.60% |       39649      6.26%     24.86% |       39024      6.16%     31.03% |       39063      6.17%     37.20% |       39287      6.21%     43.40% |       39489      6.24%     49.64% |       39660      6.27%     55.91% |       39174      6.19%     62.10% |       39456      6.23%     68.33% |       40239      6.36%     74.69% |       41285      6.52%     81.21% |       40197      6.35%     87.56% |       39802      6.29%     93.84% |       38965      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       633035                      
system.ruby.L2Cache_Controller.L1_GETX   |        9595      6.17%      6.17% |        9757      6.28%     12.45% |        9838      6.33%     18.78% |        9715      6.25%     25.03% |        9708      6.24%     31.27% |        9616      6.19%     37.46% |        9586      6.17%     43.62% |        9734      6.26%     49.89% |        9593      6.17%     56.06% |        9614      6.18%     62.24% |        9625      6.19%     68.43% |        9555      6.15%     74.58% |       10743      6.91%     81.49% |        9497      6.11%     87.60% |        9615      6.19%     93.78% |        9664      6.22%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       155455                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       47989      6.22%      6.22% |       47996      6.22%     12.44% |       47872      6.21%     18.65% |       48300      6.26%     24.91% |       47670      6.18%     31.09% |       47559      6.17%     37.26% |       47753      6.19%     43.45% |       48106      6.24%     49.69% |       48135      6.24%     55.93% |       47656      6.18%     62.11% |       47964      6.22%     68.33% |       48680      6.31%     74.64% |       50966      6.61%     81.24% |       48633      6.31%     87.55% |       48409      6.28%     93.83% |       47624      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       771312                      
system.ruby.L2Cache_Controller.L2_Replacement |        3677      6.41%      6.41% |        3581      6.24%     12.65% |        3532      6.16%     18.81% |        3553      6.19%     25.00% |        3509      6.12%     31.12% |        3559      6.20%     37.32% |        3563      6.21%     43.54% |        3584      6.25%     49.78% |        3648      6.36%     56.14% |        3474      6.06%     62.20% |        3564      6.21%     68.41% |        3545      6.18%     74.59% |        3588      6.25%     80.85% |        3659      6.38%     87.23% |        3724      6.49%     93.72% |        3604      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        57364                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3254      6.22%      6.22% |        3205      6.13%     12.35% |        3171      6.06%     18.42% |        3237      6.19%     24.61% |        3203      6.13%     30.73% |        3297      6.31%     37.04% |        3283      6.28%     43.32% |        3339      6.39%     49.70% |        3364      6.43%     56.13% |        3153      6.03%     62.16% |        3198      6.12%     68.28% |        3302      6.31%     74.59% |        3343      6.39%     80.99% |        3329      6.37%     87.35% |        3341      6.39%     93.74% |        3272      6.26%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        52291                      
system.ruby.L2Cache_Controller.Mem_Data  |       38563      6.26%      6.26% |       38373      6.23%     12.50% |       38303      6.22%     18.72% |       38454      6.25%     24.97% |       38260      6.21%     31.18% |       38464      6.25%     37.43% |       38476      6.25%     43.68% |       38533      6.26%     49.94% |       38668      6.28%     56.22% |       38190      6.20%     62.42% |       38399      6.24%     68.66% |       38447      6.25%     74.90% |       38608      6.27%     81.18% |       38655      6.28%     87.46% |       38725      6.29%     93.75% |       38504      6.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       615622                      
system.ruby.L2Cache_Controller.Mem_Ack   |        6931      6.32%      6.32% |        6786      6.19%     12.51% |        6703      6.11%     18.62% |        6790      6.19%     24.81% |        6712      6.12%     30.94% |        6856      6.25%     37.19% |        6846      6.24%     43.43% |        6923      6.31%     49.74% |        7012      6.39%     56.14% |        6627      6.04%     62.18% |        6762      6.17%     68.35% |        6847      6.24%     74.59% |        6931      6.32%     80.91% |        6988      6.37%     87.29% |        7065      6.44%     93.73% |        6876      6.27%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       109655                      
system.ruby.L2Cache_Controller.WB_Data   |          86      4.06%      4.06% |          93      4.39%      8.44% |         116      5.47%     13.92% |         127      5.99%     19.91% |         119      5.61%     25.52% |         165      7.78%     33.30% |         164      7.74%     41.04% |         161      7.59%     48.63% |         162      7.64%     56.27% |         160      7.55%     63.82% |         157      7.41%     71.23% |         152      7.17%     78.40% |         135      6.37%     84.76% |         133      6.27%     91.04% |          94      4.43%     95.47% |          96      4.53%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2120                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           0      0.00%     17.39% |           2      8.70%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           3     13.04%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           2      8.70%     82.61% |           3     13.04%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.Ack::total           23                      
system.ruby.L2Cache_Controller.Ack_all   |         501      5.91%      5.91% |         585      6.90%     12.80% |         558      6.58%     19.38% |         504      5.94%     25.32% |         534      6.29%     31.61% |         578      6.81%     38.43% |         557      6.57%     44.99% |         528      6.22%     51.21% |         592      6.98%     58.19% |         430      5.07%     63.26% |         486      5.73%     68.99% |         501      5.91%     74.89% |         527      6.21%     81.11% |         533      6.28%     87.39% |         591      6.97%     94.35% |         479      5.65%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         8484                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.95%      3.95% |          70      3.95%      7.91% |          98      5.54%     13.45% |          98      5.54%     18.98% |          98      5.54%     24.52% |         140      7.91%     32.43% |         140      7.91%     40.34% |         140      7.91%     48.25% |         140      7.91%     56.16% |         140      7.91%     64.07% |         138      7.80%     71.86% |         134      7.57%     79.44% |         112      6.33%     85.76% |         112      6.33%     92.09% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1770                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       48955      6.22%      6.22% |       48962      6.22%     12.44% |       48864      6.21%     18.64% |       49294      6.26%     24.90% |       48662      6.18%     31.08% |       48595      6.17%     37.25% |       48789      6.20%     43.45% |       49139      6.24%     49.69% |       49158      6.24%     55.93% |       48690      6.18%     62.12% |       48999      6.22%     68.34% |       49716      6.31%     74.65% |       51972      6.60%     81.25% |       49638      6.30%     87.56% |       49375      6.27%     93.83% |       48587      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       787395                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1364      6.44%      6.44% |        1365      6.44%     12.88% |        1490      7.03%     19.91% |        1287      6.07%     25.98% |        1345      6.35%     32.33% |        1334      6.29%     38.62% |        1282      6.05%     44.67% |        1291      6.09%     50.76% |        1367      6.45%     57.21% |        1164      5.49%     62.70% |        1250      5.90%     68.60% |        1265      5.97%     74.57% |        1228      5.79%     80.37% |        1301      6.14%     86.50% |        1514      7.14%     93.65% |        1346      6.35%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21193                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       28848      6.27%      6.27% |       28584      6.21%     12.48% |       28350      6.16%     18.64% |       28752      6.25%     24.89% |       28489      6.19%     31.08% |       28724      6.24%     37.32% |       28786      6.25%     43.57% |       28829      6.26%     49.83% |       28940      6.29%     56.12% |       28685      6.23%     62.35% |       28774      6.25%     68.61% |       28836      6.27%     74.87% |       29045      6.31%     81.18% |       28984      6.30%     87.48% |       28835      6.27%     93.74% |       28790      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       460251                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8351      6.22%      6.22% |        8424      6.28%     12.50% |        8463      6.31%     18.81% |        8415      6.27%     25.08% |        8426      6.28%     31.36% |        8406      6.26%     37.63% |        8408      6.27%     43.89% |        8413      6.27%     50.16% |        8361      6.23%     56.39% |        8341      6.22%     62.61% |        8375      6.24%     68.85% |        8346      6.22%     75.07% |        8335      6.21%     81.28% |        8370      6.24%     87.52% |        8376      6.24%     93.76% |        8368      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       134178                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         211      4.93%      4.93% |         139      3.25%      8.18% |         233      5.45%     13.63% |          63      1.47%     15.10% |         405      9.47%     24.57% |          88      2.06%     26.62% |         220      5.14%     31.77% |         130      3.04%     34.81% |         139      3.25%     38.06% |         119      2.78%     40.84% |         192      4.49%     45.32% |         169      3.95%     49.28% |         158      3.69%     52.97% |         139      3.25%     56.22% |        1777     41.54%     97.76% |          96      2.24%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4278                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     35.90%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          11     28.21%     64.10% |          14     35.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           39                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.89%      3.89% |          14      3.89%      7.78% |          28      7.78%     15.56% |          28      7.78%     23.33% |          28      7.78%     31.11% |          28      7.78%     38.89% |          28      7.78%     46.67% |          28      7.78%     54.44% |          28      7.78%     62.22% |          28      7.78%     70.00% |          27      7.50%     77.50% |          25      6.94%     84.44% |          14      3.89%     88.33% |          14      3.89%     92.22% |          14      3.89%     96.11% |          14      3.89%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          360                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           0      0.00%     17.39% |           2      8.70%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           3     13.04%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           2      8.70%     82.61% |           3     13.04%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           23                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         499      5.95%      5.95% |         580      6.91%     12.86% |         556      6.63%     19.49% |         490      5.84%     25.32% |         527      6.28%     31.61% |         571      6.80%     38.41% |         552      6.58%     44.99% |         521      6.21%     51.20% |         582      6.94%     58.13% |         426      5.08%     63.21% |         480      5.72%     68.93% |         495      5.90%     74.83% |         521      6.21%     81.04% |         529      6.30%     87.34% |         584      6.96%     94.30% |         478      5.70%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8391                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10484      6.13%      6.13% |       10593      6.20%     12.33% |       10634      6.22%     18.55% |       10799      6.32%     24.86% |       10437      6.10%     30.97% |       10199      5.97%     36.93% |       10361      6.06%     42.99% |       10520      6.15%     49.15% |       10569      6.18%     55.33% |       10335      6.04%     61.37% |       10544      6.17%     67.54% |       11269      6.59%     74.13% |       12128      7.09%     81.22% |       11101      6.49%     87.72% |       10897      6.37%     94.09% |       10105      5.91%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       170975                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1230      5.88%      5.88% |        1319      6.31%     12.19% |        1347      6.44%     18.63% |        1272      6.08%     24.71% |        1254      6.00%     30.71% |        1182      5.65%     36.36% |        1150      5.50%     41.86% |        1293      6.18%     48.04% |        1204      5.76%     53.80% |        1245      5.95%     59.75% |        1222      5.84%     65.60% |        1181      5.65%     71.24% |        2394     11.45%     82.69% |        1113      5.32%     88.01% |        1225      5.86%     93.87% |        1282      6.13%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20913                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3675      6.42%      6.42% |        3577      6.25%     12.66% |        3524      6.15%     18.82% |        3540      6.18%     25.00% |        3501      6.11%     31.11% |        3552      6.20%     37.31% |        3557      6.21%     43.52% |        3579      6.25%     49.77% |        3637      6.35%     56.12% |        3471      6.06%     62.19% |        3559      6.21%     68.40% |        3540      6.18%     74.58% |        3581      6.25%     80.83% |        3656      6.38%     87.22% |        3718      6.49%     93.71% |        3602      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        57269                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2739      6.29%      6.29% |        2601      5.97%     12.26% |        2603      5.98%     18.24% |        2717      6.24%     24.48% |        2656      6.10%     30.57% |        2701      6.20%     36.78% |        2708      6.22%     42.99% |        2795      6.42%     49.41% |        2761      6.34%     55.75% |        2706      6.21%     61.97% |        2698      6.19%     68.16% |        2788      6.40%     74.56% |        2800      6.43%     80.99% |        2778      6.38%     87.37% |        2732      6.27%     93.64% |        2769      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        43552                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.95%      3.95% |          70      3.95%      7.91% |          98      5.54%     13.45% |          98      5.54%     18.98% |          98      5.54%     24.52% |         140      7.91%     32.43% |         140      7.91%     40.34% |         140      7.91%     48.25% |         140      7.91%     56.16% |         140      7.91%     64.07% |         138      7.80%     71.86% |         134      7.57%     79.44% |         112      6.33%     85.76% |         112      6.33%     92.09% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1770                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       47989      6.22%      6.22% |       47996      6.22%     12.44% |       47872      6.21%     18.65% |       48300      6.26%     24.91% |       47670      6.18%     31.09% |       47559      6.17%     37.26% |       47753      6.19%     43.45% |       48106      6.24%     49.69% |       48135      6.24%     55.93% |       47656      6.18%     62.11% |       47964      6.22%     68.33% |       48680      6.31%     74.64% |       50966      6.61%     81.24% |       48633      6.31%     87.55% |       48409      6.28%     93.83% |       47624      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       771312                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.78%      2.78% |           2      2.78%      5.56% |           8     11.11%     16.67% |          11     15.28%     31.94% |           8     11.11%     43.06% |           5      6.94%     50.00% |           5      6.94%     56.94% |           4      5.56%     62.50% |           8     11.11%     73.61% |           2      2.78%     76.39% |           3      4.17%     80.56% |           4      5.56%     86.11% |           5      6.94%     93.06% |           1      1.39%     94.44% |           3      4.17%     98.61% |           1      1.39%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           72                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          16      4.60%      4.60% |          24      6.90%     11.49% |          12      3.45%     14.94% |          30      8.62%     23.56% |          20      5.75%     29.31% |          25      7.18%     36.49% |          23      6.61%     43.10% |          23      6.61%     49.71% |          21      6.03%     55.75% |          21      6.03%     61.78% |          20      5.75%     67.53% |          19      5.46%     72.99% |          22      6.32%     79.31% |          22      6.32%     85.63% |          25      7.18%     92.82% |          25      7.18%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          348                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        6931      6.32%      6.32% |        6786      6.19%     12.51% |        6703      6.11%     18.62% |        6790      6.19%     24.81% |        6712      6.12%     30.94% |        6856      6.25%     37.19% |        6846      6.24%     43.43% |        6923      6.31%     49.74% |        7012      6.39%     56.14% |        6627      6.04%     62.18% |        6762      6.17%     68.35% |        6847      6.24%     74.59% |        6931      6.32%     80.91% |        6988      6.37%     87.29% |        7065      6.44%     93.73% |        6876      6.27%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       109655                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           1      3.70%      3.70% |           6     22.22%     25.93% |           5     18.52%     44.44% |           3     11.11%     55.56% |           2      7.41%     62.96% |           2      7.41%     70.37% |           2      7.41%     77.78% |           2      7.41%     85.19% |           1      3.70%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           2      7.41%     96.30% |           0      0.00%     96.30% |           0      0.00%     96.30% |           1      3.70%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           27                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           2      4.44%      4.44% |           1      2.22%      6.67% |           2      4.44%     11.11% |           6     13.33%     24.44% |           5     11.11%     35.56% |           3      6.67%     42.22% |           3      6.67%     48.89% |           2      4.44%     53.33% |           6     13.33%     66.67% |           1      2.22%     68.89% |           3      6.67%     75.56% |           4      8.89%     84.44% |           3      6.67%     91.11% |           1      2.22%     93.33% |           3      6.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           45                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          16      4.95%      4.95% |          22      6.81%     11.76% |          12      3.72%     15.48% |          24      7.43%     22.91% |          18      5.57%     28.48% |          23      7.12%     35.60% |          22      6.81%     42.41% |          19      5.88%     48.30% |          20      6.19%     54.49% |          19      5.88%     60.37% |          19      5.88%     66.25% |          18      5.57%     71.83% |          21      6.50%     78.33% |          21      6.50%     84.83% |          24      7.43%     92.26% |          25      7.74%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          323                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           2      8.00%      8.00% |           0      0.00%      8.00% |           6     24.00%     32.00% |           2      8.00%     40.00% |           2      8.00%     48.00% |           1      4.00%     52.00% |           4     16.00%     68.00% |           1      4.00%     72.00% |           2      8.00%     80.00% |           1      4.00%     84.00% |           1      4.00%     88.00% |           1      4.00%     92.00% |           1      4.00%     96.00% |           1      4.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           25                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         499      5.95%      5.95% |         580      6.91%     12.86% |         556      6.63%     19.49% |         490      5.84%     25.32% |         527      6.28%     31.61% |         571      6.80%     38.41% |         552      6.58%     44.99% |         521      6.21%     51.20% |         582      6.94%     58.13% |         426      5.08%     63.21% |         480      5.72%     68.93% |         495      5.90%     74.83% |         521      6.21%     81.04% |         529      6.30%     87.34% |         584      6.96%     94.30% |         478      5.70%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8391                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           0      0.00%     17.39% |           2      8.70%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           3     13.04%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           2      8.70%     82.61% |           3     13.04%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           23                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           0      0.00%     17.39% |           2      8.70%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           3     13.04%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           2      8.70%     82.61% |           3     13.04%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           23                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       28848      6.27%      6.27% |       28584      6.21%     12.48% |       28350      6.16%     18.64% |       28752      6.25%     24.89% |       28489      6.19%     31.08% |       28724      6.24%     37.32% |       28786      6.25%     43.57% |       28829      6.26%     49.83% |       28940      6.29%     56.12% |       28685      6.23%     62.35% |       28774      6.25%     68.61% |       28836      6.27%     74.87% |       29045      6.31%     81.18% |       28984      6.30%     87.48% |       28835      6.27%     93.74% |       28790      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       460251                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1364      6.44%      6.44% |        1365      6.44%     12.88% |        1490      7.03%     19.91% |        1287      6.07%     25.98% |        1345      6.35%     32.33% |        1334      6.29%     38.62% |        1282      6.05%     44.67% |        1291      6.09%     50.76% |        1367      6.45%     57.21% |        1164      5.49%     62.70% |        1250      5.90%     68.60% |        1265      5.97%     74.57% |        1228      5.79%     80.37% |        1301      6.14%     86.50% |        1514      7.14%     93.65% |        1346      6.35%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21193                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8351      6.22%      6.22% |        8424      6.28%     12.50% |        8463      6.31%     18.81% |        8415      6.27%     25.08% |        8426      6.28%     31.36% |        8406      6.26%     37.63% |        8408      6.27%     43.89% |        8413      6.27%     50.16% |        8361      6.23%     56.39% |        8341      6.22%     62.61% |        8375      6.24%     68.85% |        8346      6.22%     75.07% |        8335      6.21%     81.28% |        8370      6.24%     87.52% |        8376      6.24%     93.76% |        8368      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       134178                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.91%      3.91% |          42      3.91%      7.82% |          70      6.52%     14.34% |          56      5.21%     19.55% |          56      5.21%     24.77% |          84      7.82%     32.59% |          84      7.82%     40.41% |          84      7.82%     48.23% |          84      7.82%     56.05% |          84      7.82%     63.87% |          83      7.73%     71.60% |          81      7.54%     79.14% |          70      6.52%     85.66% |          70      6.52%     92.18% |          42      3.91%     96.09% |          42      3.91%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1074                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       48913      6.22%      6.22% |       48920      6.22%     12.44% |       48794      6.21%     18.65% |       49238      6.26%     24.91% |       48606      6.18%     31.09% |       48511      6.17%     37.26% |       48705      6.19%     43.45% |       49055      6.24%     49.69% |       49074      6.24%     55.93% |       48606      6.18%     62.11% |       48916      6.22%     68.34% |       49635      6.31%     74.65% |       51902      6.60%     81.25% |       49568      6.30%     87.55% |       49333      6.27%     93.83% |       48545      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       786321                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      3.99%      3.99% |          68      3.87%      7.86% |          97      5.52%     13.38% |          97      5.52%     18.91% |          97      5.52%     24.43% |         139      7.92%     32.35% |         138      7.86%     40.21% |         140      7.97%     48.18% |         140      7.97%     56.15% |         138      7.86%     64.01% |         135      7.69%     71.70% |         134      7.63%     79.33% |         112      6.38%     85.71% |         111      6.32%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1756                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           2     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     14.29%     71.43% |           3     21.43%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           14                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           2     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     14.29%     71.43% |           3     21.43%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           14                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      3.99%      3.99% |          68      3.87%      7.86% |          97      5.52%     13.38% |          97      5.52%     18.91% |          97      5.52%     24.43% |         139      7.92%     32.35% |         138      7.86%     40.21% |         140      7.97%     48.18% |         140      7.97%     56.15% |         138      7.86%     64.01% |         135      7.69%     71.70% |         134      7.63%     79.33% |         112      6.38%     85.71% |         111      6.32%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1756                      

---------- End Simulation Statistics   ----------
