{"vcs1":{"timestamp_begin":1765866058.398331893, "rt":3.04, "ut":1.49, "st":0.14}}
{"vcselab":{"timestamp_begin":1765866061.489882051, "rt":1.71, "ut":0.27, "st":0.04}}
{"link":{"timestamp_begin":1765866063.217158545, "rt":0.17, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765866058.093460332}
{"VCS_COMP_START_TIME": 1765866058.093460332}
{"VCS_COMP_END_TIME": 1765866063.454400467}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 385648}}
{"vcselab": {"peak_mem": 241036}}
