set_property SRC_FILE_INFO {cfile:C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc rfile:../../../Lab3.srcs/constrs_1/new/Save.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[1]}]
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[4]}]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[2]}]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[3]}]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[0]}]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[0]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[1]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[2]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[3]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[4]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[5]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[6]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[7]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[8]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[9]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[10]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[11]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[12]}]]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[0]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[1]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[2]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[3]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[4]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[5]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[6]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[7]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[8]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[9]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[10]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[11]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[12]}]]
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[0]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[1]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[2]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[3]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[4]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[5]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[6]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[7]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[8]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[9]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[10]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[11]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[12]}]]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[0]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[1]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[2]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[3]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[4]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[5]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[6]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[7]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[8]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[9]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[10]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[11]} {design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[12]}]]
