// Seed: 899035605
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7
    , id_10,
    input supply1 id_8
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11
    , id_19,
    output supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input wor id_15,
    input supply0 id_16,
    input tri0 id_17
);
  assign id_12 = 1;
  or (id_9, id_19, id_17, id_5, id_6, id_11, id_13, id_0, id_14, id_7, id_10, id_8, id_4, id_16);
  module_0(
      id_9, id_3, id_12, id_5, id_1, id_6, id_4, id_9, id_2
  );
endmodule
