ARM GAS  /tmp/ccvD38uM.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.main,"ax",%progbits
  20              		.align	1
  21              		.global	main
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	main:
  27              	.LFB141:
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** 
   3:Core/Src/main.c **** #define DELAY (1000000)
   4:Core/Src/main.c **** 
   5:Core/Src/main.c **** int main(void)
   6:Core/Src/main.c **** {
  28              		.loc 1 6 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
   7:Core/Src/main.c **** 	/*
   8:Core/Src/main.c **** 	To make LED LD2 (connected to PB7) blink:
   9:Core/Src/main.c **** 	1) Enable GPIOB clock
  10:Core/Src/main.c **** 	2) Modify GPIOB_MODER, GPIOB_OTYPER, GPIOB_OSPEEDR, GPIOB_PUPDR
  11:Core/Src/main.c **** 	*/
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** 	//step 1
  14:Core/Src/main.c **** 	(RCC -> AHB1ENR) |= (RCC_AHB1ENR_GPIOBEN);
  37              		.loc 1 14 2 view .LVU1
  38              		.loc 1 14 7 is_stmt 0 view .LVU2
  39 0002 164A     		ldr	r2, .L8
  40 0004 136B     		ldr	r3, [r2, #48]
  41              		.loc 1 14 19 view .LVU3
  42 0006 43F00203 		orr	r3, r3, #2
  43 000a 1363     		str	r3, [r2, #48]
  15:Core/Src/main.c **** 
ARM GAS  /tmp/ccvD38uM.s 			page 2


  16:Core/Src/main.c **** 	//step 2: No need to modify OTYPER, OSPEEDR, PUPDR: default values will suffice
  17:Core/Src/main.c **** 	(GPIOB -> MODER) &= ~(GPIO_MODER_MODER7); //Clear the bits to ensure a clean register
  44              		.loc 1 17 2 is_stmt 1 view .LVU4
  45              		.loc 1 17 9 is_stmt 0 view .LVU5
  46 000c 144B     		ldr	r3, .L8+4
  47 000e 1A68     		ldr	r2, [r3]
  48              		.loc 1 17 19 view .LVU6
  49 0010 22F44042 		bic	r2, r2, #49152
  50 0014 1A60     		str	r2, [r3]
  18:Core/Src/main.c **** 	(GPIOB -> MODER) |= (GPIO_MODER_MODER7_0);
  51              		.loc 1 18 2 is_stmt 1 view .LVU7
  52              		.loc 1 18 9 is_stmt 0 view .LVU8
  53 0016 1A68     		ldr	r2, [r3]
  54              		.loc 1 18 19 view .LVU9
  55 0018 42F48042 		orr	r2, r2, #16384
  56 001c 1A60     		str	r2, [r3]
  57 001e 11E0     		b	.L6
  58              	.L3:
  59              	.LBB2:
  19:Core/Src/main.c **** 
  20:Core/Src/main.c **** 	while(1)
  21:Core/Src/main.c **** 	{
  22:Core/Src/main.c **** 		(GPIOB -> BSRR) |= (GPIO_BSRR_BS7);
  23:Core/Src/main.c **** 		for(volatile int i = 0; i <= DELAY; i++);
  60              		.loc 1 23 40 is_stmt 1 discriminator 3 view .LVU10
  61 0020 009B     		ldr	r3, [sp]
  62 0022 0133     		adds	r3, r3, #1
  63 0024 0093     		str	r3, [sp]
  64              	.L2:
  65              		.loc 1 23 29 discriminator 1 view .LVU11
  66 0026 009A     		ldr	r2, [sp]
  67 0028 0E4B     		ldr	r3, .L8+8
  68 002a 9A42     		cmp	r2, r3
  69 002c F8DD     		ble	.L3
  70              	.LBE2:
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** 		(GPIOB -> BSRR) |= (GPIO_BSRR_BR7);
  71              		.loc 1 25 3 view .LVU12
  72              		.loc 1 25 10 is_stmt 0 view .LVU13
  73 002e 0C4A     		ldr	r2, .L8+4
  74 0030 9369     		ldr	r3, [r2, #24]
  75              		.loc 1 25 19 view .LVU14
  76 0032 43F40003 		orr	r3, r3, #8388608
  77 0036 9361     		str	r3, [r2, #24]
  26:Core/Src/main.c **** 		for(volatile int i = 0; i <= DELAY; i++);
  78              		.loc 1 26 3 is_stmt 1 view .LVU15
  79              	.LBB3:
  80              		.loc 1 26 7 view .LVU16
  81              		.loc 1 26 20 is_stmt 0 view .LVU17
  82 0038 0023     		movs	r3, #0
  83 003a 0193     		str	r3, [sp, #4]
  84              	.L4:
  85              		.loc 1 26 29 is_stmt 1 discriminator 1 view .LVU18
  86 003c 019A     		ldr	r2, [sp, #4]
  87 003e 094B     		ldr	r3, .L8+8
  88 0040 9A42     		cmp	r2, r3
  89 0042 07DD     		ble	.L5
ARM GAS  /tmp/ccvD38uM.s 			page 3


  90              	.L6:
  91              	.LBE3:
  20:Core/Src/main.c **** 	{
  92              		.loc 1 20 2 view .LVU19
  22:Core/Src/main.c **** 		for(volatile int i = 0; i <= DELAY; i++);
  93              		.loc 1 22 3 view .LVU20
  22:Core/Src/main.c **** 		for(volatile int i = 0; i <= DELAY; i++);
  94              		.loc 1 22 10 is_stmt 0 view .LVU21
  95 0044 064A     		ldr	r2, .L8+4
  96 0046 9369     		ldr	r3, [r2, #24]
  22:Core/Src/main.c **** 		for(volatile int i = 0; i <= DELAY; i++);
  97              		.loc 1 22 19 view .LVU22
  98 0048 43F08003 		orr	r3, r3, #128
  99 004c 9361     		str	r3, [r2, #24]
  23:Core/Src/main.c **** 
 100              		.loc 1 23 3 is_stmt 1 view .LVU23
 101              	.LBB4:
  23:Core/Src/main.c **** 
 102              		.loc 1 23 7 view .LVU24
  23:Core/Src/main.c **** 
 103              		.loc 1 23 20 is_stmt 0 view .LVU25
 104 004e 0023     		movs	r3, #0
 105 0050 0093     		str	r3, [sp]
  23:Core/Src/main.c **** 
 106              		.loc 1 23 3 view .LVU26
 107 0052 E8E7     		b	.L2
 108              	.L5:
 109              	.LBE4:
 110              	.LBB5:
 111              		.loc 1 26 40 is_stmt 1 discriminator 3 view .LVU27
 112 0054 019B     		ldr	r3, [sp, #4]
 113 0056 0133     		adds	r3, r3, #1
 114 0058 0193     		str	r3, [sp, #4]
 115 005a EFE7     		b	.L4
 116              	.L9:
 117              		.align	2
 118              	.L8:
 119 005c 00380240 		.word	1073887232
 120 0060 00040240 		.word	1073873920
 121 0064 40420F00 		.word	1000000
 122              	.LBE5:
 123              		.cfi_endproc
 124              	.LFE141:
 126              		.text
 127              	.Letext0:
 128              		.file 2 "/home/nash/ToolChains/arm-gnu-toolchain-14.2.rel1-aarch64-arm-none-eabi/arm-none-eabi/inc
 129              		.file 3 "/home/nash/ToolChains/arm-gnu-toolchain-14.2.rel1-aarch64-arm-none-eabi/arm-none-eabi/inc
 130              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
ARM GAS  /tmp/ccvD38uM.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccvD38uM.s:20     .text.main:00000000 $t
     /tmp/ccvD38uM.s:26     .text.main:00000000 main
     /tmp/ccvD38uM.s:119    .text.main:0000005c $d

NO UNDEFINED SYMBOLS
