<<<<<<< HEAD
timestamp: "18045421214"
=======
timestamp: "07231100729"
>>>>>>> 700b0acc0f29fcb7d21a170e11b7c6767f907b8e
arch: ICE40
fpga_info {
  fpga_id: "ice40up5k-sg48"
  part_num: "ICE40UP5K-SG48"
  size: "5k"
  ice40 {
    type: "up5k"
    pack: "sg48"
  }
}
verbosity {
<<<<<<< HEAD
  all: true
=======
  all: false
>>>>>>> 700b0acc0f29fcb7d21a170e11b7c6767f907b8e
  synth: false
  pnr: false
}
environment {
  platform_id: "darwin-arm64"
  is_windows: false
  terminal_mode: FORCE_PIPE
  theme_name: "light"
  debug_level: 0
  yosys_path: "/Users/jzhang/.apio/packages/oss-cad-suite/share/yosys"
  trellis_path: "/Users/jzhang/.apio/packages/oss-cad-suite/share/trellis"
}
apio_env_params {
  env_name: "default"
  board_id: "upduino31"
  top_module: "top"
}
