Report time       : Wed Oct  3 20:33:30 RDT 2018.
Solution          : solution1.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|            106|            106|            106|              0|              0|              0|
|   Verilog|      Fail|            106|            106|            106|              0|              0|              0|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
