# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.srcs/sources_1/new/AXI4LITE_Interface.sv" \
"../../../../project_4.srcs/sources_1/new/bitcount.v" \

verilog xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.srcs/sources_1/new/AXI_bitcount.v" \

sv xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/design_tb_sim_1/ip/design_tb_sim_1_axi4stream_vip_0_0/sim/design_tb_sim_1_axi4stream_vip_0_0_pkg.sv" \
"../../../../project_4.ip_user_files/bd/design_tb_sim_1/ip/design_tb_sim_1_axi4stream_vip_0_0/sim/design_tb_sim_1_axi4stream_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/design_tb_sim_1/sim/design_tb_sim_1.v" \
"../../../../project_4.ip_user_files/bd/design_tb_sim_1/ip/design_tb_sim_1_AXI_bitcount_0_0/sim/design_tb_sim_1_AXI_bitcount_0_0.v" \

sv xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/design_tb_sim_1/ip/design_tb_sim_1_axi_vip_0_0/sim/design_tb_sim_1_axi_vip_0_0_pkg.sv" \
"../../../../project_4.ip_user_files/bd/design_tb_sim_1/ip/design_tb_sim_1_axi_vip_0_0/sim/design_tb_sim_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/hdl/design_tb_sim_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/8713/hdl" --include "../../../../project_4.srcs/sources_1/bd/design_tb_sim_1/ipshared/ec67/hdl" --include "/l/Xilinx_Vivado_SDK_Web_2018.3_1207_2324/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_4.srcs/sim_1/new/tb_sim1.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
