0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_project/Test/Test.sim/sim_1/synth/timing/xsim/hex_cnt_disp_tb_time_synth.v,1740029409,verilog,,C:/FPGA_project/Test/Test.srcs/sim_1/new/hex_cnt_disp_tb.v,,glbl;hex_cnt_disp;hex_cnt_test,,,,,,,,
C:/FPGA_project/Test/Test.srcs/sim_1/new/hex_cnt_disp_tb.v,1740028912,verilog,,,,hex_cnt_disp_tb,,,,,,,,
