#ifndef __BSP_SCTRL_H_
#define  __BSP_SCTRL_H_

#include "soc_baseaddr_interface.h"
#include "soc_sctrl_interface.h"
#ifndef CHIP_BB_HI6758
#include <soc_ao_sctrl_interface.h>
#include "bsp_ao_sctrl.h"
#endif

#define SCTRL_SC_INT_COUNT_EN		SOC_SCTRL_SC_INT_COUNT_EN_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_COUNT_EN1		SOC_SCTRL_SC_INT_COUNT_EN1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_COUNT_STAT0		SOC_SCTRL_SC_INT_COUNT_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_COUNT_STAT1		SOC_SCTRL_SC_INT_COUNT_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_COUNT_STAT2		SOC_SCTRL_SC_INT_COUNT_STAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_COUNT_STAT3		SOC_SCTRL_SC_INT_COUNT_STAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_COUNT_STAT4		SOC_SCTRL_SC_INT_COUNT_STAT4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL1		SOC_SCTRL_SC_PERIPH_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL2		SOC_SCTRL_SC_PERIPH_CTRL2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL3		SOC_SCTRL_SC_PERIPH_CTRL3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL4		SOC_SCTRL_SC_PERIPH_CTRL4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL5		SOC_SCTRL_SC_PERIPH_CTRL5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL6		SOC_SCTRL_SC_PERIPH_CTRL6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL12		SOC_SCTRL_SC_PERIPH_CTRL12_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL13		SOC_SCTRL_SC_PERIPH_CTRL13_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL14		SOC_SCTRL_SC_PERIPH_CTRL14_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL15		SOC_SCTRL_SC_PERIPH_CTRL15_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL16		SOC_SCTRL_SC_PERIPH_CTRL16_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_STAT0		SOC_SCTRL_SC_PERIPH_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_STAT1		SOC_SCTRL_SC_PERIPH_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DDR_CTRL0		SOC_SCTRL_SC_DDR_CTRL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DDR_CTRL1		SOC_SCTRL_SC_DDR_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DDR_CTRL2		SOC_SCTRL_SC_DDR_CTRL2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DDR_CTRL3		SOC_SCTRL_SC_DDR_CTRL3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DDR_CTRL4		SOC_SCTRL_SC_DDR_CTRL4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_STAT2		SOC_SCTRL_SC_PERIPH_STAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_STAT3		SOC_SCTRL_SC_PERIPH_STAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_STAT4		SOC_SCTRL_SC_PERIPH_STAT4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_STAT6		SOC_SCTRL_SC_PERIPH_STAT6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL8		SOC_SCTRL_SC_PERIPH_CTRL8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL9		SOC_SCTRL_SC_PERIPH_CTRL9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CTRL10		SOC_SCTRL_SC_PERIPH_CTRL10_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DSP_SUBSYS_CTRL0		SOC_SCTRL_SC_DSP_SUBSYS_CTRL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DSP_SUBSYS_CTRL1		SOC_SCTRL_SC_DSP_SUBSYS_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_DSP_SUBSYS_STAT0		SOC_SCTRL_SC_DSP_SUBSYS_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL0		SOC_SCTRL_SC_ACPU_CTRL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL1		SOC_SCTRL_SC_ACPU_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL2		SOC_SCTRL_SC_ACPU_CTRL2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL3		SOC_SCTRL_SC_ACPU_CTRL3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL4		SOC_SCTRL_SC_ACPU_CTRL4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL5		SOC_SCTRL_SC_ACPU_CTRL5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL6		SOC_SCTRL_SC_ACPU_CTRL6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CTRL7		SOC_SCTRL_SC_ACPU_CTRL7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CPURSTEN		SOC_SCTRL_SC_ACPU_CPURSTEN_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CPURSTDIS		SOC_SCTRL_SC_ACPU_CPURSTDIS_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CPURSTSTAT		SOC_SCTRL_SC_ACPU_CPURSTSTAT_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CPUCFG		SOC_SCTRL_SC_ACPU_CPUCFG_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CPUCLKOFF		SOC_SCTRL_SC_ACPU_CPUCLKOFF_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_CPUCLKGATE		SOC_SCTRL_SC_ACPU_CPUCLKGATE_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SCCPUCOREEN		SOC_SCTRL_SCCPUCOREEN_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SCCPUCOREDIS		SOC_SCTRL_SCCPUCOREDIS_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SCCPUCORESTAT		SOC_SCTRL_SCCPUCORESTAT_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_STAT0		SOC_SCTRL_SC_ACPU_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_ACPU_STAT1		SOC_SCTRL_SC_ACPU_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CARM_CTRL0		SOC_SCTRL_SC_CARM_CTRL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CARM_CTRL1		SOC_SCTRL_SC_CARM_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CARM_STAT0		SOC_SCTRL_SC_CARM_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MPDMAC_SEL_EN0		SOC_SCTRL_SC_MPDMAC_SEL_EN0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MPDMAC_SEL_EN1		SOC_SCTRL_SC_MPDMAC_SEL_EN1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_AUTO_CLK_GATE0		SOC_SCTRL_SC_AUTO_CLK_GATE0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_AUTO_CLK_GATE1		SOC_SCTRL_SC_AUTO_CLK_GATE1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED7		SOC_SCTRL_SC_RESERVED7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED8		SOC_SCTRL_SC_RESERVED8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PeriphAxi_priority_set		SOC_SCTRL_SC_PeriphAxi_priority_set_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_SystemAxi_mst_priority_set		SOC_SCTRL_SC_SystemAxi_mst_priority_set_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_SystemAxi_slv_priority_set		SOC_SCTRL_SC_SystemAxi_slv_priority_set_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MPeriph_mst_priority_set		SOC_SCTRL_SC_MPeriph_mst_priority_set_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MPeriph_slv_priority_set		SOC_SCTRL_SC_MPeriph_slv_priority_set_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED16		SOC_SCTRL_SC_RESERVED16_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED17		SOC_SCTRL_SC_RESERVED17_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED18		SOC_SCTRL_SC_RESERVED18_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED21		SOC_SCTRL_SC_RESERVED21_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED22		SOC_SCTRL_SC_RESERVED22_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED23		SOC_SCTRL_SC_RESERVED23_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED24		SOC_SCTRL_SC_RESERVED24_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED25		SOC_SCTRL_SC_RESERVED25_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED26		SOC_SCTRL_SC_RESERVED26_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED27		SOC_SCTRL_SC_RESERVED27_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_RESERVED28		SOC_SCTRL_SC_RESERVED28_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL0		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL1		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL2		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL3		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL4		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL5		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL6		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_CTRL7		SOC_SCTRL_SC_MEDIA_SUBSYS_CTRL7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT0		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT1		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT2		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT3		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT4		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT5		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT6		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_MEDIA_SUBSYS_STAT7		SOC_SCTRL_SC_MEDIA_SUBSYS_STAT7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_CTRL0		SOC_SCTRL_SC_BBPABB_SUBSYS_CTRL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_CTRL1		SOC_SCTRL_SC_BBPABB_SUBSYS_CTRL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_CTRL2		SOC_SCTRL_SC_BBPABB_SUBSYS_CTRL2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_CTRL3		SOC_SCTRL_SC_BBPABB_SUBSYS_CTRL3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_STAT0		SOC_SCTRL_SC_BBPABB_SUBSYS_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_STAT1		SOC_SCTRL_SC_BBPABB_SUBSYS_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_STAT2		SOC_SCTRL_SC_BBPABB_SUBSYS_STAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_STAT3		SOC_SCTRL_SC_BBPABB_SUBSYS_STAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BBPABB_SUBSYS_STAT4		SOC_SCTRL_SC_BBPABB_SUBSYS_STAT4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN0		SOC_SCTRL_SC_PERIPH_CLKEN0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS0		SOC_SCTRL_SC_PERIPH_CLKDIS0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT0		SOC_SCTRL_SC_PERIPH_CLKSTAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN1		SOC_SCTRL_SC_PERIPH_CLKEN1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS1		SOC_SCTRL_SC_PERIPH_CLKDIS1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT1		SOC_SCTRL_SC_PERIPH_CLKSTAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN2		SOC_SCTRL_SC_PERIPH_CLKEN2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS2		SOC_SCTRL_SC_PERIPH_CLKDIS2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT2		SOC_SCTRL_SC_PERIPH_CLKSTAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN3		SOC_SCTRL_SC_PERIPH_CLKEN3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS3		SOC_SCTRL_SC_PERIPH_CLKDIS3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT3		SOC_SCTRL_SC_PERIPH_CLKSTAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN8		SOC_SCTRL_SC_PERIPH_CLKEN8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS8		SOC_SCTRL_SC_PERIPH_CLKDIS8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT8		SOC_SCTRL_SC_PERIPH_CLKSTAT8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN9		SOC_SCTRL_SC_PERIPH_CLKEN9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS9		SOC_SCTRL_SC_PERIPH_CLKDIS9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT9		SOC_SCTRL_SC_PERIPH_CLKSTAT9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN10		SOC_SCTRL_SC_PERIPH_CLKEN10_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS10		SOC_SCTRL_SC_PERIPH_CLKDIS10_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT10		SOC_SCTRL_SC_PERIPH_CLKSTAT10_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN11		SOC_SCTRL_SC_PERIPH_CLKEN11_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS11		SOC_SCTRL_SC_PERIPH_CLKDIS11_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT11		SOC_SCTRL_SC_PERIPH_CLKSTAT11_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN12		SOC_SCTRL_SC_PERIPH_CLKEN12_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS12		SOC_SCTRL_SC_PERIPH_CLKDIS12_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT12		SOC_SCTRL_SC_PERIPH_CLKSTAT12_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN13		SOC_SCTRL_SC_PERIPH_CLKEN13_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS13		SOC_SCTRL_SC_PERIPH_CLKDIS13_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT13		SOC_SCTRL_SC_PERIPH_CLKSTAT13_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKEN14		SOC_SCTRL_SC_PERIPH_CLKEN14_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKDIS14		SOC_SCTRL_SC_PERIPH_CLKDIS14_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_CLKSTAT14		SOC_SCTRL_SC_PERIPH_CLKSTAT14_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN0		SOC_SCTRL_SC_PERIPH_RSTEN0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS0		SOC_SCTRL_SC_PERIPH_RSTDIS0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT0		SOC_SCTRL_SC_PERIPH_RSTSTAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN1		SOC_SCTRL_SC_PERIPH_RSTEN1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS1		SOC_SCTRL_SC_PERIPH_RSTDIS1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT1		SOC_SCTRL_SC_PERIPH_RSTSTAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN2		SOC_SCTRL_SC_PERIPH_RSTEN2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS2		SOC_SCTRL_SC_PERIPH_RSTDIS2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT2		SOC_SCTRL_SC_PERIPH_RSTSTAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN3		SOC_SCTRL_SC_PERIPH_RSTEN3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS3		SOC_SCTRL_SC_PERIPH_RSTDIS3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT3		SOC_SCTRL_SC_PERIPH_RSTSTAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN6		SOC_SCTRL_SC_PERIPH_RSTEN6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS6		SOC_SCTRL_SC_PERIPH_RSTDIS6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT6		SOC_SCTRL_SC_PERIPH_RSTSTAT6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN7		SOC_SCTRL_SC_PERIPH_RSTEN7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS7		SOC_SCTRL_SC_PERIPH_RSTDIS7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT7		SOC_SCTRL_SC_PERIPH_RSTSTAT7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN8		SOC_SCTRL_SC_PERIPH_RSTEN8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS8		SOC_SCTRL_SC_PERIPH_RSTDIS8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT8		SOC_SCTRL_SC_PERIPH_RSTSTAT8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTEN9		SOC_SCTRL_SC_PERIPH_RSTEN9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTDIS9		SOC_SCTRL_SC_PERIPH_RSTDIS9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_PERIPH_RSTSTAT9		SOC_SCTRL_SC_PERIPH_RSTSTAT9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_G3D_RASTER		SOC_SCTRL_SC_G3D_RASTER_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_LAG		SOC_SCTRL_SC_TEMP0_LAG_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_TH		SOC_SCTRL_SC_TEMP0_TH_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_RST_TH		SOC_SCTRL_SC_TEMP0_RST_TH_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_CFG		SOC_SCTRL_SC_TEMP0_CFG_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_EN		SOC_SCTRL_SC_TEMP0_EN_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_INT_MSK		SOC_SCTRL_SC_TEMP0_INT_MSK_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_INT_CLR		SOC_SCTRL_SC_TEMP0_INT_CLR_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_RST_MSK		SOC_SCTRL_SC_TEMP0_RST_MSK_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_RAW_INT		SOC_SCTRL_SC_TEMP0_RAW_INT_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_MSK_INT		SOC_SCTRL_SC_TEMP0_MSK_INT_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP0_VALUE		SOC_SCTRL_SC_TEMP0_VALUE_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_LAG		SOC_SCTRL_SC_TEMP1_LAG_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_TH		SOC_SCTRL_SC_TEMP1_TH_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_RST_TH		SOC_SCTRL_SC_TEMP1_RST_TH_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_CFG		SOC_SCTRL_SC_TEMP1_CFG_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_EN		SOC_SCTRL_SC_TEMP1_EN_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_INT_MSK		SOC_SCTRL_SC_TEMP1_INT_MSK_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_INT_CLR		SOC_SCTRL_SC_TEMP1_INT_CLR_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_RST_MSK		SOC_SCTRL_SC_TEMP1_RST_MSK_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_RAW_INT		SOC_SCTRL_SC_TEMP1_RAW_INT_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_MSK_INT		SOC_SCTRL_SC_TEMP1_MSK_INT_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_TEMP1_VALUE		SOC_SCTRL_SC_TEMP1_VALUE_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLK_SEL0		SOC_SCTRL_SC_CLK_SEL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLK_SEL1		SOC_SCTRL_SC_CLK_SEL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFGALL0		SOC_SCTRL_SC_CLKCFGALL0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFGALL1		SOC_SCTRL_SC_CLKCFGALL1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFGALL2		SOC_SCTRL_SC_CLKCFGALL2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFGALL3		SOC_SCTRL_SC_CLKCFGALL3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFGALL4		SOC_SCTRL_SC_CLKCFGALL4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFGALL5		SOC_SCTRL_SC_CLKCFGALL5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT0		SOC_SCTRL_SC_CLKCFG8BIT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT1		SOC_SCTRL_SC_CLKCFG8BIT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT2		SOC_SCTRL_SC_CLKCFG8BIT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT3		SOC_SCTRL_SC_CLKCFG8BIT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT4		SOC_SCTRL_SC_CLKCFG8BIT4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT5		SOC_SCTRL_SC_CLKCFG8BIT5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT6		SOC_SCTRL_SC_CLKCFG8BIT6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT7		SOC_SCTRL_SC_CLKCFG8BIT7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT8		SOC_SCTRL_SC_CLKCFG8BIT8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT9		SOC_SCTRL_SC_CLKCFG8BIT9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_CLKCFG8BIT10		SOC_SCTRL_SC_CLKCFG8BIT10_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT0		SOC_SCTRL_SC_BUS_STAT0_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT1		SOC_SCTRL_SC_BUS_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT2		SOC_SCTRL_SC_BUS_STAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT3		SOC_SCTRL_SC_BUS_STAT3_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT4		SOC_SCTRL_SC_BUS_STAT4_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT5		SOC_SCTRL_SC_BUS_STAT5_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT6		SOC_SCTRL_SC_BUS_STAT6_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT7		SOC_SCTRL_SC_BUS_STAT7_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT8		SOC_SCTRL_SC_BUS_STAT8_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT9		SOC_SCTRL_SC_BUS_STAT9_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT10		SOC_SCTRL_SC_BUS_STAT10_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT11		SOC_SCTRL_SC_BUS_STAT11_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT12		SOC_SCTRL_SC_BUS_STAT12_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT13		SOC_SCTRL_SC_BUS_STAT13_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT14		SOC_SCTRL_SC_BUS_STAT14_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_BUS_STAT15		SOC_SCTRL_SC_BUS_STAT15_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_EN_STAT1		SOC_SCTRL_SC_INT_EN_STAT1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_STATR1		SOC_SCTRL_SC_INT_STATR1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_STATM1		SOC_SCTRL_SC_INT_STATM1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_CLEAR1		SOC_SCTRL_SC_INT_CLEAR1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_EN1		SOC_SCTRL_SC_INT_EN1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_DIS1		SOC_SCTRL_SC_INT_DIS1_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_EN_STAT2		SOC_SCTRL_SC_INT_EN_STAT2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_STATR2		SOC_SCTRL_SC_INT_STATR2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_STATM2		SOC_SCTRL_SC_INT_STATM2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_CLEAR2		SOC_SCTRL_SC_INT_CLEAR2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_EN2		SOC_SCTRL_SC_INT_EN2_ADDR(SOC_SC_OFF_BASE_ADDR)
#define SCTRL_SC_INT_DIS2		SOC_SCTRL_SC_INT_DIS2_ADDR(SOC_SC_OFF_BASE_ADDR)




#endif
