|test
Arena_16bitIN_A[0] => Arena_andGate.IN0
Arena_16bitIN_A[0] => Arena_andGate[1][0].IN0
Arena_16bitIN_A[0] => Arena_andGate[2][0].IN0
Arena_16bitIN_A[1] => Arena_andGate[0][1].IN0
Arena_16bitIN_A[1] => Arena_andGate[1][1].IN0
Arena_16bitIN_A[1] => Arena_andGate[2][1].IN0
Arena_16bitIN_A[2] => Arena_andGate[0][2].IN0
Arena_16bitIN_A[2] => Arena_andGate[1][2].IN0
Arena_16bitIN_A[2] => Arena_andGate[2][2].IN0
Arena_16bitIN_A[3] => Arena_andGate[0][3].IN0
Arena_16bitIN_A[3] => Arena_andGate[1][3].IN0
Arena_16bitIN_A[3] => Arena_andGate[2][3].IN0
Arena_16bitIN_A[4] => Arena_andGate[0][4].IN0
Arena_16bitIN_A[4] => Arena_andGate[1][4].IN0
Arena_16bitIN_A[4] => Arena_andGate[2][4].IN0
Arena_16bitIN_A[5] => Arena_andGate[0][5].IN0
Arena_16bitIN_A[5] => Arena_andGate[1][5].IN0
Arena_16bitIN_A[5] => Arena_andGate[2][5].IN0
Arena_16bitIN_A[6] => Arena_andGate[0][6].IN0
Arena_16bitIN_A[6] => Arena_andGate[1][6].IN0
Arena_16bitIN_A[6] => Arena_andGate[2][6].IN0
Arena_16bitIN_A[7] => Arena_andGate[0][7].IN0
Arena_16bitIN_A[7] => Arena_andGate[1][7].IN0
Arena_16bitIN_A[7] => Arena_andGate[2][7].IN0
Arena_16bitIN_A[8] => Arena_andGate[0][8].IN0
Arena_16bitIN_A[8] => Arena_andGate[1][8].IN0
Arena_16bitIN_A[8] => Arena_andGate[2][8].IN0
Arena_16bitIN_A[9] => Arena_andGate[0][9].IN0
Arena_16bitIN_A[9] => Arena_andGate[1][9].IN0
Arena_16bitIN_A[9] => Arena_andGate[2][9].IN0
Arena_16bitIN_A[10] => Arena_andGate[0][10].IN0
Arena_16bitIN_A[10] => Arena_andGate[1][10].IN0
Arena_16bitIN_A[10] => Arena_andGate[2][10].IN0
Arena_16bitIN_A[11] => Arena_andGate[0][11].IN0
Arena_16bitIN_A[11] => Arena_andGate[1][11].IN0
Arena_16bitIN_A[11] => Arena_andGate[2][11].IN0
Arena_16bitIN_A[12] => Arena_andGate[0][12].IN0
Arena_16bitIN_A[12] => Arena_andGate[1][12].IN0
Arena_16bitIN_A[12] => Arena_andGate[2][12].IN0
Arena_16bitIN_A[13] => Arena_andGate[0][13].IN0
Arena_16bitIN_A[13] => Arena_andGate[1][13].IN0
Arena_16bitIN_A[13] => Arena_andGate[2][13].IN0
Arena_16bitIN_A[14] => Arena_andGate[0][14].IN0
Arena_16bitIN_A[14] => Arena_andGate[1][14].IN0
Arena_16bitIN_A[14] => Arena_andGate[2][14].IN0
Arena_16bitIN_A[15] => Arena_andGate[0][15].IN0
Arena_16bitIN_A[15] => Arena_andGate[1][15].IN0
Arena_16bitIN_A[15] => Arena_andGate[2][15].IN0
Arena_16bitIN_B[0] => Arena_andGate.IN1
Arena_16bitIN_B[0] => Arena_andGate[0][1].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][2].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][3].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][4].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][5].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][6].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][7].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][8].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][9].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][10].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][11].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][12].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][13].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][14].IN1
Arena_16bitIN_B[0] => Arena_andGate[0][15].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][0].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][1].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][2].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][3].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][4].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][5].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][6].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][7].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][8].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][9].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][10].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][11].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][12].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][13].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][14].IN1
Arena_16bitIN_B[1] => Arena_andGate[1][15].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][0].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][1].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][2].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][3].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][4].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][5].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][6].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][7].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][8].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][9].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][10].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][11].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][12].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][13].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][14].IN1
Arena_16bitIN_B[2] => Arena_andGate[2][15].IN1
Arena_16bitIN_B[3] => ~NO_FANOUT~
Arena_16bitIN_B[4] => ~NO_FANOUT~
Arena_16bitIN_B[5] => ~NO_FANOUT~
Arena_16bitIN_B[6] => ~NO_FANOUT~
Arena_16bitIN_B[7] => ~NO_FANOUT~
Arena_16bitIN_B[8] => ~NO_FANOUT~
Arena_16bitIN_B[9] => ~NO_FANOUT~
Arena_16bitIN_B[10] => ~NO_FANOUT~
Arena_16bitIN_B[11] => ~NO_FANOUT~
Arena_16bitIN_B[12] => ~NO_FANOUT~
Arena_16bitIN_B[13] => ~NO_FANOUT~
Arena_16bitIN_B[14] => ~NO_FANOUT~
Arena_16bitIN_B[15] => ~NO_FANOUT~
Arena_32bitOUT[0] <= Arena_andGate.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOUT[1] <= Arena_16bitFullAdder:nbitFA_L0:0:nbitFA0.Arena_16bitOUT_Sum_fa[0]
Arena_32bitOUT[2] <= Arena_16bitFullAdder:nbitFA_L1:0:nbitFA1.Arena_16bitOUT_Sum_fa[0]
Arena_32bitOUT[3] <= Arena_16bitFullAdder:nbitFA1.Arena_16bitOUT_Cout_fa
Arena_32bitOUT[4] <= <GND>
Arena_32bitOUT[5] <= <GND>
Arena_32bitOUT[6] <= <GND>
Arena_32bitOUT[7] <= <GND>
Arena_32bitOUT[8] <= <GND>
Arena_32bitOUT[9] <= <GND>
Arena_32bitOUT[10] <= <GND>
Arena_32bitOUT[11] <= <GND>
Arena_32bitOUT[12] <= <GND>
Arena_32bitOUT[13] <= <GND>
Arena_32bitOUT[14] <= <GND>
Arena_32bitOUT[15] <= <GND>
Arena_32bitOUT[16] <= <GND>
Arena_32bitOUT[17] <= <GND>
Arena_32bitOUT[18] <= <GND>
Arena_32bitOUT[19] <= <GND>
Arena_32bitOUT[20] <= <GND>
Arena_32bitOUT[21] <= <GND>
Arena_32bitOUT[22] <= <GND>
Arena_32bitOUT[23] <= <GND>
Arena_32bitOUT[24] <= <GND>
Arena_32bitOUT[25] <= <GND>
Arena_32bitOUT[26] <= <GND>
Arena_32bitOUT[27] <= <GND>
Arena_32bitOUT[28] <= <GND>
Arena_32bitOUT[29] <= <GND>
Arena_32bitOUT[30] <= <GND>
Arena_32bitOUT[31] <= <GND>


|test|Arena_16bitFullAdder:\nbitFA_L0:0:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:1:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:2:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:3:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:4:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:5:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:6:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:7:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:8:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:9:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:10:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:11:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:12:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:13:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L0:14:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:nbitFA0
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:0:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:1:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:2:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:3:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:4:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:5:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:6:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:7:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:8:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:9:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:10:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:11:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:12:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:13:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:\nbitFA_L1:14:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


|test|Arena_16bitFullAdder:nbitFA1
Arena_16bitIN_A_fa[0] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[2] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[3] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[4] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[5] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[6] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[7] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[8] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[9] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[10] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[11] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[12] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[13] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[14] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_A_fa[15] => Arena_16bitOUT_Sum_fa.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN0
Arena_16bitIN_A_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[0] => Arena_16bitCout_vec.IN0
Arena_16bitIN_B_fa[1] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[1] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[2] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[3] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[4] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[5] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[6] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[7] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[8] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[9] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[10] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[11] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[12] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[13] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[14] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_B_fa[15] => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitOUT_Sum_fa.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitIN_Cin_fa => Arena_16bitCout_vec.IN1
Arena_16bitOUT_Sum_fa[0] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[1] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[2] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[3] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[4] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[5] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[6] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[7] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[8] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[9] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[10] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[11] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[12] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[13] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[14] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Sum_fa[15] <= Arena_16bitOUT_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_16bitOUT_Cout_fa <= Arena_16bitCout_vec.DB_MAX_OUTPUT_PORT_TYPE


