// Seed: 73290270
module module_0 (
    input  wire id_0,
    output tri1 id_1,
    output tri0 id_2
);
endmodule
module module_1 #(
    parameter id_3 = 32'd70,
    parameter id_6 = 32'd34
) (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor _id_3
    , _id_6,
    output uwire id_4
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  logic id_8;
  assign id_8 = (-1);
  assign id_7 = id_8 ? id_7 == -1 : 1'b0 - 1'b0;
  tri id_9;
  logic id_10;
  wire [-1 : id_6] id_11;
  assign id_9 = 1;
  logic [~  id_3 : id_6] id_12 = -1;
  assign id_10 = id_7;
endmodule
