
menace.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008328  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080084b0  080084b0  000094b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084d0  080084d0  0000a08c  2**0
                  CONTENTS
  4 .ARM          00000008  080084d0  080084d0  000094d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084d8  080084d8  0000a08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084d8  080084d8  000094d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084dc  080084dc  000094dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  080084e0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002508  2000008c  0800856c  0000a08c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002594  0800856c  0000a594  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd2a  00000000  00000000  0000a0b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c3b  00000000  00000000  00019ddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  0001ca20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb8  00000000  00000000  0001da78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ff7c  00000000  00000000  0001e730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b04  00000000  00000000  0003e6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be0dd  00000000  00000000  000541b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011228d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a58  00000000  00000000  001122d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00116d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000008c 	.word	0x2000008c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008498 	.word	0x08008498

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000090 	.word	0x20000090
 80001c4:	08008498 	.word	0x08008498

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_frsub>:
 8000b64:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b68:	e002      	b.n	8000b70 <__addsf3>
 8000b6a:	bf00      	nop

08000b6c <__aeabi_fsub>:
 8000b6c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b70 <__addsf3>:
 8000b70:	0042      	lsls	r2, r0, #1
 8000b72:	bf1f      	itttt	ne
 8000b74:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b78:	ea92 0f03 	teqne	r2, r3
 8000b7c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b80:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b84:	d06a      	beq.n	8000c5c <__addsf3+0xec>
 8000b86:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8e:	bfc1      	itttt	gt
 8000b90:	18d2      	addgt	r2, r2, r3
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	4048      	eorgt	r0, r1
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	bfb8      	it	lt
 8000b9a:	425b      	neglt	r3, r3
 8000b9c:	2b19      	cmp	r3, #25
 8000b9e:	bf88      	it	hi
 8000ba0:	4770      	bxhi	lr
 8000ba2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000baa:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bae:	bf18      	it	ne
 8000bb0:	4240      	negne	r0, r0
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bba:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4249      	negne	r1, r1
 8000bc2:	ea92 0f03 	teq	r2, r3
 8000bc6:	d03f      	beq.n	8000c48 <__addsf3+0xd8>
 8000bc8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bcc:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd0:	eb10 000c 	adds.w	r0, r0, ip
 8000bd4:	f1c3 0320 	rsb	r3, r3, #32
 8000bd8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bdc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be0:	d502      	bpl.n	8000be8 <__addsf3+0x78>
 8000be2:	4249      	negs	r1, r1
 8000be4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bec:	d313      	bcc.n	8000c16 <__addsf3+0xa6>
 8000bee:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf2:	d306      	bcc.n	8000c02 <__addsf3+0x92>
 8000bf4:	0840      	lsrs	r0, r0, #1
 8000bf6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfa:	f102 0201 	add.w	r2, r2, #1
 8000bfe:	2afe      	cmp	r2, #254	@ 0xfe
 8000c00:	d251      	bcs.n	8000ca6 <__addsf3+0x136>
 8000c02:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0a:	bf08      	it	eq
 8000c0c:	f020 0001 	biceq.w	r0, r0, #1
 8000c10:	ea40 0003 	orr.w	r0, r0, r3
 8000c14:	4770      	bx	lr
 8000c16:	0049      	lsls	r1, r1, #1
 8000c18:	eb40 0000 	adc.w	r0, r0, r0
 8000c1c:	3a01      	subs	r2, #1
 8000c1e:	bf28      	it	cs
 8000c20:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c24:	d2ed      	bcs.n	8000c02 <__addsf3+0x92>
 8000c26:	fab0 fc80 	clz	ip, r0
 8000c2a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c32:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c36:	bfaa      	itet	ge
 8000c38:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c3c:	4252      	neglt	r2, r2
 8000c3e:	4318      	orrge	r0, r3
 8000c40:	bfbc      	itt	lt
 8000c42:	40d0      	lsrlt	r0, r2
 8000c44:	4318      	orrlt	r0, r3
 8000c46:	4770      	bx	lr
 8000c48:	f092 0f00 	teq	r2, #0
 8000c4c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c50:	bf06      	itte	eq
 8000c52:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c56:	3201      	addeq	r2, #1
 8000c58:	3b01      	subne	r3, #1
 8000c5a:	e7b5      	b.n	8000bc8 <__addsf3+0x58>
 8000c5c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c60:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c64:	bf18      	it	ne
 8000c66:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6a:	d021      	beq.n	8000cb0 <__addsf3+0x140>
 8000c6c:	ea92 0f03 	teq	r2, r3
 8000c70:	d004      	beq.n	8000c7c <__addsf3+0x10c>
 8000c72:	f092 0f00 	teq	r2, #0
 8000c76:	bf08      	it	eq
 8000c78:	4608      	moveq	r0, r1
 8000c7a:	4770      	bx	lr
 8000c7c:	ea90 0f01 	teq	r0, r1
 8000c80:	bf1c      	itt	ne
 8000c82:	2000      	movne	r0, #0
 8000c84:	4770      	bxne	lr
 8000c86:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8a:	d104      	bne.n	8000c96 <__addsf3+0x126>
 8000c8c:	0040      	lsls	r0, r0, #1
 8000c8e:	bf28      	it	cs
 8000c90:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c94:	4770      	bx	lr
 8000c96:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9a:	bf3c      	itt	cc
 8000c9c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca0:	4770      	bxcc	lr
 8000ca2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000caa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cae:	4770      	bx	lr
 8000cb0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb4:	bf16      	itet	ne
 8000cb6:	4608      	movne	r0, r1
 8000cb8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cbc:	4601      	movne	r1, r0
 8000cbe:	0242      	lsls	r2, r0, #9
 8000cc0:	bf06      	itte	eq
 8000cc2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc6:	ea90 0f01 	teqeq	r0, r1
 8000cca:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_ui2f>:
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	e004      	b.n	8000ce0 <__aeabi_i2f+0x8>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_i2f>:
 8000cd8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cdc:	bf48      	it	mi
 8000cde:	4240      	negmi	r0, r0
 8000ce0:	ea5f 0c00 	movs.w	ip, r0
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cec:	4601      	mov	r1, r0
 8000cee:	f04f 0000 	mov.w	r0, #0
 8000cf2:	e01c      	b.n	8000d2e <__aeabi_l2f+0x2a>

08000cf4 <__aeabi_ul2f>:
 8000cf4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf8:	bf08      	it	eq
 8000cfa:	4770      	bxeq	lr
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e00a      	b.n	8000d18 <__aeabi_l2f+0x14>
 8000d02:	bf00      	nop

08000d04 <__aeabi_l2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d10:	d502      	bpl.n	8000d18 <__aeabi_l2f+0x14>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	ea5f 0c01 	movs.w	ip, r1
 8000d1c:	bf02      	ittt	eq
 8000d1e:	4684      	moveq	ip, r0
 8000d20:	4601      	moveq	r1, r0
 8000d22:	2000      	moveq	r0, #0
 8000d24:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d28:	bf08      	it	eq
 8000d2a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d32:	fabc f28c 	clz	r2, ip
 8000d36:	3a08      	subs	r2, #8
 8000d38:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d3c:	db10      	blt.n	8000d60 <__aeabi_l2f+0x5c>
 8000d3e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d42:	4463      	add	r3, ip
 8000d44:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d48:	f1c2 0220 	rsb	r2, r2, #32
 8000d4c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d50:	fa20 f202 	lsr.w	r2, r0, r2
 8000d54:	eb43 0002 	adc.w	r0, r3, r2
 8000d58:	bf08      	it	eq
 8000d5a:	f020 0001 	biceq.w	r0, r0, #1
 8000d5e:	4770      	bx	lr
 8000d60:	f102 0220 	add.w	r2, r2, #32
 8000d64:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d68:	f1c2 0220 	rsb	r2, r2, #32
 8000d6c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d70:	fa21 f202 	lsr.w	r2, r1, r2
 8000d74:	eb43 0002 	adc.w	r0, r3, r2
 8000d78:	bf08      	it	eq
 8000d7a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7e:	4770      	bx	lr

08000d80 <__aeabi_fmul>:
 8000d80:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d88:	bf1e      	ittt	ne
 8000d8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8e:	ea92 0f0c 	teqne	r2, ip
 8000d92:	ea93 0f0c 	teqne	r3, ip
 8000d96:	d06f      	beq.n	8000e78 <__aeabi_fmul+0xf8>
 8000d98:	441a      	add	r2, r3
 8000d9a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9e:	0240      	lsls	r0, r0, #9
 8000da0:	bf18      	it	ne
 8000da2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da6:	d01e      	beq.n	8000de6 <__aeabi_fmul+0x66>
 8000da8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000dac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db4:	fba0 3101 	umull	r3, r1, r0, r1
 8000db8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dbc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc0:	bf3e      	ittt	cc
 8000dc2:	0049      	lslcc	r1, r1, #1
 8000dc4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc8:	005b      	lslcc	r3, r3, #1
 8000dca:	ea40 0001 	orr.w	r0, r0, r1
 8000dce:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd2:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd4:	d81d      	bhi.n	8000e12 <__aeabi_fmul+0x92>
 8000dd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dde:	bf08      	it	eq
 8000de0:	f020 0001 	biceq.w	r0, r0, #1
 8000de4:	4770      	bx	lr
 8000de6:	f090 0f00 	teq	r0, #0
 8000dea:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dee:	bf08      	it	eq
 8000df0:	0249      	lsleq	r1, r1, #9
 8000df2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfa:	3a7f      	subs	r2, #127	@ 0x7f
 8000dfc:	bfc2      	ittt	gt
 8000dfe:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e02:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e06:	4770      	bxgt	lr
 8000e08:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	3a01      	subs	r2, #1
 8000e12:	dc5d      	bgt.n	8000ed0 <__aeabi_fmul+0x150>
 8000e14:	f112 0f19 	cmn.w	r2, #25
 8000e18:	bfdc      	itt	le
 8000e1a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1e:	4770      	bxle	lr
 8000e20:	f1c2 0200 	rsb	r2, r2, #0
 8000e24:	0041      	lsls	r1, r0, #1
 8000e26:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2a:	f1c2 0220 	rsb	r2, r2, #32
 8000e2e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e32:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e36:	f140 0000 	adc.w	r0, r0, #0
 8000e3a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3e:	bf08      	it	eq
 8000e40:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e44:	4770      	bx	lr
 8000e46:	f092 0f00 	teq	r2, #0
 8000e4a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4e:	bf02      	ittt	eq
 8000e50:	0040      	lsleq	r0, r0, #1
 8000e52:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e56:	3a01      	subeq	r2, #1
 8000e58:	d0f9      	beq.n	8000e4e <__aeabi_fmul+0xce>
 8000e5a:	ea40 000c 	orr.w	r0, r0, ip
 8000e5e:	f093 0f00 	teq	r3, #0
 8000e62:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0049      	lsleq	r1, r1, #1
 8000e6a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6e:	3b01      	subeq	r3, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xe6>
 8000e72:	ea41 010c 	orr.w	r1, r1, ip
 8000e76:	e78f      	b.n	8000d98 <__aeabi_fmul+0x18>
 8000e78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e7c:	ea92 0f0c 	teq	r2, ip
 8000e80:	bf18      	it	ne
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d00a      	beq.n	8000e9e <__aeabi_fmul+0x11e>
 8000e88:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e8c:	bf18      	it	ne
 8000e8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e92:	d1d8      	bne.n	8000e46 <__aeabi_fmul+0xc6>
 8000e94:	ea80 0001 	eor.w	r0, r0, r1
 8000e98:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e9c:	4770      	bx	lr
 8000e9e:	f090 0f00 	teq	r0, #0
 8000ea2:	bf17      	itett	ne
 8000ea4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea8:	4608      	moveq	r0, r1
 8000eaa:	f091 0f00 	teqne	r1, #0
 8000eae:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb2:	d014      	beq.n	8000ede <__aeabi_fmul+0x15e>
 8000eb4:	ea92 0f0c 	teq	r2, ip
 8000eb8:	d101      	bne.n	8000ebe <__aeabi_fmul+0x13e>
 8000eba:	0242      	lsls	r2, r0, #9
 8000ebc:	d10f      	bne.n	8000ede <__aeabi_fmul+0x15e>
 8000ebe:	ea93 0f0c 	teq	r3, ip
 8000ec2:	d103      	bne.n	8000ecc <__aeabi_fmul+0x14c>
 8000ec4:	024b      	lsls	r3, r1, #9
 8000ec6:	bf18      	it	ne
 8000ec8:	4608      	movne	r0, r1
 8000eca:	d108      	bne.n	8000ede <__aeabi_fmul+0x15e>
 8000ecc:	ea80 0001 	eor.w	r0, r0, r1
 8000ed0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000edc:	4770      	bx	lr
 8000ede:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee6:	4770      	bx	lr

08000ee8 <__aeabi_fdiv>:
 8000ee8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef0:	bf1e      	ittt	ne
 8000ef2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef6:	ea92 0f0c 	teqne	r2, ip
 8000efa:	ea93 0f0c 	teqne	r3, ip
 8000efe:	d069      	beq.n	8000fd4 <__aeabi_fdiv+0xec>
 8000f00:	eba2 0203 	sub.w	r2, r2, r3
 8000f04:	ea80 0c01 	eor.w	ip, r0, r1
 8000f08:	0249      	lsls	r1, r1, #9
 8000f0a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0e:	d037      	beq.n	8000f80 <__aeabi_fdiv+0x98>
 8000f10:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f14:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f18:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f20:	428b      	cmp	r3, r1
 8000f22:	bf38      	it	cc
 8000f24:	005b      	lslcc	r3, r3, #1
 8000f26:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	bf24      	itt	cs
 8000f32:	1a5b      	subcs	r3, r3, r1
 8000f34:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f38:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f3c:	bf24      	itt	cs
 8000f3e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f42:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f46:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4a:	bf24      	itt	cs
 8000f4c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f54:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f58:	bf24      	itt	cs
 8000f5a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f62:	011b      	lsls	r3, r3, #4
 8000f64:	bf18      	it	ne
 8000f66:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6a:	d1e0      	bne.n	8000f2e <__aeabi_fdiv+0x46>
 8000f6c:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6e:	f63f af50 	bhi.w	8000e12 <__aeabi_fmul+0x92>
 8000f72:	428b      	cmp	r3, r1
 8000f74:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f78:	bf08      	it	eq
 8000f7a:	f020 0001 	biceq.w	r0, r0, #1
 8000f7e:	4770      	bx	lr
 8000f80:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f84:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f88:	327f      	adds	r2, #127	@ 0x7f
 8000f8a:	bfc2      	ittt	gt
 8000f8c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f90:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f94:	4770      	bxgt	lr
 8000f96:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	3a01      	subs	r2, #1
 8000fa0:	e737      	b.n	8000e12 <__aeabi_fmul+0x92>
 8000fa2:	f092 0f00 	teq	r2, #0
 8000fa6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000faa:	bf02      	ittt	eq
 8000fac:	0040      	lsleq	r0, r0, #1
 8000fae:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb2:	3a01      	subeq	r2, #1
 8000fb4:	d0f9      	beq.n	8000faa <__aeabi_fdiv+0xc2>
 8000fb6:	ea40 000c 	orr.w	r0, r0, ip
 8000fba:	f093 0f00 	teq	r3, #0
 8000fbe:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0049      	lsleq	r1, r1, #1
 8000fc6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fca:	3b01      	subeq	r3, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xda>
 8000fce:	ea41 010c 	orr.w	r1, r1, ip
 8000fd2:	e795      	b.n	8000f00 <__aeabi_fdiv+0x18>
 8000fd4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd8:	ea92 0f0c 	teq	r2, ip
 8000fdc:	d108      	bne.n	8000ff0 <__aeabi_fdiv+0x108>
 8000fde:	0242      	lsls	r2, r0, #9
 8000fe0:	f47f af7d 	bne.w	8000ede <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	f47f af70 	bne.w	8000ecc <__aeabi_fmul+0x14c>
 8000fec:	4608      	mov	r0, r1
 8000fee:	e776      	b.n	8000ede <__aeabi_fmul+0x15e>
 8000ff0:	ea93 0f0c 	teq	r3, ip
 8000ff4:	d104      	bne.n	8001000 <__aeabi_fdiv+0x118>
 8000ff6:	024b      	lsls	r3, r1, #9
 8000ff8:	f43f af4c 	beq.w	8000e94 <__aeabi_fmul+0x114>
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	e76e      	b.n	8000ede <__aeabi_fmul+0x15e>
 8001000:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001004:	bf18      	it	ne
 8001006:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100a:	d1ca      	bne.n	8000fa2 <__aeabi_fdiv+0xba>
 800100c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001010:	f47f af5c 	bne.w	8000ecc <__aeabi_fmul+0x14c>
 8001014:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001018:	f47f af3c 	bne.w	8000e94 <__aeabi_fmul+0x114>
 800101c:	e75f      	b.n	8000ede <__aeabi_fmul+0x15e>
 800101e:	bf00      	nop

08001020 <__gesf2>:
 8001020:	f04f 3cff 	mov.w	ip, #4294967295
 8001024:	e006      	b.n	8001034 <__cmpsf2+0x4>
 8001026:	bf00      	nop

08001028 <__lesf2>:
 8001028:	f04f 0c01 	mov.w	ip, #1
 800102c:	e002      	b.n	8001034 <__cmpsf2+0x4>
 800102e:	bf00      	nop

08001030 <__cmpsf2>:
 8001030:	f04f 0c01 	mov.w	ip, #1
 8001034:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001038:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800103c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001040:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001044:	bf18      	it	ne
 8001046:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104a:	d011      	beq.n	8001070 <__cmpsf2+0x40>
 800104c:	b001      	add	sp, #4
 800104e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001052:	bf18      	it	ne
 8001054:	ea90 0f01 	teqne	r0, r1
 8001058:	bf58      	it	pl
 800105a:	ebb2 0003 	subspl.w	r0, r2, r3
 800105e:	bf88      	it	hi
 8001060:	17c8      	asrhi	r0, r1, #31
 8001062:	bf38      	it	cc
 8001064:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001068:	bf18      	it	ne
 800106a:	f040 0001 	orrne.w	r0, r0, #1
 800106e:	4770      	bx	lr
 8001070:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001074:	d102      	bne.n	800107c <__cmpsf2+0x4c>
 8001076:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107a:	d105      	bne.n	8001088 <__cmpsf2+0x58>
 800107c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001080:	d1e4      	bne.n	800104c <__cmpsf2+0x1c>
 8001082:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001086:	d0e1      	beq.n	800104c <__cmpsf2+0x1c>
 8001088:	f85d 0b04 	ldr.w	r0, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <__aeabi_cfrcmple>:
 8001090:	4684      	mov	ip, r0
 8001092:	4608      	mov	r0, r1
 8001094:	4661      	mov	r1, ip
 8001096:	e7ff      	b.n	8001098 <__aeabi_cfcmpeq>

08001098 <__aeabi_cfcmpeq>:
 8001098:	b50f      	push	{r0, r1, r2, r3, lr}
 800109a:	f7ff ffc9 	bl	8001030 <__cmpsf2>
 800109e:	2800      	cmp	r0, #0
 80010a0:	bf48      	it	mi
 80010a2:	f110 0f00 	cmnmi.w	r0, #0
 80010a6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a8 <__aeabi_fcmpeq>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff fff4 	bl	8001098 <__aeabi_cfcmpeq>
 80010b0:	bf0c      	ite	eq
 80010b2:	2001      	moveq	r0, #1
 80010b4:	2000      	movne	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmplt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffea 	bl	8001098 <__aeabi_cfcmpeq>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmple>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffe0 	bl	8001098 <__aeabi_cfcmpeq>
 80010d8:	bf94      	ite	ls
 80010da:	2001      	movls	r0, #1
 80010dc:	2000      	movhi	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_fcmpge>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff ffd2 	bl	8001090 <__aeabi_cfrcmple>
 80010ec:	bf94      	ite	ls
 80010ee:	2001      	movls	r0, #1
 80010f0:	2000      	movhi	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmpgt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffc8 	bl	8001090 <__aeabi_cfrcmple>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_f2iz>:
 800110c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001110:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001114:	d30f      	bcc.n	8001136 <__aeabi_f2iz+0x2a>
 8001116:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111e:	d90d      	bls.n	800113c <__aeabi_f2iz+0x30>
 8001120:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001124:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001128:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	bf18      	it	ne
 8001132:	4240      	negne	r0, r0
 8001134:	4770      	bx	lr
 8001136:	f04f 0000 	mov.w	r0, #0
 800113a:	4770      	bx	lr
 800113c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001140:	d101      	bne.n	8001146 <__aeabi_f2iz+0x3a>
 8001142:	0242      	lsls	r2, r0, #9
 8001144:	d105      	bne.n	8001152 <__aeabi_f2iz+0x46>
 8001146:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114a:	bf08      	it	eq
 800114c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001150:	4770      	bx	lr
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4770      	bx	lr

08001158 <__aeabi_f2uiz>:
 8001158:	0042      	lsls	r2, r0, #1
 800115a:	d20e      	bcs.n	800117a <__aeabi_f2uiz+0x22>
 800115c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001160:	d30b      	bcc.n	800117a <__aeabi_f2uiz+0x22>
 8001162:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001166:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116a:	d409      	bmi.n	8001180 <__aeabi_f2uiz+0x28>
 800116c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001170:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001174:	fa23 f002 	lsr.w	r0, r3, r2
 8001178:	4770      	bx	lr
 800117a:	f04f 0000 	mov.w	r0, #0
 800117e:	4770      	bx	lr
 8001180:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001184:	d101      	bne.n	800118a <__aeabi_f2uiz+0x32>
 8001186:	0242      	lsls	r2, r0, #9
 8001188:	d102      	bne.n	8001190 <__aeabi_f2uiz+0x38>
 800118a:	f04f 30ff 	mov.w	r0, #4294967295
 800118e:	4770      	bx	lr
 8001190:	f04f 0000 	mov.w	r0, #0
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop

08001198 <__aeabi_uldivmod>:
 8001198:	b953      	cbnz	r3, 80011b0 <__aeabi_uldivmod+0x18>
 800119a:	b94a      	cbnz	r2, 80011b0 <__aeabi_uldivmod+0x18>
 800119c:	2900      	cmp	r1, #0
 800119e:	bf08      	it	eq
 80011a0:	2800      	cmpeq	r0, #0
 80011a2:	bf1c      	itt	ne
 80011a4:	f04f 31ff 	movne.w	r1, #4294967295
 80011a8:	f04f 30ff 	movne.w	r0, #4294967295
 80011ac:	f000 b968 	b.w	8001480 <__aeabi_idiv0>
 80011b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b8:	f000 f806 	bl	80011c8 <__udivmoddi4>
 80011bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c4:	b004      	add	sp, #16
 80011c6:	4770      	bx	lr

080011c8 <__udivmoddi4>:
 80011c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011cc:	9d08      	ldr	r5, [sp, #32]
 80011ce:	460c      	mov	r4, r1
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d14e      	bne.n	8001272 <__udivmoddi4+0xaa>
 80011d4:	4694      	mov	ip, r2
 80011d6:	458c      	cmp	ip, r1
 80011d8:	4686      	mov	lr, r0
 80011da:	fab2 f282 	clz	r2, r2
 80011de:	d962      	bls.n	80012a6 <__udivmoddi4+0xde>
 80011e0:	b14a      	cbz	r2, 80011f6 <__udivmoddi4+0x2e>
 80011e2:	f1c2 0320 	rsb	r3, r2, #32
 80011e6:	4091      	lsls	r1, r2
 80011e8:	fa20 f303 	lsr.w	r3, r0, r3
 80011ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80011f0:	4319      	orrs	r1, r3
 80011f2:	fa00 fe02 	lsl.w	lr, r0, r2
 80011f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011fa:	fbb1 f4f7 	udiv	r4, r1, r7
 80011fe:	fb07 1114 	mls	r1, r7, r4, r1
 8001202:	fa1f f68c 	uxth.w	r6, ip
 8001206:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800120a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800120e:	fb04 f106 	mul.w	r1, r4, r6
 8001212:	4299      	cmp	r1, r3
 8001214:	d90a      	bls.n	800122c <__udivmoddi4+0x64>
 8001216:	eb1c 0303 	adds.w	r3, ip, r3
 800121a:	f104 30ff 	add.w	r0, r4, #4294967295
 800121e:	f080 8110 	bcs.w	8001442 <__udivmoddi4+0x27a>
 8001222:	4299      	cmp	r1, r3
 8001224:	f240 810d 	bls.w	8001442 <__udivmoddi4+0x27a>
 8001228:	3c02      	subs	r4, #2
 800122a:	4463      	add	r3, ip
 800122c:	1a59      	subs	r1, r3, r1
 800122e:	fbb1 f0f7 	udiv	r0, r1, r7
 8001232:	fb07 1110 	mls	r1, r7, r0, r1
 8001236:	fb00 f606 	mul.w	r6, r0, r6
 800123a:	fa1f f38e 	uxth.w	r3, lr
 800123e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001242:	429e      	cmp	r6, r3
 8001244:	d90a      	bls.n	800125c <__udivmoddi4+0x94>
 8001246:	eb1c 0303 	adds.w	r3, ip, r3
 800124a:	f100 31ff 	add.w	r1, r0, #4294967295
 800124e:	f080 80fa 	bcs.w	8001446 <__udivmoddi4+0x27e>
 8001252:	429e      	cmp	r6, r3
 8001254:	f240 80f7 	bls.w	8001446 <__udivmoddi4+0x27e>
 8001258:	4463      	add	r3, ip
 800125a:	3802      	subs	r0, #2
 800125c:	2100      	movs	r1, #0
 800125e:	1b9b      	subs	r3, r3, r6
 8001260:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001264:	b11d      	cbz	r5, 800126e <__udivmoddi4+0xa6>
 8001266:	40d3      	lsrs	r3, r2
 8001268:	2200      	movs	r2, #0
 800126a:	e9c5 3200 	strd	r3, r2, [r5]
 800126e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001272:	428b      	cmp	r3, r1
 8001274:	d905      	bls.n	8001282 <__udivmoddi4+0xba>
 8001276:	b10d      	cbz	r5, 800127c <__udivmoddi4+0xb4>
 8001278:	e9c5 0100 	strd	r0, r1, [r5]
 800127c:	2100      	movs	r1, #0
 800127e:	4608      	mov	r0, r1
 8001280:	e7f5      	b.n	800126e <__udivmoddi4+0xa6>
 8001282:	fab3 f183 	clz	r1, r3
 8001286:	2900      	cmp	r1, #0
 8001288:	d146      	bne.n	8001318 <__udivmoddi4+0x150>
 800128a:	42a3      	cmp	r3, r4
 800128c:	d302      	bcc.n	8001294 <__udivmoddi4+0xcc>
 800128e:	4290      	cmp	r0, r2
 8001290:	f0c0 80ee 	bcc.w	8001470 <__udivmoddi4+0x2a8>
 8001294:	1a86      	subs	r6, r0, r2
 8001296:	eb64 0303 	sbc.w	r3, r4, r3
 800129a:	2001      	movs	r0, #1
 800129c:	2d00      	cmp	r5, #0
 800129e:	d0e6      	beq.n	800126e <__udivmoddi4+0xa6>
 80012a0:	e9c5 6300 	strd	r6, r3, [r5]
 80012a4:	e7e3      	b.n	800126e <__udivmoddi4+0xa6>
 80012a6:	2a00      	cmp	r2, #0
 80012a8:	f040 808f 	bne.w	80013ca <__udivmoddi4+0x202>
 80012ac:	eba1 040c 	sub.w	r4, r1, ip
 80012b0:	2101      	movs	r1, #1
 80012b2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012b6:	fa1f f78c 	uxth.w	r7, ip
 80012ba:	fbb4 f6f8 	udiv	r6, r4, r8
 80012be:	fb08 4416 	mls	r4, r8, r6, r4
 80012c2:	fb07 f006 	mul.w	r0, r7, r6
 80012c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012ce:	4298      	cmp	r0, r3
 80012d0:	d908      	bls.n	80012e4 <__udivmoddi4+0x11c>
 80012d2:	eb1c 0303 	adds.w	r3, ip, r3
 80012d6:	f106 34ff 	add.w	r4, r6, #4294967295
 80012da:	d202      	bcs.n	80012e2 <__udivmoddi4+0x11a>
 80012dc:	4298      	cmp	r0, r3
 80012de:	f200 80cb 	bhi.w	8001478 <__udivmoddi4+0x2b0>
 80012e2:	4626      	mov	r6, r4
 80012e4:	1a1c      	subs	r4, r3, r0
 80012e6:	fbb4 f0f8 	udiv	r0, r4, r8
 80012ea:	fb08 4410 	mls	r4, r8, r0, r4
 80012ee:	fb00 f707 	mul.w	r7, r0, r7
 80012f2:	fa1f f38e 	uxth.w	r3, lr
 80012f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012fa:	429f      	cmp	r7, r3
 80012fc:	d908      	bls.n	8001310 <__udivmoddi4+0x148>
 80012fe:	eb1c 0303 	adds.w	r3, ip, r3
 8001302:	f100 34ff 	add.w	r4, r0, #4294967295
 8001306:	d202      	bcs.n	800130e <__udivmoddi4+0x146>
 8001308:	429f      	cmp	r7, r3
 800130a:	f200 80ae 	bhi.w	800146a <__udivmoddi4+0x2a2>
 800130e:	4620      	mov	r0, r4
 8001310:	1bdb      	subs	r3, r3, r7
 8001312:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001316:	e7a5      	b.n	8001264 <__udivmoddi4+0x9c>
 8001318:	f1c1 0720 	rsb	r7, r1, #32
 800131c:	408b      	lsls	r3, r1
 800131e:	fa22 fc07 	lsr.w	ip, r2, r7
 8001322:	ea4c 0c03 	orr.w	ip, ip, r3
 8001326:	fa24 f607 	lsr.w	r6, r4, r7
 800132a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800132e:	fbb6 f8f9 	udiv	r8, r6, r9
 8001332:	fa1f fe8c 	uxth.w	lr, ip
 8001336:	fb09 6618 	mls	r6, r9, r8, r6
 800133a:	fa20 f307 	lsr.w	r3, r0, r7
 800133e:	408c      	lsls	r4, r1
 8001340:	fa00 fa01 	lsl.w	sl, r0, r1
 8001344:	fb08 f00e 	mul.w	r0, r8, lr
 8001348:	431c      	orrs	r4, r3
 800134a:	0c23      	lsrs	r3, r4, #16
 800134c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001350:	4298      	cmp	r0, r3
 8001352:	fa02 f201 	lsl.w	r2, r2, r1
 8001356:	d90a      	bls.n	800136e <__udivmoddi4+0x1a6>
 8001358:	eb1c 0303 	adds.w	r3, ip, r3
 800135c:	f108 36ff 	add.w	r6, r8, #4294967295
 8001360:	f080 8081 	bcs.w	8001466 <__udivmoddi4+0x29e>
 8001364:	4298      	cmp	r0, r3
 8001366:	d97e      	bls.n	8001466 <__udivmoddi4+0x29e>
 8001368:	f1a8 0802 	sub.w	r8, r8, #2
 800136c:	4463      	add	r3, ip
 800136e:	1a1e      	subs	r6, r3, r0
 8001370:	fbb6 f3f9 	udiv	r3, r6, r9
 8001374:	fb09 6613 	mls	r6, r9, r3, r6
 8001378:	fb03 fe0e 	mul.w	lr, r3, lr
 800137c:	b2a4      	uxth	r4, r4
 800137e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001382:	45a6      	cmp	lr, r4
 8001384:	d908      	bls.n	8001398 <__udivmoddi4+0x1d0>
 8001386:	eb1c 0404 	adds.w	r4, ip, r4
 800138a:	f103 30ff 	add.w	r0, r3, #4294967295
 800138e:	d266      	bcs.n	800145e <__udivmoddi4+0x296>
 8001390:	45a6      	cmp	lr, r4
 8001392:	d964      	bls.n	800145e <__udivmoddi4+0x296>
 8001394:	3b02      	subs	r3, #2
 8001396:	4464      	add	r4, ip
 8001398:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800139c:	fba0 8302 	umull	r8, r3, r0, r2
 80013a0:	eba4 040e 	sub.w	r4, r4, lr
 80013a4:	429c      	cmp	r4, r3
 80013a6:	46c6      	mov	lr, r8
 80013a8:	461e      	mov	r6, r3
 80013aa:	d350      	bcc.n	800144e <__udivmoddi4+0x286>
 80013ac:	d04d      	beq.n	800144a <__udivmoddi4+0x282>
 80013ae:	b155      	cbz	r5, 80013c6 <__udivmoddi4+0x1fe>
 80013b0:	ebba 030e 	subs.w	r3, sl, lr
 80013b4:	eb64 0406 	sbc.w	r4, r4, r6
 80013b8:	fa04 f707 	lsl.w	r7, r4, r7
 80013bc:	40cb      	lsrs	r3, r1
 80013be:	431f      	orrs	r7, r3
 80013c0:	40cc      	lsrs	r4, r1
 80013c2:	e9c5 7400 	strd	r7, r4, [r5]
 80013c6:	2100      	movs	r1, #0
 80013c8:	e751      	b.n	800126e <__udivmoddi4+0xa6>
 80013ca:	fa0c fc02 	lsl.w	ip, ip, r2
 80013ce:	f1c2 0320 	rsb	r3, r2, #32
 80013d2:	40d9      	lsrs	r1, r3
 80013d4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80013d8:	fa20 f303 	lsr.w	r3, r0, r3
 80013dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80013e0:	fbb1 f0f8 	udiv	r0, r1, r8
 80013e4:	fb08 1110 	mls	r1, r8, r0, r1
 80013e8:	4094      	lsls	r4, r2
 80013ea:	431c      	orrs	r4, r3
 80013ec:	fa1f f78c 	uxth.w	r7, ip
 80013f0:	0c23      	lsrs	r3, r4, #16
 80013f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013f6:	fb00 f107 	mul.w	r1, r0, r7
 80013fa:	4299      	cmp	r1, r3
 80013fc:	d908      	bls.n	8001410 <__udivmoddi4+0x248>
 80013fe:	eb1c 0303 	adds.w	r3, ip, r3
 8001402:	f100 36ff 	add.w	r6, r0, #4294967295
 8001406:	d22c      	bcs.n	8001462 <__udivmoddi4+0x29a>
 8001408:	4299      	cmp	r1, r3
 800140a:	d92a      	bls.n	8001462 <__udivmoddi4+0x29a>
 800140c:	3802      	subs	r0, #2
 800140e:	4463      	add	r3, ip
 8001410:	1a5b      	subs	r3, r3, r1
 8001412:	fbb3 f1f8 	udiv	r1, r3, r8
 8001416:	fb08 3311 	mls	r3, r8, r1, r3
 800141a:	b2a4      	uxth	r4, r4
 800141c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001420:	fb01 f307 	mul.w	r3, r1, r7
 8001424:	42a3      	cmp	r3, r4
 8001426:	d908      	bls.n	800143a <__udivmoddi4+0x272>
 8001428:	eb1c 0404 	adds.w	r4, ip, r4
 800142c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001430:	d213      	bcs.n	800145a <__udivmoddi4+0x292>
 8001432:	42a3      	cmp	r3, r4
 8001434:	d911      	bls.n	800145a <__udivmoddi4+0x292>
 8001436:	3902      	subs	r1, #2
 8001438:	4464      	add	r4, ip
 800143a:	1ae4      	subs	r4, r4, r3
 800143c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001440:	e73b      	b.n	80012ba <__udivmoddi4+0xf2>
 8001442:	4604      	mov	r4, r0
 8001444:	e6f2      	b.n	800122c <__udivmoddi4+0x64>
 8001446:	4608      	mov	r0, r1
 8001448:	e708      	b.n	800125c <__udivmoddi4+0x94>
 800144a:	45c2      	cmp	sl, r8
 800144c:	d2af      	bcs.n	80013ae <__udivmoddi4+0x1e6>
 800144e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001452:	eb63 060c 	sbc.w	r6, r3, ip
 8001456:	3801      	subs	r0, #1
 8001458:	e7a9      	b.n	80013ae <__udivmoddi4+0x1e6>
 800145a:	4631      	mov	r1, r6
 800145c:	e7ed      	b.n	800143a <__udivmoddi4+0x272>
 800145e:	4603      	mov	r3, r0
 8001460:	e79a      	b.n	8001398 <__udivmoddi4+0x1d0>
 8001462:	4630      	mov	r0, r6
 8001464:	e7d4      	b.n	8001410 <__udivmoddi4+0x248>
 8001466:	46b0      	mov	r8, r6
 8001468:	e781      	b.n	800136e <__udivmoddi4+0x1a6>
 800146a:	4463      	add	r3, ip
 800146c:	3802      	subs	r0, #2
 800146e:	e74f      	b.n	8001310 <__udivmoddi4+0x148>
 8001470:	4606      	mov	r6, r0
 8001472:	4623      	mov	r3, r4
 8001474:	4608      	mov	r0, r1
 8001476:	e711      	b.n	800129c <__udivmoddi4+0xd4>
 8001478:	3e02      	subs	r6, #2
 800147a:	4463      	add	r3, ip
 800147c:	e732      	b.n	80012e4 <__udivmoddi4+0x11c>
 800147e:	bf00      	nop

08001480 <__aeabi_idiv0>:
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop

08001484 <move>:

float constant = 1.01;
float constant2 = 50000;


void move(int16_t mm) {	// Make n 90 degree turns (no acceleration)
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	80fb      	strh	r3, [r7, #6]


	resetPID();
 800148e:	f001 fc89 	bl	8002da4 <resetPID>
	setPIDGoalD(mm * constant + (mm * mm / constant2));
 8001492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fc1e 	bl	8000cd8 <__aeabi_i2f>
 800149c:	4602      	mov	r2, r0
 800149e:	4b1c      	ldr	r3, [pc, #112]	@ (8001510 <move+0x8c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4619      	mov	r1, r3
 80014a4:	4610      	mov	r0, r2
 80014a6:	f7ff fc6b 	bl	8000d80 <__aeabi_fmul>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461c      	mov	r4, r3
 80014ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014b6:	fb02 f303 	mul.w	r3, r2, r3
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fc0c 	bl	8000cd8 <__aeabi_i2f>
 80014c0:	4602      	mov	r2, r0
 80014c2:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <move+0x90>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4619      	mov	r1, r3
 80014c8:	4610      	mov	r0, r2
 80014ca:	f7ff fd0d 	bl	8000ee8 <__aeabi_fdiv>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4619      	mov	r1, r3
 80014d2:	4620      	mov	r0, r4
 80014d4:	f7ff fb4c 	bl	8000b70 <__addsf3>
 80014d8:	4603      	mov	r3, r0
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fe16 	bl	800110c <__aeabi_f2iz>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	4618      	mov	r0, r3
 80014e6:	f001 f873 	bl	80025d0 <setPIDGoalD>
	setPIDGoalA(0);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f001 f88c 	bl	8002608 <setPIDGoalA>

	setState(MOVING);
 80014f0:	2001      	movs	r0, #1
 80014f2:	f001 f8a5 	bl	8002640 <setState>

	while(!PIDdone())
 80014f6:	bf00      	nop
 80014f8:	f001 fc44 	bl	8002d84 <PIDdone>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d0fa      	beq.n	80014f8 <move+0x74>
	{

	}

	resetPID();
 8001502:	f001 fc4f 	bl	8002da4 <resetPID>

}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	bd90      	pop	{r4, r7, pc}
 800150e:	bf00      	nop
 8001510:	20000000 	.word	0x20000000
 8001514:	20000004 	.word	0x20000004

08001518 <turn>:


void turn(int16_t degrees) {	// Make n 90 degree turns (no acceleration)
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	80fb      	strh	r3, [r7, #6]


	resetPID();
 8001522:	f001 fc3f 	bl	8002da4 <resetPID>

	setState(TURNING);
 8001526:	2002      	movs	r0, #2
 8001528:	f001 f88a 	bl	8002640 <setState>

	setPIDGoalD(0);
 800152c:	2000      	movs	r0, #0
 800152e:	f001 f84f 	bl	80025d0 <setPIDGoalD>
	setPIDGoalA(0.99 * degrees);
 8001532:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe ff98 	bl	800046c <__aeabi_i2d>
 800153c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001578 <turn+0x60>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7fe fffd 	bl	8000540 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fa91 	bl	8000a74 <__aeabi_d2iz>
 8001552:	4603      	mov	r3, r0
 8001554:	b21b      	sxth	r3, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f001 f856 	bl	8002608 <setPIDGoalA>

	while(!PIDdone())
 800155c:	bf00      	nop
 800155e:	f001 fc11 	bl	8002d84 <PIDdone>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d0fa      	beq.n	800155e <turn+0x46>
	{

	}

	resetPID();
 8001568:	f001 fc1c 	bl	8002da4 <resetPID>

}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	f3af 8000 	nop.w
 8001578:	7ae147ae 	.word	0x7ae147ae
 800157c:	3fefae14 	.word	0x3fefae14

08001580 <frontCorrection>:


void frontCorrection() {
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0

	int16_t left_temp = TIM3->CNT;
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <frontCorrection+0x40>)
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	80fb      	strh	r3, [r7, #6]
	int16_t right_temp = TIM8->CNT;
 800158c:	4b0d      	ldr	r3, [pc, #52]	@ (80015c4 <frontCorrection+0x44>)
 800158e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001590:	80bb      	strh	r3, [r7, #4]

	setState(FRONTING);
 8001592:	2003      	movs	r0, #3
 8001594:	f001 f854 	bl	8002640 <setState>

	while(!PIDdone())
 8001598:	bf00      	nop
 800159a:	f001 fbf3 	bl	8002d84 <PIDdone>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0fa      	beq.n	800159a <frontCorrection+0x1a>
	{

	}

	TIM3->CNT = left_temp;
 80015a4:	4a06      	ldr	r2, [pc, #24]	@ (80015c0 <frontCorrection+0x40>)
 80015a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015aa:	6253      	str	r3, [r2, #36]	@ 0x24
	TIM8->CNT = right_temp;
 80015ac:	4a05      	ldr	r2, [pc, #20]	@ (80015c4 <frontCorrection+0x44>)
 80015ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015b2:	6253      	str	r3, [r2, #36]	@ 0x24

	resetPID();
 80015b4:	f001 fbf6 	bl	8002da4 <resetPID>



}
 80015b8:	bf00      	nop
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40000400 	.word	0x40000400
 80015c4:	40010400 	.word	0x40010400

080015c8 <delayMicroseconds>:
#include "main.h"
#include "delay.h"

// Delays for us microseconds
void delayMicroseconds(uint16_t us)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	80fb      	strh	r3, [r7, #6]

    TIM10->CNT = 0;
 80015d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001608 <delayMicroseconds+0x40>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	@ 0x24
    uint16_t start = (uint16_t) TIM10->CNT;
 80015d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001608 <delayMicroseconds+0x40>)
 80015da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015dc:	81fb      	strh	r3, [r7, #14]

    uint32_t duration = us * 60;	// Our MCU runs at 60 MHz, so each microsecond lasts 60 clock ticks
 80015de:	88fa      	ldrh	r2, [r7, #6]
 80015e0:	4613      	mov	r3, r2
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	1a9b      	subs	r3, r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	60bb      	str	r3, [r7, #8]
    while (TIM10->CNT - start < duration);
 80015ea:	bf00      	nop
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <delayMicroseconds+0x40>)
 80015ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015f0:	89fb      	ldrh	r3, [r7, #14]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	68ba      	ldr	r2, [r7, #8]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d8f8      	bhi.n	80015ec <delayMicroseconds+0x24>

}
 80015fa:	bf00      	nop
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40014400 	.word	0x40014400

0800160c <getRightEncoderCounts>:
 */

#include "main.h"
#include "encoders.h"

int16_t getRightEncoderCounts() {
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM3->CNT);
 8001610:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <getRightEncoderCounts+0x18>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001614:	b29b      	uxth	r3, r3
 8001616:	425b      	negs	r3, r3
 8001618:	b29b      	uxth	r3, r3
 800161a:	b21b      	sxth	r3, r3
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	40000400 	.word	0x40000400

08001628 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM8->CNT);
 800162c:	4b04      	ldr	r3, [pc, #16]	@ (8001640 <getLeftEncoderCounts+0x18>)
 800162e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001630:	b29b      	uxth	r3, r3
 8001632:	425b      	negs	r3, r3
 8001634:	b29b      	uxth	r3, r3
 8001636:	b21b      	sxth	r3, r3
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	40010400 	.word	0x40010400
 8001644:	00000000 	.word	0x00000000

08001648 <gyroInit>:
int gyro_initialized = 0;
float Gx_offset = 0;
float Gy_offset = 0;
float Gz_offset = 0;

uint8_t gyroInit(void) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b0ee      	sub	sp, #440	@ 0x1b8
 800164c:	af04      	add	r7, sp, #16
    if (gyro_initialized) return 1;
 800164e:	4b90      	ldr	r3, [pc, #576]	@ (8001890 <gyroInit+0x248>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <gyroInit+0x12>
 8001656:	2301      	movs	r3, #1
 8001658:	e10c      	b.n	8001874 <gyroInit+0x22c>

    I2C_HandleTypeDef *hi2c1_ptr = Get_I2C1_Ptr();
 800165a:	f000 fe71 	bl	8002340 <Get_I2C1_Ptr>
 800165e:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198

    HAL_StatusTypeDef ret;
    uint8_t temp;

    // establishing connection with the device
    ret = HAL_I2C_IsDeviceReady(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, 1, 1000);
 8001662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001666:	2201      	movs	r2, #1
 8001668:	21d0      	movs	r1, #208	@ 0xd0
 800166a:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 800166e:	f004 fc0d 	bl	8005e8c <HAL_I2C_IsDeviceReady>
 8001672:	4603      	mov	r3, r0
 8001674:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 8001678:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800167c:	2b00      	cmp	r3, #0
 800167e:	d002      	beq.n	8001686 <gyroInit+0x3e>
 8001680:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001684:	e0f6      	b.n	8001874 <gyroInit+0x22c>

    // configuring power management
    temp = 0b00001000;
 8001686:	2308      	movs	r3, #8
 8001688:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
    ret = HAL_I2C_Mem_Write(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_USER_CTRL, 1, &temp, 1, 100);
 800168c:	2364      	movs	r3, #100	@ 0x64
 800168e:	9302      	str	r3, [sp, #8]
 8001690:	2301      	movs	r3, #1
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	f507 73cb 	add.w	r3, r7, #406	@ 0x196
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	2301      	movs	r3, #1
 800169c:	226b      	movs	r2, #107	@ 0x6b
 800169e:	21d0      	movs	r1, #208	@ 0xd0
 80016a0:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 80016a4:	f004 f8c6 	bl	8005834 <HAL_I2C_Mem_Write>
 80016a8:	4603      	mov	r3, r0
 80016aa:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 80016ae:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d002      	beq.n	80016bc <gyroInit+0x74>
 80016b6:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80016ba:	e0db      	b.n	8001874 <gyroInit+0x22c>

    // configuring gyroscope
    temp = FS_GYRO_500;
 80016bc:	2308      	movs	r3, #8
 80016be:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
    ret = HAL_I2C_Mem_Write(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_CONFIG_GYRO, 1, &temp, 1, 100);
 80016c2:	2364      	movs	r3, #100	@ 0x64
 80016c4:	9302      	str	r3, [sp, #8]
 80016c6:	2301      	movs	r3, #1
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	f507 73cb 	add.w	r3, r7, #406	@ 0x196
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	2301      	movs	r3, #1
 80016d2:	221b      	movs	r2, #27
 80016d4:	21d0      	movs	r1, #208	@ 0xd0
 80016d6:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 80016da:	f004 f8ab 	bl	8005834 <HAL_I2C_Mem_Write>
 80016de:	4603      	mov	r3, r0
 80016e0:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 80016e4:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <gyroInit+0xaa>
 80016ec:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80016f0:	e0c0      	b.n	8001874 <gyroInit+0x22c>

    // configuring accelerometer
    temp = FS_ACC_2G;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
    ret = HAL_I2C_Mem_Write(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_CONFIG_ACC, 1, &temp, 1, 100);
 80016f8:	2364      	movs	r3, #100	@ 0x64
 80016fa:	9302      	str	r3, [sp, #8]
 80016fc:	2301      	movs	r3, #1
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	f507 73cb 	add.w	r3, r7, #406	@ 0x196
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	2301      	movs	r3, #1
 8001708:	221c      	movs	r2, #28
 800170a:	21d0      	movs	r1, #208	@ 0xd0
 800170c:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8001710:	f004 f890 	bl	8005834 <HAL_I2C_Mem_Write>
 8001714:	4603      	mov	r3, r0
 8001716:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 800171a:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800171e:	2b00      	cmp	r3, #0
 8001720:	d002      	beq.n	8001728 <gyroInit+0xe0>
 8001722:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001726:	e0a5      	b.n	8001874 <gyroInit+0x22c>

    gyro_initialized = 1;
 8001728:	4b59      	ldr	r3, [pc, #356]	@ (8001890 <gyroInit+0x248>)
 800172a:	2201      	movs	r2, #1
 800172c:	601a      	str	r2, [r3, #0]

    // calculating offsets
//    float Gx_readings[10] = { 0.0 };
//    float Gy_readings[10] = { 0.0 };
    float Gz_readings[100] = { 0.0 };
 800172e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001732:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001736:	4618      	mov	r0, r3
 8001738:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800173c:	461a      	mov	r2, r3
 800173e:	2100      	movs	r1, #0
 8001740:	f006 fe1e 	bl	8008380 <memset>
//    float Gx_sum = 0.0;
//    float Gy_sum = 0.0;
    float Gz_sum = 0.0;
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

    while(1) {
    	Gz_offset = 0;
 800174c:	4b51      	ldr	r3, [pc, #324]	@ (8001894 <gyroInit+0x24c>)
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
    	Gz_sum = 0;
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    	for (int i = 0; i < 100; ++i) {
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001762:	e020      	b.n	80017a6 <gyroInit+0x15e>
			readGyro(&Gz_readings[i]);
 8001764:	1d3a      	adds	r2, r7, #4
 8001766:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f000 f896 	bl	80018a0 <readGyro>
	//        Gx_sum += Gx_readings[i];
	//        Gy_sum += Gy_readings[i];
			Gz_sum += Gz_readings[i];
 8001774:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001778:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800177c:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001784:	4619      	mov	r1, r3
 8001786:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 800178a:	f7ff f9f1 	bl	8000b70 <__addsf3>
 800178e:	4603      	mov	r3, r0
 8001790:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			delayMicroseconds(10000);
 8001794:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001798:	f7ff ff16 	bl	80015c8 <delayMicroseconds>
    	for (int i = 0; i < 100; ++i) {
 800179c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80017a0:	3301      	adds	r3, #1
 80017a2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80017a6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80017aa:	2b63      	cmp	r3, #99	@ 0x63
 80017ac:	ddda      	ble.n	8001764 <gyroInit+0x11c>
		}

	//    Gx_offset = Gx_sum / 10.0;
	//    Gy_offset = Gy_sum / 10.0;
		Gz_offset = Gz_sum / 100.0;
 80017ae:	493a      	ldr	r1, [pc, #232]	@ (8001898 <gyroInit+0x250>)
 80017b0:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 80017b4:	f7ff fb98 	bl	8000ee8 <__aeabi_fdiv>
 80017b8:	4603      	mov	r3, r0
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b35      	ldr	r3, [pc, #212]	@ (8001894 <gyroInit+0x24c>)
 80017be:	601a      	str	r2, [r3, #0]

		Gz_sum = 0;
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
		for (int i = 0; i < 100; ++i) {
 80017c8:	2300      	movs	r3, #0
 80017ca:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80017ce:	e020      	b.n	8001812 <gyroInit+0x1ca>
			readGyro(&Gz_readings[i]);
 80017d0:	1d3a      	adds	r2, r7, #4
 80017d2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 f860 	bl	80018a0 <readGyro>
			Gz_sum += Gz_readings[i];
 80017e0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017e4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017e8:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80017ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017f0:	4619      	mov	r1, r3
 80017f2:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 80017f6:	f7ff f9bb 	bl	8000b70 <__addsf3>
 80017fa:	4603      	mov	r3, r0
 80017fc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			delayMicroseconds(10000);
 8001800:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001804:	f7ff fee0 	bl	80015c8 <delayMicroseconds>
		for (int i = 0; i < 100; ++i) {
 8001808:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800180c:	3301      	adds	r3, #1
 800180e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001812:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001816:	2b63      	cmp	r3, #99	@ 0x63
 8001818:	ddda      	ble.n	80017d0 <gyroInit+0x188>
		}
		if (Gz_sum / 100.0 < 0.1 && Gz_sum / 100.0 > -0.1) {
 800181a:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 800181e:	f7fe fe37 	bl	8000490 <__aeabi_f2d>
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b1d      	ldr	r3, [pc, #116]	@ (800189c <gyroInit+0x254>)
 8001828:	f7fe ffb4 	bl	8000794 <__aeabi_ddiv>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	a312      	add	r3, pc, #72	@ (adr r3, 8001880 <gyroInit+0x238>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7ff f8f3 	bl	8000a24 <__aeabi_dcmplt>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d014      	beq.n	800186e <gyroInit+0x226>
 8001844:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 8001848:	f7fe fe22 	bl	8000490 <__aeabi_f2d>
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	4b12      	ldr	r3, [pc, #72]	@ (800189c <gyroInit+0x254>)
 8001852:	f7fe ff9f 	bl	8000794 <__aeabi_ddiv>
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4610      	mov	r0, r2
 800185c:	4619      	mov	r1, r3
 800185e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001888 <gyroInit+0x240>)
 8001860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001864:	f7ff f8fc 	bl	8000a60 <__aeabi_dcmpgt>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d100      	bne.n	8001870 <gyroInit+0x228>
    	Gz_offset = 0;
 800186e:	e76d      	b.n	800174c <gyroInit+0x104>
			break;
 8001870:	bf00      	nop
		}
    }



    return 1;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	9999999a 	.word	0x9999999a
 8001884:	3fb99999 	.word	0x3fb99999
 8001888:	9999999a 	.word	0x9999999a
 800188c:	bfb99999 	.word	0xbfb99999
 8001890:	200000a8 	.word	0x200000a8
 8001894:	200000ac 	.word	0x200000ac
 8001898:	42c80000 	.word	0x42c80000
 800189c:	40590000 	.word	0x40590000

080018a0 <readGyro>:

void readGyro(/*float* Gx , float* Gy, */float* Gz) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af04      	add	r7, sp, #16
 80018a6:	6078      	str	r0, [r7, #4]
    if (!gyro_initialized) {
 80018a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001914 <readGyro+0x74>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d02d      	beq.n	800190c <readGyro+0x6c>
        return;
    }

    I2C_HandleTypeDef *hi2c1_ptr = Get_I2C1_Ptr();
 80018b0:	f000 fd46 	bl	8002340 <Get_I2C1_Ptr>
 80018b4:	60f8      	str	r0, [r7, #12]

//    uint8_t data[6];
    uint8_t data[2];
    HAL_I2C_Mem_Read(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_GYRO_DATA, 1, data, 2, 100);
 80018b6:	2364      	movs	r3, #100	@ 0x64
 80018b8:	9302      	str	r3, [sp, #8]
 80018ba:	2302      	movs	r3, #2
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	f107 0308 	add.w	r3, r7, #8
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	2301      	movs	r3, #1
 80018c6:	2247      	movs	r2, #71	@ 0x47
 80018c8:	21d0      	movs	r1, #208	@ 0xd0
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f004 f8ac 	bl	8005a28 <HAL_I2C_Mem_Read>

//    int16_t Gyro_X_RAW = ((int16_t)(data[0] << 8)) | data [1];
//    int16_t Gyro_Y_RAW = ((int16_t)(data[2] << 8)) | data [3];
//    int16_t Gyro_Z_RAW = ((int16_t)(data[4] << 8)) | data [5];
    int16_t Gyro_Z_RAW = ((int16_t)(data[0] << 8)) | data [1];
 80018d0:	7a3b      	ldrb	r3, [r7, #8]
 80018d2:	021b      	lsls	r3, r3, #8
 80018d4:	b21a      	sxth	r2, r3
 80018d6:	7a7b      	ldrb	r3, [r7, #9]
 80018d8:	b21b      	sxth	r3, r3
 80018da:	4313      	orrs	r3, r2
 80018dc:	817b      	strh	r3, [r7, #10]
         for more details check GYRO_CONFIG Register              ****/

//    *Gx = Gyro_X_RAW/131.0 - Gx_offset;
//    *Gy = Gyro_Y_RAW/131.0 - Gy_offset;
//    *Gz = Gyro_Z_RAW/65.5f - Gz_offset;
    *Gz = Gyro_Z_RAW/65.8f - Gz_offset;
 80018de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff f9f8 	bl	8000cd8 <__aeabi_i2f>
 80018e8:	4603      	mov	r3, r0
 80018ea:	490b      	ldr	r1, [pc, #44]	@ (8001918 <readGyro+0x78>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fafb 	bl	8000ee8 <__aeabi_fdiv>
 80018f2:	4603      	mov	r3, r0
 80018f4:	461a      	mov	r2, r3
 80018f6:	4b09      	ldr	r3, [pc, #36]	@ (800191c <readGyro+0x7c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4619      	mov	r1, r3
 80018fc:	4610      	mov	r0, r2
 80018fe:	f7ff f935 	bl	8000b6c <__aeabi_fsub>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	601a      	str	r2, [r3, #0]

    return;
 800190a:	e000      	b.n	800190e <readGyro+0x6e>
        return;
 800190c:	bf00      	nop
}
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	200000a8 	.word	0x200000a8
 8001918:	4283999a 	.word	0x4283999a
 800191c:	200000ac 	.word	0x200000ac

08001920 <interruptRoutine>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void interruptRoutine() {
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
//	delayMicroseconds(100);

	temp_tick++;
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <interruptRoutine+0x38>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	3301      	adds	r3, #1
 800192a:	4a0b      	ldr	r2, [pc, #44]	@ (8001958 <interruptRoutine+0x38>)
 800192c:	6013      	str	r3, [r2, #0]
	left_counts = getLeftEncoderCounts();
 800192e:	f7ff fe7b 	bl	8001628 <getLeftEncoderCounts>
 8001932:	4603      	mov	r3, r0
 8001934:	461a      	mov	r2, r3
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <interruptRoutine+0x3c>)
 8001938:	801a      	strh	r2, [r3, #0]
	right_counts = getRightEncoderCounts();
 800193a:	f7ff fe67 	bl	800160c <getRightEncoderCounts>
 800193e:	4603      	mov	r3, r0
 8001940:	461a      	mov	r2, r3
 8001942:	4b07      	ldr	r3, [pc, #28]	@ (8001960 <interruptRoutine+0x40>)
 8001944:	801a      	strh	r2, [r3, #0]

	if (gyro_inited) {
 8001946:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <interruptRoutine+0x44>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <interruptRoutine+0x32>
		updatePID();
 800194e:	f001 f903 	bl	8002b58 <updatePID>
	}
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20001334 	.word	0x20001334
 800195c:	2000031a 	.word	0x2000031a
 8001960:	2000031c 	.word	0x2000031c
 8001964:	20001330 	.word	0x20001330

08001968 <solve>:

void solve(Algorithm alg) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
	Action nextMove = solver(alg);
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	4618      	mov	r0, r3
 8001976:	f001 fdad 	bl	80034d4 <solver>
 800197a:	4603      	mov	r3, r0
 800197c:	73fb      	strb	r3, [r7, #15]
	switch(nextMove) {
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	2b03      	cmp	r3, #3
 8001982:	d844      	bhi.n	8001a0e <solve+0xa6>
 8001984:	a201      	add	r2, pc, #4	@ (adr r2, 800198c <solve+0x24>)
 8001986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800198a:	bf00      	nop
 800198c:	080019fd 	.word	0x080019fd
 8001990:	0800199d 	.word	0x0800199d
 8001994:	08001a07 	.word	0x08001a07
 8001998:	08001a0f 	.word	0x08001a0f
		case FORWARD:
//			move(0);
//			move(1);
			if (alg == FLOODFILL)
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d128      	bne.n	80019f4 <solve+0x8c>
			{
//				TODO
				int extra_moves = foresight(); // Already has curr position and heading
 80019a2:	f001 ff19 	bl	80037d8 <foresight>
 80019a6:	6178      	str	r0, [r7, #20]
				if (extra_moves > max_forward) {
 80019a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a54 <solve+0xec>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	4293      	cmp	r3, r2
 80019b2:	dd02      	ble.n	80019ba <solve+0x52>
					extra_moves = max_forward;
 80019b4:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <solve+0xec>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	617b      	str	r3, [r7, #20]
				}
				for (int i = 0; i < extra_moves; i++)
 80019ba:	2300      	movs	r3, #0
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	e005      	b.n	80019cc <solve+0x64>
				{
					solver(FLOODFILL);
 80019c0:	2001      	movs	r0, #1
 80019c2:	f001 fd87 	bl	80034d4 <solver>
				for (int i = 0; i < extra_moves; i++)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	3301      	adds	r3, #1
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	dbf5      	blt.n	80019c0 <solve+0x58>
				}
				move(180 + 180 * extra_moves);
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	3301      	adds	r3, #1
 80019d8:	b29b      	uxth	r3, r3
 80019da:	461a      	mov	r2, r3
 80019dc:	0052      	lsls	r2, r2, #1
 80019de:	4413      	add	r3, r2
 80019e0:	461a      	mov	r2, r3
 80019e2:	0112      	lsls	r2, r2, #4
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	b21b      	sxth	r3, r3
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fd49 	bl	8001484 <move>
			}
			else
				move(180);
			break;
 80019f2:	e00c      	b.n	8001a0e <solve+0xa6>
				move(180);
 80019f4:	20b4      	movs	r0, #180	@ 0xb4
 80019f6:	f7ff fd45 	bl	8001484 <move>
			break;
 80019fa:	e008      	b.n	8001a0e <solve+0xa6>
		case LEFT:
//			displayFace(goodright);
//			move(0);
			turn(-90);
 80019fc:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 8001a00:	f7ff fd8a 	bl	8001518 <turn>
			break;
 8001a04:	e003      	b.n	8001a0e <solve+0xa6>
		case RIGHT:
//			displayFace(goodleft);
//			move(0);
			turn(90);
 8001a06:	205a      	movs	r0, #90	@ 0x5a
 8001a08:	f7ff fd86 	bl	8001518 <turn>
			break;
 8001a0c:	bf00      	nop
		case IDLE:
			break;
	}
	if (ir_front_left > 1200 && ir_front_right > 1200) {
 8001a0e:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <solve+0xf0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4912      	ldr	r1, [pc, #72]	@ (8001a5c <solve+0xf4>)
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fb6f 	bl	80010f8 <__aeabi_fcmpgt>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d100      	bne.n	8001a22 <solve+0xba>
		delayMicroseconds(10000);
		frontCorrection();
		delayMicroseconds(10000);
	}
}
 8001a20:	e013      	b.n	8001a4a <solve+0xe2>
	if (ir_front_left > 1200 && ir_front_right > 1200) {
 8001a22:	4b0f      	ldr	r3, [pc, #60]	@ (8001a60 <solve+0xf8>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	490d      	ldr	r1, [pc, #52]	@ (8001a5c <solve+0xf4>)
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fb65 	bl	80010f8 <__aeabi_fcmpgt>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d100      	bne.n	8001a36 <solve+0xce>
}
 8001a34:	e009      	b.n	8001a4a <solve+0xe2>
		delayMicroseconds(10000);
 8001a36:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001a3a:	f7ff fdc5 	bl	80015c8 <delayMicroseconds>
		frontCorrection();
 8001a3e:	f7ff fd9f 	bl	8001580 <frontCorrection>
		delayMicroseconds(10000);
 8001a42:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001a46:	f7ff fdbf 	bl	80015c8 <delayMicroseconds>
}
 8001a4a:	bf00      	nop
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000008 	.word	0x20000008
 8001a58:	20000324 	.word	0x20000324
 8001a5c:	44960000 	.word	0x44960000
 8001a60:	20000328 	.word	0x20000328

08001a64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a68:	f002 fb0e 	bl	8004088 <HAL_Init>
  /* USER CODE BEGIN Init */
//  Delay_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a6c:	f000 f8ec 	bl	8001c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a70:	f000 fbaa 	bl	80021c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a74:	f000 fb88 	bl	8002188 <MX_DMA_Init>
  MX_ADC1_Init();
 8001a78:	f000 f92e 	bl	8001cd8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001a7c:	f000 f9d6 	bl	8001e2c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001a80:	f000 fa7c 	bl	8001f7c <MX_TIM3_Init>
  MX_TIM8_Init();
 8001a84:	f000 fb04 	bl	8002090 <MX_TIM8_Init>
  MX_TIM7_Init();
 8001a88:	f000 facc 	bl	8002024 <MX_TIM7_Init>
  MX_I2C1_Init();
 8001a8c:	f000 f9a0 	bl	8001dd0 <MX_I2C1_Init>
  MX_TIM10_Init();
 8001a90:	f000 fb56 	bl	8002140 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  // Encoder Timers
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001a94:	213c      	movs	r1, #60	@ 0x3c
 8001a96:	4856      	ldr	r0, [pc, #344]	@ (8001bf0 <main+0x18c>)
 8001a98:	f005 fdee 	bl	8007678 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001a9c:	213c      	movs	r1, #60	@ 0x3c
 8001a9e:	4855      	ldr	r0, [pc, #340]	@ (8001bf4 <main+0x190>)
 8001aa0:	f005 fdea 	bl	8007678 <HAL_TIM_Encoder_Start>

  // Motor Timers
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4854      	ldr	r0, [pc, #336]	@ (8001bf8 <main+0x194>)
 8001aa8:	f005 fc78 	bl	800739c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001aac:	2104      	movs	r1, #4
 8001aae:	4852      	ldr	r0, [pc, #328]	@ (8001bf8 <main+0x194>)
 8001ab0:	f005 fc74 	bl	800739c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001ab4:	2108      	movs	r1, #8
 8001ab6:	4850      	ldr	r0, [pc, #320]	@ (8001bf8 <main+0x194>)
 8001ab8:	f005 fc70 	bl	800739c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001abc:	210c      	movs	r1, #12
 8001abe:	484e      	ldr	r0, [pc, #312]	@ (8001bf8 <main+0x194>)
 8001ac0:	f005 fc6c 	bl	800739c <HAL_TIM_PWM_Start>

  // Delay us timer (MUST START BEFORE INTERRUPT TIMER)
  HAL_TIM_Base_Start(&htim10);
 8001ac4:	484d      	ldr	r0, [pc, #308]	@ (8001bfc <main+0x198>)
 8001ac6:	f005 fb45 	bl	8007154 <HAL_TIM_Base_Start>

  // Interrupt Timer
  HAL_TIM_Base_Start_IT(&htim7);
 8001aca:	484d      	ldr	r0, [pc, #308]	@ (8001c00 <main+0x19c>)
 8001acc:	f005 fba8 	bl	8007220 <HAL_TIM_Base_Start_IT>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, IR_SAMPLES * 4);
 8001ad0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ad4:	494b      	ldr	r1, [pc, #300]	@ (8001c04 <main+0x1a0>)
 8001ad6:	484c      	ldr	r0, [pc, #304]	@ (8001c08 <main+0x1a4>)
 8001ad8:	f002 fb88 	bl	80041ec <HAL_ADC_Start_DMA>

  HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_SET);
 8001adc:	2201      	movs	r2, #1
 8001ade:	2180      	movs	r1, #128	@ 0x80
 8001ae0:	484a      	ldr	r0, [pc, #296]	@ (8001c0c <main+0x1a8>)
 8001ae2:	f003 fd4a 	bl	800557a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_SET);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	2110      	movs	r1, #16
 8001aea:	4848      	ldr	r0, [pc, #288]	@ (8001c0c <main+0x1a8>)
 8001aec:	f003 fd45 	bl	800557a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_SET);
 8001af0:	2201      	movs	r2, #1
 8001af2:	2104      	movs	r1, #4
 8001af4:	4845      	ldr	r0, [pc, #276]	@ (8001c0c <main+0x1a8>)
 8001af6:	f003 fd40 	bl	800557a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_SET);
 8001afa:	2201      	movs	r2, #1
 8001afc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b00:	4843      	ldr	r0, [pc, #268]	@ (8001c10 <main+0x1ac>)
 8001b02:	f003 fd3a 	bl	800557a <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	S1 = HAL_GPIO_ReadPin(Button1_GPIO_Port, Switch1_Pin);
 8001b06:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b0a:	4841      	ldr	r0, [pc, #260]	@ (8001c10 <main+0x1ac>)
 8001b0c:	f003 fd1e 	bl	800554c <HAL_GPIO_ReadPin>
 8001b10:	4603      	mov	r3, r0
 8001b12:	461a      	mov	r2, r3
 8001b14:	4b3f      	ldr	r3, [pc, #252]	@ (8001c14 <main+0x1b0>)
 8001b16:	701a      	strb	r2, [r3, #0]
	S2 = HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin);
 8001b18:	2104      	movs	r1, #4
 8001b1a:	483f      	ldr	r0, [pc, #252]	@ (8001c18 <main+0x1b4>)
 8001b1c:	f003 fd16 	bl	800554c <HAL_GPIO_ReadPin>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	4b3d      	ldr	r3, [pc, #244]	@ (8001c1c <main+0x1b8>)
 8001b26:	701a      	strb	r2, [r3, #0]
	S3 = HAL_GPIO_ReadPin(Switch3_GPIO_Port, Switch3_Pin);
 8001b28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b2c:	4837      	ldr	r0, [pc, #220]	@ (8001c0c <main+0x1a8>)
 8001b2e:	f003 fd0d 	bl	800554c <HAL_GPIO_ReadPin>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	4b3a      	ldr	r3, [pc, #232]	@ (8001c20 <main+0x1bc>)
 8001b38:	701a      	strb	r2, [r3, #0]
	S4 = HAL_GPIO_ReadPin(Switch4_GPIO_Port, Switch4_Pin);
 8001b3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b3e:	4834      	ldr	r0, [pc, #208]	@ (8001c10 <main+0x1ac>)
 8001b40:	f003 fd04 	bl	800554c <HAL_GPIO_ReadPin>
 8001b44:	4603      	mov	r3, r0
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b36      	ldr	r3, [pc, #216]	@ (8001c24 <main+0x1c0>)
 8001b4a:	701a      	strb	r2, [r3, #0]
	B1 = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 8001b4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b50:	482f      	ldr	r0, [pc, #188]	@ (8001c10 <main+0x1ac>)
 8001b52:	f003 fcfb 	bl	800554c <HAL_GPIO_ReadPin>
 8001b56:	4603      	mov	r3, r0
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b33      	ldr	r3, [pc, #204]	@ (8001c28 <main+0x1c4>)
 8001b5c:	701a      	strb	r2, [r3, #0]
	B2 = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8001b5e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b62:	482b      	ldr	r0, [pc, #172]	@ (8001c10 <main+0x1ac>)
 8001b64:	f003 fcf2 	bl	800554c <HAL_GPIO_ReadPin>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4b2f      	ldr	r3, [pc, #188]	@ (8001c2c <main+0x1c8>)
 8001b6e:	701a      	strb	r2, [r3, #0]


	if (B1 == GPIO_PIN_SET) {
 8001b70:	4b2d      	ldr	r3, [pc, #180]	@ (8001c28 <main+0x1c4>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d128      	bne.n	8001bca <main+0x166>
		gyroInit();
 8001b78:	f7ff fd66 	bl	8001648 <gyroInit>
		gyro_inited = 1;
 8001b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c30 <main+0x1cc>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	701a      	strb	r2, [r3, #0]
		setIRGoals(ir_front_left, ir_front_right, ir_left, ir_right);
 8001b82:	4b2c      	ldr	r3, [pc, #176]	@ (8001c34 <main+0x1d0>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fac0 	bl	800110c <__aeabi_f2iz>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	b21c      	sxth	r4, r3
 8001b90:	4b29      	ldr	r3, [pc, #164]	@ (8001c38 <main+0x1d4>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fab9 	bl	800110c <__aeabi_f2iz>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	b21d      	sxth	r5, r3
 8001b9e:	4b27      	ldr	r3, [pc, #156]	@ (8001c3c <main+0x1d8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff fab2 	bl	800110c <__aeabi_f2iz>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	b21e      	sxth	r6, r3
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <main+0x1dc>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff faab 	bl	800110c <__aeabi_f2iz>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	4632      	mov	r2, r6
 8001bbc:	4629      	mov	r1, r5
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	f000 fd4e 	bl	8002660 <setIRGoals>
		setState(START);
 8001bc4:	2004      	movs	r0, #4
 8001bc6:	f000 fd3b 	bl	8002640 <setState>
	}

	if (B2 == GPIO_PIN_SET) {
 8001bca:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <main+0x1c8>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d105      	bne.n	8001bde <main+0x17a>
		start = 1;
 8001bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c44 <main+0x1e0>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	701a      	strb	r2, [r3, #0]

//		frontCorrection();
		move(90 - 34.5);
 8001bd8:	2037      	movs	r0, #55	@ 0x37
 8001bda:	f7ff fc53 	bl	8001484 <move>
//		turn(-90);
//		turn(-90);
//		move(test_dist);
	}

	if (start) {
 8001bde:	4b19      	ldr	r3, [pc, #100]	@ (8001c44 <main+0x1e0>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d08f      	beq.n	8001b06 <main+0xa2>
		solve(FLOODFILL);
 8001be6:	2001      	movs	r0, #1
 8001be8:	f7ff febe 	bl	8001968 <solve>
	S1 = HAL_GPIO_ReadPin(Button1_GPIO_Port, Switch1_Pin);
 8001bec:	e78b      	b.n	8001b06 <main+0xa2>
 8001bee:	bf00      	nop
 8001bf0:	200001f4 	.word	0x200001f4
 8001bf4:	20000284 	.word	0x20000284
 8001bf8:	200001ac 	.word	0x200001ac
 8001bfc:	200002cc 	.word	0x200002cc
 8001c00:	2000023c 	.word	0x2000023c
 8001c04:	20000330 	.word	0x20000330
 8001c08:	200000b0 	.word	0x200000b0
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	40020400 	.word	0x40020400
 8001c14:	20000314 	.word	0x20000314
 8001c18:	40020c00 	.word	0x40020c00
 8001c1c:	20000315 	.word	0x20000315
 8001c20:	20000316 	.word	0x20000316
 8001c24:	20000317 	.word	0x20000317
 8001c28:	20000318 	.word	0x20000318
 8001c2c:	20000319 	.word	0x20000319
 8001c30:	20001330 	.word	0x20001330
 8001c34:	20000324 	.word	0x20000324
 8001c38:	20000328 	.word	0x20000328
 8001c3c:	20000320 	.word	0x20000320
 8001c40:	2000032c 	.word	0x2000032c
 8001c44:	20001331 	.word	0x20001331

08001c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b092      	sub	sp, #72	@ 0x48
 8001c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c4e:	f107 0318 	add.w	r3, r7, #24
 8001c52:	2230      	movs	r2, #48	@ 0x30
 8001c54:	2100      	movs	r1, #0
 8001c56:	4618      	mov	r0, r3
 8001c58:	f006 fb92 	bl	8008380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
 8001c68:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c72:	2310      	movs	r3, #16
 8001c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c76:	2302      	movs	r3, #2
 8001c78:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8001c7e:	230d      	movs	r3, #13
 8001c80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8001c82:	23c3      	movs	r3, #195	@ 0xc3
 8001c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c86:	2302      	movs	r3, #2
 8001c88:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c8e:	f107 0318 	add.w	r3, r7, #24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f004 fddc 	bl	8006850 <HAL_RCC_OscConfig>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8001c9e:	f000 fbdb 	bl	8002458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca2:	230f      	movs	r3, #15
 8001ca4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cb8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	2103      	movs	r1, #3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f005 f81a 	bl	8006cf8 <HAL_RCC_ClockConfig>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001cca:	f000 fbc5 	bl	8002458 <Error_Handler>
  }
}
 8001cce:	bf00      	nop
 8001cd0:	3748      	adds	r7, #72	@ 0x48
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cde:	463b      	mov	r3, r7
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001cea:	4b36      	ldr	r3, [pc, #216]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001cec:	4a36      	ldr	r2, [pc, #216]	@ (8001dc8 <MX_ADC1_Init+0xf0>)
 8001cee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001cf0:	4b34      	ldr	r3, [pc, #208]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001cf2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001cf6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001cf8:	4b32      	ldr	r3, [pc, #200]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001cfe:	4b31      	ldr	r3, [pc, #196]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d04:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d12:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d1a:	4a2c      	ldr	r2, [pc, #176]	@ (8001dcc <MX_ADC1_Init+0xf4>)
 8001d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d1e:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001d24:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d26:	2204      	movs	r2, #4
 8001d28:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d32:	4b24      	ldr	r3, [pc, #144]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d38:	4822      	ldr	r0, [pc, #136]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d3a:	f002 fa13 	bl	8004164 <HAL_ADC_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d44:	f000 fb88 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001d48:	2305      	movs	r3, #5
 8001d4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d54:	463b      	mov	r3, r7
 8001d56:	4619      	mov	r1, r3
 8001d58:	481a      	ldr	r0, [pc, #104]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d5a:	f002 fb37 	bl	80043cc <HAL_ADC_ConfigChannel>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d64:	f000 fb78 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001d68:	2306      	movs	r3, #6
 8001d6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d70:	463b      	mov	r3, r7
 8001d72:	4619      	mov	r1, r3
 8001d74:	4813      	ldr	r0, [pc, #76]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d76:	f002 fb29 	bl	80043cc <HAL_ADC_ConfigChannel>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001d80:	f000 fb6a 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001d84:	230a      	movs	r3, #10
 8001d86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d8c:	463b      	mov	r3, r7
 8001d8e:	4619      	mov	r1, r3
 8001d90:	480c      	ldr	r0, [pc, #48]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001d92:	f002 fb1b 	bl	80043cc <HAL_ADC_ConfigChannel>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001d9c:	f000 fb5c 	bl	8002458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001da0:	230b      	movs	r3, #11
 8001da2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001da4:	2304      	movs	r3, #4
 8001da6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001da8:	463b      	mov	r3, r7
 8001daa:	4619      	mov	r1, r3
 8001dac:	4805      	ldr	r0, [pc, #20]	@ (8001dc4 <MX_ADC1_Init+0xec>)
 8001dae:	f002 fb0d 	bl	80043cc <HAL_ADC_ConfigChannel>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001db8:	f000 fb4e 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001dbc:	bf00      	nop
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	200000b0 	.word	0x200000b0
 8001dc8:	40012000 	.word	0x40012000
 8001dcc:	0f000001 	.word	0x0f000001

08001dd0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dd4:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001dd6:	4a13      	ldr	r2, [pc, #76]	@ (8001e24 <MX_I2C1_Init+0x54>)
 8001dd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001dda:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001ddc:	4a12      	ldr	r2, [pc, #72]	@ (8001e28 <MX_I2C1_Init+0x58>)
 8001dde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dec:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001dee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001df2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001df4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dfa:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e00:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e0c:	4804      	ldr	r0, [pc, #16]	@ (8001e20 <MX_I2C1_Init+0x50>)
 8001e0e:	f003 fbcd 	bl	80055ac <HAL_I2C_Init>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e18:	f000 fb1e 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e1c:	bf00      	nop
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20000158 	.word	0x20000158
 8001e24:	40005400 	.word	0x40005400
 8001e28:	00061a80 	.word	0x00061a80

08001e2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b092      	sub	sp, #72	@ 0x48
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e32:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
 8001e4c:	615a      	str	r2, [r3, #20]
 8001e4e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e50:	1d3b      	adds	r3, r7, #4
 8001e52:	2220      	movs	r2, #32
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f006 fa92 	bl	8008380 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e5c:	4b45      	ldr	r3, [pc, #276]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e5e:	4a46      	ldr	r2, [pc, #280]	@ (8001f78 <MX_TIM1_Init+0x14c>)
 8001e60:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e62:	4b44      	ldr	r3, [pc, #272]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e68:	4b42      	ldr	r3, [pc, #264]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3199;
 8001e6e:	4b41      	ldr	r3, [pc, #260]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e70:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001e74:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e76:	4b3f      	ldr	r3, [pc, #252]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e82:	4b3c      	ldr	r3, [pc, #240]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e88:	483a      	ldr	r0, [pc, #232]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001e8a:	f005 fa37 	bl	80072fc <HAL_TIM_PWM_Init>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001e94:	f000 fae0 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ea0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4833      	ldr	r0, [pc, #204]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001ea8:	f006 f8ce 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001eb2:	f000 fad1 	bl	8002458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eb6:	2360      	movs	r3, #96	@ 0x60
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4826      	ldr	r0, [pc, #152]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001edc:	f005 fd4a 	bl	8007974 <HAL_TIM_PWM_ConfigChannel>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001ee6:	f000 fab7 	bl	8002458 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eee:	2204      	movs	r2, #4
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4820      	ldr	r0, [pc, #128]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001ef4:	f005 fd3e 	bl	8007974 <HAL_TIM_PWM_ConfigChannel>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001efe:	f000 faab 	bl	8002458 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f06:	2208      	movs	r2, #8
 8001f08:	4619      	mov	r1, r3
 8001f0a:	481a      	ldr	r0, [pc, #104]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001f0c:	f005 fd32 	bl	8007974 <HAL_TIM_PWM_ConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001f16:	f000 fa9f 	bl	8002458 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f1e:	220c      	movs	r2, #12
 8001f20:	4619      	mov	r1, r3
 8001f22:	4814      	ldr	r0, [pc, #80]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001f24:	f005 fd26 	bl	8007974 <HAL_TIM_PWM_ConfigChannel>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001f2e:	f000 fa93 	bl	8002458 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f4a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f50:	1d3b      	adds	r3, r7, #4
 8001f52:	4619      	mov	r1, r3
 8001f54:	4807      	ldr	r0, [pc, #28]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001f56:	f006 f8f1 	bl	800813c <HAL_TIMEx_ConfigBreakDeadTime>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001f60:	f000 fa7a 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f64:	4803      	ldr	r0, [pc, #12]	@ (8001f74 <MX_TIM1_Init+0x148>)
 8001f66:	f001 ff15 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 8001f6a:	bf00      	nop
 8001f6c:	3748      	adds	r7, #72	@ 0x48
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200001ac 	.word	0x200001ac
 8001f78:	40010000 	.word	0x40010000

08001f7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	@ 0x30
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	2224      	movs	r2, #36	@ 0x24
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f006 f9f8 	bl	8008380 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f98:	4b20      	ldr	r3, [pc, #128]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001f9a:	4a21      	ldr	r2, [pc, #132]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001f9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001faa:	4b1c      	ldr	r3, [pc, #112]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fb0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb8:	4b18      	ldr	r3, [pc, #96]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001fe2:	f107 030c 	add.w	r3, r7, #12
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	480c      	ldr	r0, [pc, #48]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fea:	f005 fa9f 	bl	800752c <HAL_TIM_Encoder_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ff4:	f000 fa30 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	4619      	mov	r1, r3
 8002004:	4805      	ldr	r0, [pc, #20]	@ (800201c <MX_TIM3_Init+0xa0>)
 8002006:	f006 f81f 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002010:	f000 fa22 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002014:	bf00      	nop
 8002016:	3730      	adds	r7, #48	@ 0x30
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200001f4 	.word	0x200001f4
 8002020:	40000400 	.word	0x40000400

08002024 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202a:	463b      	mov	r3, r7
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002032:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <MX_TIM7_Init+0x64>)
 8002034:	4a15      	ldr	r2, [pc, #84]	@ (800208c <MX_TIM7_Init+0x68>)
 8002036:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 59;
 8002038:	4b13      	ldr	r3, [pc, #76]	@ (8002088 <MX_TIM7_Init+0x64>)
 800203a:	223b      	movs	r2, #59	@ 0x3b
 800203c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203e:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <MX_TIM7_Init+0x64>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 499;
 8002044:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <MX_TIM7_Init+0x64>)
 8002046:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800204a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800204c:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <MX_TIM7_Init+0x64>)
 800204e:	2200      	movs	r2, #0
 8002050:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002052:	480d      	ldr	r0, [pc, #52]	@ (8002088 <MX_TIM7_Init+0x64>)
 8002054:	f005 f82e 	bl	80070b4 <HAL_TIM_Base_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800205e:	f000 f9fb 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002062:	2300      	movs	r3, #0
 8002064:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800206a:	463b      	mov	r3, r7
 800206c:	4619      	mov	r1, r3
 800206e:	4806      	ldr	r0, [pc, #24]	@ (8002088 <MX_TIM7_Init+0x64>)
 8002070:	f005 ffea 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800207a:	f000 f9ed 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000023c 	.word	0x2000023c
 800208c:	40001400 	.word	0x40001400

08002090 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08c      	sub	sp, #48	@ 0x30
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002096:	f107 030c 	add.w	r3, r7, #12
 800209a:	2224      	movs	r2, #36	@ 0x24
 800209c:	2100      	movs	r1, #0
 800209e:	4618      	mov	r0, r3
 80020a0:	f006 f96e 	bl	8008380 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80020ac:	4b22      	ldr	r3, [pc, #136]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020ae:	4a23      	ldr	r2, [pc, #140]	@ (800213c <MX_TIM8_Init+0xac>)
 80020b0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80020b2:	4b21      	ldr	r3, [pc, #132]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80020be:	4b1e      	ldr	r3, [pc, #120]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80020cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d2:	4b19      	ldr	r3, [pc, #100]	@ (8002138 <MX_TIM8_Init+0xa8>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020d8:	2303      	movs	r3, #3
 80020da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020e0:	2301      	movs	r3, #1
 80020e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020ec:	2300      	movs	r3, #0
 80020ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020f0:	2301      	movs	r3, #1
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	4619      	mov	r1, r3
 8002102:	480d      	ldr	r0, [pc, #52]	@ (8002138 <MX_TIM8_Init+0xa8>)
 8002104:	f005 fa12 	bl	800752c <HAL_TIM_Encoder_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800210e:	f000 f9a3 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	4619      	mov	r1, r3
 800211e:	4806      	ldr	r0, [pc, #24]	@ (8002138 <MX_TIM8_Init+0xa8>)
 8002120:	f005 ff92 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800212a:	f000 f995 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800212e:	bf00      	nop
 8002130:	3730      	adds	r7, #48	@ 0x30
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000284 	.word	0x20000284
 800213c:	40010400 	.word	0x40010400

08002140 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002144:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <MX_TIM10_Init+0x40>)
 8002146:	4a0f      	ldr	r2, [pc, #60]	@ (8002184 <MX_TIM10_Init+0x44>)
 8002148:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800214a:	4b0d      	ldr	r3, [pc, #52]	@ (8002180 <MX_TIM10_Init+0x40>)
 800214c:	2200      	movs	r2, #0
 800214e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002150:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <MX_TIM10_Init+0x40>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002156:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <MX_TIM10_Init+0x40>)
 8002158:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800215c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <MX_TIM10_Init+0x40>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002164:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <MX_TIM10_Init+0x40>)
 8002166:	2200      	movs	r2, #0
 8002168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800216a:	4805      	ldr	r0, [pc, #20]	@ (8002180 <MX_TIM10_Init+0x40>)
 800216c:	f004 ffa2 	bl	80070b4 <HAL_TIM_Base_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002176:	f000 f96f 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200002cc 	.word	0x200002cc
 8002184:	40014400 	.word	0x40014400

08002188 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <MX_DMA_Init+0x3c>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a0b      	ldr	r2, [pc, #44]	@ (80021c4 <MX_DMA_Init+0x3c>)
 8002198:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b09      	ldr	r3, [pc, #36]	@ (80021c4 <MX_DMA_Init+0x3c>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2100      	movs	r1, #0
 80021ae:	2038      	movs	r0, #56	@ 0x38
 80021b0:	f002 fc8b 	bl	8004aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80021b4:	2038      	movs	r0, #56	@ 0x38
 80021b6:	f002 fca4 	bl	8004b02 <HAL_NVIC_EnableIRQ>

}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40023800 	.word	0x40023800

080021c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08a      	sub	sp, #40	@ 0x28
 80021cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	60da      	str	r2, [r3, #12]
 80021dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	4b52      	ldr	r3, [pc, #328]	@ (800232c <MX_GPIO_Init+0x164>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	4a51      	ldr	r2, [pc, #324]	@ (800232c <MX_GPIO_Init+0x164>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ee:	4b4f      	ldr	r3, [pc, #316]	@ (800232c <MX_GPIO_Init+0x164>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	f003 0304 	and.w	r3, r3, #4
 80021f6:	613b      	str	r3, [r7, #16]
 80021f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	4b4b      	ldr	r3, [pc, #300]	@ (800232c <MX_GPIO_Init+0x164>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	4a4a      	ldr	r2, [pc, #296]	@ (800232c <MX_GPIO_Init+0x164>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6313      	str	r3, [r2, #48]	@ 0x30
 800220a:	4b48      	ldr	r3, [pc, #288]	@ (800232c <MX_GPIO_Init+0x164>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	4b44      	ldr	r3, [pc, #272]	@ (800232c <MX_GPIO_Init+0x164>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	4a43      	ldr	r2, [pc, #268]	@ (800232c <MX_GPIO_Init+0x164>)
 8002220:	f043 0302 	orr.w	r3, r3, #2
 8002224:	6313      	str	r3, [r2, #48]	@ 0x30
 8002226:	4b41      	ldr	r3, [pc, #260]	@ (800232c <MX_GPIO_Init+0x164>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	60bb      	str	r3, [r7, #8]
 8002230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	607b      	str	r3, [r7, #4]
 8002236:	4b3d      	ldr	r3, [pc, #244]	@ (800232c <MX_GPIO_Init+0x164>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	4a3c      	ldr	r2, [pc, #240]	@ (800232c <MX_GPIO_Init+0x164>)
 800223c:	f043 0308 	orr.w	r3, r3, #8
 8002240:	6313      	str	r3, [r2, #48]	@ 0x30
 8002242:	4b3a      	ldr	r3, [pc, #232]	@ (800232c <MX_GPIO_Init+0x164>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	2194      	movs	r1, #148	@ 0x94
 8002252:	4837      	ldr	r0, [pc, #220]	@ (8002330 <MX_GPIO_Init+0x168>)
 8002254:	f003 f991 	bl	800557a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 8002258:	2200      	movs	r2, #0
 800225a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800225e:	4835      	ldr	r0, [pc, #212]	@ (8002334 <MX_GPIO_Init+0x16c>)
 8002260:	f003 f98b 	bl	800557a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RightEmitter_Pin LeftEmitter_Pin ForwardLeftEmitter_Pin */
  GPIO_InitStruct.Pin = RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin;
 8002264:	2394      	movs	r3, #148	@ 0x94
 8002266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002268:	2301      	movs	r3, #1
 800226a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	4619      	mov	r1, r3
 800227a:	482d      	ldr	r0, [pc, #180]	@ (8002330 <MX_GPIO_Init+0x168>)
 800227c:	f002 ffc8 	bl	8005210 <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8002280:	2308      	movs	r3, #8
 8002282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002284:	2302      	movs	r3, #2
 8002286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228c:	2300      	movs	r3, #0
 800228e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002290:	2301      	movs	r3, #1
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	4619      	mov	r1, r3
 800229a:	4825      	ldr	r0, [pc, #148]	@ (8002330 <MX_GPIO_Init+0x168>)
 800229c:	f002 ffb8 	bl	8005210 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button2_Pin Button1_Pin Switch4_Pin */
  GPIO_InitStruct.Pin = Button2_Pin|Button1_Pin|Switch4_Pin;
 80022a0:	f44f 4341 	mov.w	r3, #49408	@ 0xc100
 80022a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ae:	f107 0314 	add.w	r3, r7, #20
 80022b2:	4619      	mov	r1, r3
 80022b4:	481f      	ldr	r0, [pc, #124]	@ (8002334 <MX_GPIO_Init+0x16c>)
 80022b6:	f002 ffab 	bl	8005210 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch3_Pin */
  GPIO_InitStruct.Pin = Switch3_Pin;
 80022ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch3_GPIO_Port, &GPIO_InitStruct);
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	4619      	mov	r1, r3
 80022ce:	4818      	ldr	r0, [pc, #96]	@ (8002330 <MX_GPIO_Init+0x168>)
 80022d0:	f002 ff9e 	bl	8005210 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch1_Pin */
  GPIO_InitStruct.Pin = Switch1_Pin;
 80022d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022da:	2300      	movs	r3, #0
 80022dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch1_GPIO_Port, &GPIO_InitStruct);
 80022e2:	f107 0314 	add.w	r3, r7, #20
 80022e6:	4619      	mov	r1, r3
 80022e8:	4813      	ldr	r0, [pc, #76]	@ (8002338 <MX_GPIO_Init+0x170>)
 80022ea:	f002 ff91 	bl	8005210 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch2_Pin */
  GPIO_InitStruct.Pin = Switch2_Pin;
 80022ee:	2304      	movs	r3, #4
 80022f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch2_GPIO_Port, &GPIO_InitStruct);
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	4619      	mov	r1, r3
 8002300:	480e      	ldr	r0, [pc, #56]	@ (800233c <MX_GPIO_Init+0x174>)
 8002302:	f002 ff85 	bl	8005210 <HAL_GPIO_Init>

  /*Configure GPIO pin : ForwardRightEmitter_Pin */
  GPIO_InitStruct.Pin = ForwardRightEmitter_Pin;
 8002306:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800230a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230c:	2301      	movs	r3, #1
 800230e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002314:	2300      	movs	r3, #0
 8002316:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ForwardRightEmitter_GPIO_Port, &GPIO_InitStruct);
 8002318:	f107 0314 	add.w	r3, r7, #20
 800231c:	4619      	mov	r1, r3
 800231e:	4805      	ldr	r0, [pc, #20]	@ (8002334 <MX_GPIO_Init+0x16c>)
 8002320:	f002 ff76 	bl	8005210 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002324:	bf00      	nop
 8002326:	3728      	adds	r7, #40	@ 0x28
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40023800 	.word	0x40023800
 8002330:	40020000 	.word	0x40020000
 8002334:	40020400 	.word	0x40020400
 8002338:	40020800 	.word	0x40020800
 800233c:	40020c00 	.word	0x40020c00

08002340 <Get_I2C1_Ptr>:
{
	return &hadc1;
}

I2C_HandleTypeDef* Get_I2C1_Ptr(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
	return &hi2c1;
 8002344:	4b02      	ldr	r3, [pc, #8]	@ (8002350 <Get_I2C1_Ptr+0x10>)
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	20000158 	.word	0x20000158

08002354 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]

	temp_left = 0;
 800235c:	4b34      	ldr	r3, [pc, #208]	@ (8002430 <HAL_ADC_ConvCpltCallback+0xdc>)
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
	temp_front_left = 0;
 8002362:	4b34      	ldr	r3, [pc, #208]	@ (8002434 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
	temp_front_right = 0;
 8002368:	4b33      	ldr	r3, [pc, #204]	@ (8002438 <HAL_ADC_ConvCpltCallback+0xe4>)
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
	temp_ir_right = 0;
 800236e:	4b33      	ldr	r3, [pc, #204]	@ (800243c <HAL_ADC_ConvCpltCallback+0xe8>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < IR_SAMPLES * 4; i = i + 4) {
 8002374:	2300      	movs	r3, #0
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	e029      	b.n	80023ce <HAL_ADC_ConvCpltCallback+0x7a>
    	temp_left += adc_buf[i];
 800237a:	4a31      	ldr	r2, [pc, #196]	@ (8002440 <HAL_ADC_ConvCpltCallback+0xec>)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002382:	4b2b      	ldr	r3, [pc, #172]	@ (8002430 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4413      	add	r3, r2
 8002388:	4a29      	ldr	r2, [pc, #164]	@ (8002430 <HAL_ADC_ConvCpltCallback+0xdc>)
 800238a:	6013      	str	r3, [r2, #0]
    	temp_front_left += adc_buf[i+1];
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	3301      	adds	r3, #1
 8002390:	4a2b      	ldr	r2, [pc, #172]	@ (8002440 <HAL_ADC_ConvCpltCallback+0xec>)
 8002392:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002396:	4b27      	ldr	r3, [pc, #156]	@ (8002434 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4413      	add	r3, r2
 800239c:	4a25      	ldr	r2, [pc, #148]	@ (8002434 <HAL_ADC_ConvCpltCallback+0xe0>)
 800239e:	6013      	str	r3, [r2, #0]
    	temp_front_right += adc_buf[i+2];
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	3302      	adds	r3, #2
 80023a4:	4a26      	ldr	r2, [pc, #152]	@ (8002440 <HAL_ADC_ConvCpltCallback+0xec>)
 80023a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023aa:	4b23      	ldr	r3, [pc, #140]	@ (8002438 <HAL_ADC_ConvCpltCallback+0xe4>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4413      	add	r3, r2
 80023b0:	4a21      	ldr	r2, [pc, #132]	@ (8002438 <HAL_ADC_ConvCpltCallback+0xe4>)
 80023b2:	6013      	str	r3, [r2, #0]
    	temp_ir_right += adc_buf[i+3];
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	3303      	adds	r3, #3
 80023b8:	4a21      	ldr	r2, [pc, #132]	@ (8002440 <HAL_ADC_ConvCpltCallback+0xec>)
 80023ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023be:	4b1f      	ldr	r3, [pc, #124]	@ (800243c <HAL_ADC_ConvCpltCallback+0xe8>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4413      	add	r3, r2
 80023c4:	4a1d      	ldr	r2, [pc, #116]	@ (800243c <HAL_ADC_ConvCpltCallback+0xe8>)
 80023c6:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < IR_SAMPLES * 4; i = i + 4) {
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	3304      	adds	r3, #4
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023d4:	dbd1      	blt.n	800237a <HAL_ADC_ConvCpltCallback+0x26>
    }

    ir_left = temp_left / IR_SAMPLES;
 80023d6:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <HAL_ADC_ConvCpltCallback+0xdc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	0a1b      	lsrs	r3, r3, #8
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fc77 	bl	8000cd0 <__aeabi_ui2f>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a17      	ldr	r2, [pc, #92]	@ (8002444 <HAL_ADC_ConvCpltCallback+0xf0>)
 80023e6:	6013      	str	r3, [r2, #0]
    ir_front_left = temp_front_left / IR_SAMPLES;
 80023e8:	4b12      	ldr	r3, [pc, #72]	@ (8002434 <HAL_ADC_ConvCpltCallback+0xe0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	0a1b      	lsrs	r3, r3, #8
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fe fc6e 	bl	8000cd0 <__aeabi_ui2f>
 80023f4:	4603      	mov	r3, r0
 80023f6:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_ADC_ConvCpltCallback+0xf4>)
 80023f8:	6013      	str	r3, [r2, #0]
    ir_front_right = temp_front_right / IR_SAMPLES;
 80023fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <HAL_ADC_ConvCpltCallback+0xe4>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	0a1b      	lsrs	r3, r3, #8
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe fc65 	bl	8000cd0 <__aeabi_ui2f>
 8002406:	4603      	mov	r3, r0
 8002408:	4a10      	ldr	r2, [pc, #64]	@ (800244c <HAL_ADC_ConvCpltCallback+0xf8>)
 800240a:	6013      	str	r3, [r2, #0]
    ir_right = temp_ir_right / IR_SAMPLES;
 800240c:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <HAL_ADC_ConvCpltCallback+0xe8>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fc5c 	bl	8000cd0 <__aeabi_ui2f>
 8002418:	4603      	mov	r3, r0
 800241a:	4a0d      	ldr	r2, [pc, #52]	@ (8002450 <HAL_ADC_ConvCpltCallback+0xfc>)
 800241c:	6013      	str	r3, [r2, #0]

    temp_adc++;
 800241e:	4b0d      	ldr	r3, [pc, #52]	@ (8002454 <HAL_ADC_ConvCpltCallback+0x100>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	3301      	adds	r3, #1
 8002424:	4a0b      	ldr	r2, [pc, #44]	@ (8002454 <HAL_ADC_ConvCpltCallback+0x100>)
 8002426:	6013      	str	r3, [r2, #0]

}
 8002428:	bf00      	nop
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	2000133c 	.word	0x2000133c
 8002434:	20001340 	.word	0x20001340
 8002438:	20001344 	.word	0x20001344
 800243c:	20001348 	.word	0x20001348
 8002440:	20000330 	.word	0x20000330
 8002444:	20000320 	.word	0x20000320
 8002448:	20000324 	.word	0x20000324
 800244c:	20000328 	.word	0x20000328
 8002450:	2000032c 	.word	0x2000032c
 8002454:	20001338 	.word	0x20001338

08002458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800245c:	b672      	cpsid	i
}
 800245e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <Error_Handler+0x8>
 8002464:	0000      	movs	r0, r0
	...

08002468 <limitPWM>:
//#include "pid.h"
//
//extern float velocity_left;
//extern float velocity_right;

float limitPWM(float pwm) {
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	if (pwm > PWM_MAX)
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7fe f80d 	bl	8000490 <__aeabi_f2d>
 8002476:	a30e      	add	r3, pc, #56	@ (adr r3, 80024b0 <limitPWM+0x48>)
 8002478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247c:	f7fe faf0 	bl	8000a60 <__aeabi_dcmpgt>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <limitPWM+0x22>
		return PWM_MAX;
 8002486:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <limitPWM+0x58>)
 8002488:	e00d      	b.n	80024a6 <limitPWM+0x3e>
	else if (pwm < -PWM_MAX)
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe f800 	bl	8000490 <__aeabi_f2d>
 8002490:	a309      	add	r3, pc, #36	@ (adr r3, 80024b8 <limitPWM+0x50>)
 8002492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002496:	f7fe fac5 	bl	8000a24 <__aeabi_dcmplt>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <limitPWM+0x3c>
		return -PWM_MAX;
 80024a0:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <limitPWM+0x5c>)
 80024a2:	e000      	b.n	80024a6 <limitPWM+0x3e>
	else
		return pwm;
 80024a4:	687b      	ldr	r3, [r7, #4]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	66666666 	.word	0x66666666
 80024b4:	3fee6666 	.word	0x3fee6666
 80024b8:	66666666 	.word	0x66666666
 80024bc:	bfee6666 	.word	0xbfee6666
 80024c0:	3f733333 	.word	0x3f733333
 80024c4:	bf733333 	.word	0xbf733333

080024c8 <setMotorLPWM>:

void setMotorLPWM(float pwm) {
 80024c8:	b590      	push	{r4, r7, lr}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 80024d0:	f04f 0100 	mov.w	r1, #0
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7fe fe05 	bl	80010e4 <__aeabi_fcmpge>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d012      	beq.n	8002506 <setMotorLPWM+0x3e>
	{
		TIM1->CCR1 = 0;
 80024e0:	4b15      	ldr	r3, [pc, #84]	@ (8002538 <setMotorLPWM+0x70>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM1->CCR2 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff ffbe 	bl	8002468 <limitPWM>
 80024ec:	4603      	mov	r3, r0
 80024ee:	4913      	ldr	r1, [pc, #76]	@ (800253c <setMotorLPWM+0x74>)
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fc45 	bl	8000d80 <__aeabi_fmul>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4c0f      	ldr	r4, [pc, #60]	@ (8002538 <setMotorLPWM+0x70>)
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe fe2c 	bl	8001158 <__aeabi_f2uiz>
 8002500:	4603      	mov	r3, r0
 8002502:	63a3      	str	r3, [r4, #56]	@ 0x38
	{
		TIM1->CCR2 = 0;
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}

}
 8002504:	e013      	b.n	800252e <setMotorLPWM+0x66>
		TIM1->CCR2 = 0;
 8002506:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <setMotorLPWM+0x70>)
 8002508:	2200      	movs	r2, #0
 800250a:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff ffab 	bl	8002468 <limitPWM>
 8002512:	4603      	mov	r3, r0
 8002514:	4909      	ldr	r1, [pc, #36]	@ (800253c <setMotorLPWM+0x74>)
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fc32 	bl	8000d80 <__aeabi_fmul>
 800251c:	4603      	mov	r3, r0
 800251e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002522:	4c05      	ldr	r4, [pc, #20]	@ (8002538 <setMotorLPWM+0x70>)
 8002524:	4618      	mov	r0, r3
 8002526:	f7fe fe17 	bl	8001158 <__aeabi_f2uiz>
 800252a:	4603      	mov	r3, r0
 800252c:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bd90      	pop	{r4, r7, pc}
 8002536:	bf00      	nop
 8002538:	40010000 	.word	0x40010000
 800253c:	4547f000 	.word	0x4547f000

08002540 <setMotorRPWM>:

void setMotorRPWM(float pwm) {
 8002540:	b590      	push	{r4, r7, lr}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 8002548:	f04f 0100 	mov.w	r1, #0
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7fe fdc9 	bl	80010e4 <__aeabi_fcmpge>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d012      	beq.n	800257e <setMotorRPWM+0x3e>
	{
		TIM1->CCR4 = 0;
 8002558:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <setMotorRPWM+0x70>)
 800255a:	2200      	movs	r2, #0
 800255c:	641a      	str	r2, [r3, #64]	@ 0x40
		TIM1->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff ff82 	bl	8002468 <limitPWM>
 8002564:	4603      	mov	r3, r0
 8002566:	4913      	ldr	r1, [pc, #76]	@ (80025b4 <setMotorRPWM+0x74>)
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe fc09 	bl	8000d80 <__aeabi_fmul>
 800256e:	4603      	mov	r3, r0
 8002570:	4c0f      	ldr	r4, [pc, #60]	@ (80025b0 <setMotorRPWM+0x70>)
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fdf0 	bl	8001158 <__aeabi_f2uiz>
 8002578:	4603      	mov	r3, r0
 800257a:	63e3      	str	r3, [r4, #60]	@ 0x3c
	else
	{
		TIM1->CCR3 = 0;
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 800257c:	e013      	b.n	80025a6 <setMotorRPWM+0x66>
		TIM1->CCR3 = 0;
 800257e:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <setMotorRPWM+0x70>)
 8002580:	2200      	movs	r2, #0
 8002582:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff ff6f 	bl	8002468 <limitPWM>
 800258a:	4603      	mov	r3, r0
 800258c:	4909      	ldr	r1, [pc, #36]	@ (80025b4 <setMotorRPWM+0x74>)
 800258e:	4618      	mov	r0, r3
 8002590:	f7fe fbf6 	bl	8000d80 <__aeabi_fmul>
 8002594:	4603      	mov	r3, r0
 8002596:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800259a:	4c05      	ldr	r4, [pc, #20]	@ (80025b0 <setMotorRPWM+0x70>)
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe fddb 	bl	8001158 <__aeabi_f2uiz>
 80025a2:	4603      	mov	r3, r0
 80025a4:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd90      	pop	{r4, r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40010000 	.word	0x40010000
 80025b4:	4547f000 	.word	0x4547f000

080025b8 <resetMotors>:

void resetMotors() {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	setMotorLPWM(0);
 80025bc:	f04f 0000 	mov.w	r0, #0
 80025c0:	f7ff ff82 	bl	80024c8 <setMotorLPWM>
	setMotorRPWM(0);
 80025c4:	f04f 0000 	mov.w	r0, #0
 80025c8:	f7ff ffba 	bl	8002540 <setMotorRPWM>
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <setPIDGoalD>:
int goal_reached_timer = 0;

float gyro_angle = 0;
float gyro_vel = 0;

void setPIDGoalD(int16_t distance) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	80fb      	strh	r3, [r7, #6]
	goal_distance += distance;
 80025da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fb7a 	bl	8000cd8 <__aeabi_i2f>
 80025e4:	4602      	mov	r2, r0
 80025e6:	4b07      	ldr	r3, [pc, #28]	@ (8002604 <setPIDGoalD+0x34>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4619      	mov	r1, r3
 80025ec:	4610      	mov	r0, r2
 80025ee:	f7fe fabf 	bl	8000b70 <__addsf3>
 80025f2:	4603      	mov	r3, r0
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b03      	ldr	r3, [pc, #12]	@ (8002604 <setPIDGoalD+0x34>)
 80025f8:	601a      	str	r2, [r3, #0]
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000134c 	.word	0x2000134c

08002608 <setPIDGoalA>:
void setPIDGoalA(int16_t angle) {
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	80fb      	strh	r3, [r7, #6]
	goal_angle += angle;
 8002612:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002616:	4618      	mov	r0, r3
 8002618:	f7fe fb5e 	bl	8000cd8 <__aeabi_i2f>
 800261c:	4602      	mov	r2, r0
 800261e:	4b07      	ldr	r3, [pc, #28]	@ (800263c <setPIDGoalA+0x34>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4619      	mov	r1, r3
 8002624:	4610      	mov	r0, r2
 8002626:	f7fe faa3 	bl	8000b70 <__addsf3>
 800262a:	4603      	mov	r3, r0
 800262c:	461a      	mov	r2, r3
 800262e:	4b03      	ldr	r3, [pc, #12]	@ (800263c <setPIDGoalA+0x34>)
 8002630:	601a      	str	r2, [r3, #0]
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20001350 	.word	0x20001350

08002640 <setState>:

void setState(STATE curr_state) {
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]
	state = curr_state;
 800264a:	4a04      	ldr	r2, [pc, #16]	@ (800265c <setState+0x1c>)
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	7013      	strb	r3, [r2, #0]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	200013d4 	.word	0x200013d4

08002660 <setIRGoals>:

void setIRGoals(int16_t front_left_goal, int16_t front_right_goal, int16_t left_goal, int16_t right_goal) {
 8002660:	b490      	push	{r4, r7}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	4604      	mov	r4, r0
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4623      	mov	r3, r4
 8002670:	80fb      	strh	r3, [r7, #6]
 8002672:	4603      	mov	r3, r0
 8002674:	80bb      	strh	r3, [r7, #4]
 8002676:	460b      	mov	r3, r1
 8002678:	807b      	strh	r3, [r7, #2]
 800267a:	4613      	mov	r3, r2
 800267c:	803b      	strh	r3, [r7, #0]

	IRAngleOffset = left_goal - right_goal;
 800267e:	887a      	ldrh	r2, [r7, #2]
 8002680:	883b      	ldrh	r3, [r7, #0]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	b29b      	uxth	r3, r3
 8002686:	b21a      	sxth	r2, r3
 8002688:	4b09      	ldr	r3, [pc, #36]	@ (80026b0 <setIRGoals+0x50>)
 800268a:	801a      	strh	r2, [r3, #0]
	goal_front_left = front_left_goal;
 800268c:	4a09      	ldr	r2, [pc, #36]	@ (80026b4 <setIRGoals+0x54>)
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	8013      	strh	r3, [r2, #0]
	goal_front_right = front_right_goal;
 8002692:	4a09      	ldr	r2, [pc, #36]	@ (80026b8 <setIRGoals+0x58>)
 8002694:	88bb      	ldrh	r3, [r7, #4]
 8002696:	8013      	strh	r3, [r2, #0]
	goal_left = left_goal;
 8002698:	4a08      	ldr	r2, [pc, #32]	@ (80026bc <setIRGoals+0x5c>)
 800269a:	887b      	ldrh	r3, [r7, #2]
 800269c:	8013      	strh	r3, [r2, #0]
	goal_right = right_goal;
 800269e:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <setIRGoals+0x60>)
 80026a0:	883b      	ldrh	r3, [r7, #0]
 80026a2:	8013      	strh	r3, [r2, #0]

}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc90      	pop	{r4, r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	200013c4 	.word	0x200013c4
 80026b4:	200013c6 	.word	0x200013c6
 80026b8:	200013c8 	.word	0x200013c8
 80026bc:	200013ca 	.word	0x200013ca
 80026c0:	200013cc 	.word	0x200013cc

080026c4 <setIRAngle>:

// TODO: CHANGE TO USE WALL CHECK FUNCTIONS
void setIRAngle(float left, float right){
 80026c4:	b590      	push	{r4, r7, lr}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]

	if (left > 600 && right > 600 && state == MOVING)
 80026ce:	493f      	ldr	r1, [pc, #252]	@ (80027cc <setIRAngle+0x108>)
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f7fe fd11 	bl	80010f8 <__aeabi_fcmpgt>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d028      	beq.n	800272e <setIRAngle+0x6a>
 80026dc:	493b      	ldr	r1, [pc, #236]	@ (80027cc <setIRAngle+0x108>)
 80026de:	6838      	ldr	r0, [r7, #0]
 80026e0:	f7fe fd0a 	bl	80010f8 <__aeabi_fcmpgt>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d021      	beq.n	800272e <setIRAngle+0x6a>
 80026ea:	4b39      	ldr	r3, [pc, #228]	@ (80027d0 <setIRAngle+0x10c>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d11d      	bne.n	800272e <setIRAngle+0x6a>
	{
		IRadjustment = (kPir * ((left - right) - IRAngleOffset));
 80026f2:	6839      	ldr	r1, [r7, #0]
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f7fe fa39 	bl	8000b6c <__aeabi_fsub>
 80026fa:	4603      	mov	r3, r0
 80026fc:	461c      	mov	r4, r3
 80026fe:	4b35      	ldr	r3, [pc, #212]	@ (80027d4 <setIRAngle+0x110>)
 8002700:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fae7 	bl	8000cd8 <__aeabi_i2f>
 800270a:	4603      	mov	r3, r0
 800270c:	4619      	mov	r1, r3
 800270e:	4620      	mov	r0, r4
 8002710:	f7fe fa2c 	bl	8000b6c <__aeabi_fsub>
 8002714:	4603      	mov	r3, r0
 8002716:	461a      	mov	r2, r3
 8002718:	4b2f      	ldr	r3, [pc, #188]	@ (80027d8 <setIRAngle+0x114>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4619      	mov	r1, r3
 800271e:	4610      	mov	r0, r2
 8002720:	f7fe fb2e 	bl	8000d80 <__aeabi_fmul>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	4b2c      	ldr	r3, [pc, #176]	@ (80027dc <setIRAngle+0x118>)
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	e04a      	b.n	80027c4 <setIRAngle+0x100>
	}
	else if (left > 600 && state == MOVING)
 800272e:	4927      	ldr	r1, [pc, #156]	@ (80027cc <setIRAngle+0x108>)
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7fe fce1 	bl	80010f8 <__aeabi_fcmpgt>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d01b      	beq.n	8002774 <setIRAngle+0xb0>
 800273c:	4b24      	ldr	r3, [pc, #144]	@ (80027d0 <setIRAngle+0x10c>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d117      	bne.n	8002774 <setIRAngle+0xb0>
	{
		IRadjustment = (kPir2 * (left - goal_left));
 8002744:	4b26      	ldr	r3, [pc, #152]	@ (80027e0 <setIRAngle+0x11c>)
 8002746:	f9b3 3000 	ldrsh.w	r3, [r3]
 800274a:	4618      	mov	r0, r3
 800274c:	f7fe fac4 	bl	8000cd8 <__aeabi_i2f>
 8002750:	4603      	mov	r3, r0
 8002752:	4619      	mov	r1, r3
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7fe fa09 	bl	8000b6c <__aeabi_fsub>
 800275a:	4603      	mov	r3, r0
 800275c:	461a      	mov	r2, r3
 800275e:	4b21      	ldr	r3, [pc, #132]	@ (80027e4 <setIRAngle+0x120>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4619      	mov	r1, r3
 8002764:	4610      	mov	r0, r2
 8002766:	f7fe fb0b 	bl	8000d80 <__aeabi_fmul>
 800276a:	4603      	mov	r3, r0
 800276c:	461a      	mov	r2, r3
 800276e:	4b1b      	ldr	r3, [pc, #108]	@ (80027dc <setIRAngle+0x118>)
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	e027      	b.n	80027c4 <setIRAngle+0x100>
	}
	else if (right > 600 && state == MOVING)
 8002774:	4915      	ldr	r1, [pc, #84]	@ (80027cc <setIRAngle+0x108>)
 8002776:	6838      	ldr	r0, [r7, #0]
 8002778:	f7fe fcbe 	bl	80010f8 <__aeabi_fcmpgt>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d01b      	beq.n	80027ba <setIRAngle+0xf6>
 8002782:	4b13      	ldr	r3, [pc, #76]	@ (80027d0 <setIRAngle+0x10c>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d117      	bne.n	80027ba <setIRAngle+0xf6>
	{
		IRadjustment = (kPir2 * (goal_right - right));
 800278a:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <setIRAngle+0x124>)
 800278c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002790:	4618      	mov	r0, r3
 8002792:	f7fe faa1 	bl	8000cd8 <__aeabi_i2f>
 8002796:	4603      	mov	r3, r0
 8002798:	6839      	ldr	r1, [r7, #0]
 800279a:	4618      	mov	r0, r3
 800279c:	f7fe f9e6 	bl	8000b6c <__aeabi_fsub>
 80027a0:	4603      	mov	r3, r0
 80027a2:	461a      	mov	r2, r3
 80027a4:	4b0f      	ldr	r3, [pc, #60]	@ (80027e4 <setIRAngle+0x120>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	4610      	mov	r0, r2
 80027ac:	f7fe fae8 	bl	8000d80 <__aeabi_fmul>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	4b09      	ldr	r3, [pc, #36]	@ (80027dc <setIRAngle+0x118>)
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	e004      	b.n	80027c4 <setIRAngle+0x100>
	}
	else
		IRadjustment = 0;
 80027ba:	4b08      	ldr	r3, [pc, #32]	@ (80027dc <setIRAngle+0x118>)
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
}
 80027c2:	bf00      	nop
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd90      	pop	{r4, r7, pc}
 80027cc:	44160000 	.word	0x44160000
 80027d0:	200013d4 	.word	0x200013d4
 80027d4:	200013c4 	.word	0x200013c4
 80027d8:	2000001c 	.word	0x2000001c
 80027dc:	200013c0 	.word	0x200013c0
 80027e0:	200013ca 	.word	0x200013ca
 80027e4:	20000020 	.word	0x20000020
 80027e8:	200013cc 	.word	0x200013cc
 80027ec:	00000000 	.word	0x00000000

080027f0 <PDController>:

void PDController() {
 80027f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f2:	af00      	add	r7, sp, #0

	if (state == START) {
 80027f4:	4b9a      	ldr	r3, [pc, #616]	@ (8002a60 <PDController+0x270>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	f000 81a1 	beq.w	8002b40 <PDController+0x350>
		return;
	}

//////////////////////////	CALCULATE DISTANCE AND ANGLE CORRECTION /////////////////////////

	setIRAngle(ir_left, ir_right);
 80027fe:	4b99      	ldr	r3, [pc, #612]	@ (8002a64 <PDController+0x274>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a99      	ldr	r2, [pc, #612]	@ (8002a68 <PDController+0x278>)
 8002804:	6812      	ldr	r2, [r2, #0]
 8002806:	4611      	mov	r1, r2
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff5b 	bl	80026c4 <setIRAngle>

	adjusted_angle = goal_angle + IRadjustment;
 800280e:	4b97      	ldr	r3, [pc, #604]	@ (8002a6c <PDController+0x27c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a97      	ldr	r2, [pc, #604]	@ (8002a70 <PDController+0x280>)
 8002814:	6812      	ldr	r2, [r2, #0]
 8002816:	4611      	mov	r1, r2
 8002818:	4618      	mov	r0, r3
 800281a:	f7fe f9a9 	bl	8000b70 <__addsf3>
 800281e:	4603      	mov	r3, r0
 8002820:	461a      	mov	r2, r3
 8002822:	4b94      	ldr	r3, [pc, #592]	@ (8002a74 <PDController+0x284>)
 8002824:	601a      	str	r2, [r3, #0]

	if (state == TURNING || state == FRONTING) {
 8002826:	4b8e      	ldr	r3, [pc, #568]	@ (8002a60 <PDController+0x270>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d003      	beq.n	8002836 <PDController+0x46>
 800282e:	4b8c      	ldr	r3, [pc, #560]	@ (8002a60 <PDController+0x270>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b03      	cmp	r3, #3
 8002834:	d103      	bne.n	800283e <PDController+0x4e>
		adjusted_angle = goal_angle;
 8002836:	4b8d      	ldr	r3, [pc, #564]	@ (8002a6c <PDController+0x27c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a8e      	ldr	r2, [pc, #568]	@ (8002a74 <PDController+0x284>)
 800283c:	6013      	str	r3, [r2, #0]
	}

	readGyro(&gyro_vel);
 800283e:	488e      	ldr	r0, [pc, #568]	@ (8002a78 <PDController+0x288>)
 8002840:	f7ff f82e 	bl	80018a0 <readGyro>
	gyro_vel /= 2000;
 8002844:	4b8c      	ldr	r3, [pc, #560]	@ (8002a78 <PDController+0x288>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	498c      	ldr	r1, [pc, #560]	@ (8002a7c <PDController+0x28c>)
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fb4c 	bl	8000ee8 <__aeabi_fdiv>
 8002850:	4603      	mov	r3, r0
 8002852:	461a      	mov	r2, r3
 8002854:	4b88      	ldr	r3, [pc, #544]	@ (8002a78 <PDController+0x288>)
 8002856:	601a      	str	r2, [r3, #0]
	gyro_angle += gyro_vel;
 8002858:	4b89      	ldr	r3, [pc, #548]	@ (8002a80 <PDController+0x290>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a86      	ldr	r2, [pc, #536]	@ (8002a78 <PDController+0x288>)
 800285e:	6812      	ldr	r2, [r2, #0]
 8002860:	4611      	mov	r1, r2
 8002862:	4618      	mov	r0, r3
 8002864:	f7fe f984 	bl	8000b70 <__addsf3>
 8002868:	4603      	mov	r3, r0
 800286a:	461a      	mov	r2, r3
 800286c:	4b84      	ldr	r3, [pc, #528]	@ (8002a80 <PDController+0x290>)
 800286e:	601a      	str	r2, [r3, #0]

	angle_error = adjusted_angle - gyro_angle;
 8002870:	4b80      	ldr	r3, [pc, #512]	@ (8002a74 <PDController+0x284>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a82      	ldr	r2, [pc, #520]	@ (8002a80 <PDController+0x290>)
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	4611      	mov	r1, r2
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe f976 	bl	8000b6c <__aeabi_fsub>
 8002880:	4603      	mov	r3, r0
 8002882:	461a      	mov	r2, r3
 8002884:	4b7f      	ldr	r3, [pc, #508]	@ (8002a84 <PDController+0x294>)
 8002886:	601a      	str	r2, [r3, #0]
	angle_correction = kPw * angle_error + kDw * (angle_error - old_angle_error);
 8002888:	4b7f      	ldr	r3, [pc, #508]	@ (8002a88 <PDController+0x298>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a7d      	ldr	r2, [pc, #500]	@ (8002a84 <PDController+0x294>)
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f7fe fa74 	bl	8000d80 <__aeabi_fmul>
 8002898:	4603      	mov	r3, r0
 800289a:	461c      	mov	r4, r3
 800289c:	4b79      	ldr	r3, [pc, #484]	@ (8002a84 <PDController+0x294>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a7a      	ldr	r2, [pc, #488]	@ (8002a8c <PDController+0x29c>)
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fe f960 	bl	8000b6c <__aeabi_fsub>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b77      	ldr	r3, [pc, #476]	@ (8002a90 <PDController+0x2a0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	4610      	mov	r0, r2
 80028b8:	f7fe fa62 	bl	8000d80 <__aeabi_fmul>
 80028bc:	4603      	mov	r3, r0
 80028be:	4619      	mov	r1, r3
 80028c0:	4620      	mov	r0, r4
 80028c2:	f7fe f955 	bl	8000b70 <__addsf3>
 80028c6:	4603      	mov	r3, r0
 80028c8:	461a      	mov	r2, r3
 80028ca:	4b72      	ldr	r3, [pc, #456]	@ (8002a94 <PDController+0x2a4>)
 80028cc:	601a      	str	r2, [r3, #0]

	distance_error = goal_distance - ((getLeftEncoderCounts() + getRightEncoderCounts()) / (2 * ENC_TO_MM));
 80028ce:	4b72      	ldr	r3, [pc, #456]	@ (8002a98 <PDController+0x2a8>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fd fddc 	bl	8000490 <__aeabi_f2d>
 80028d8:	4604      	mov	r4, r0
 80028da:	460d      	mov	r5, r1
 80028dc:	f7fe fea4 	bl	8001628 <getLeftEncoderCounts>
 80028e0:	4603      	mov	r3, r0
 80028e2:	461e      	mov	r6, r3
 80028e4:	f7fe fe92 	bl	800160c <getRightEncoderCounts>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4433      	add	r3, r6
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fd fdbd 	bl	800046c <__aeabi_i2d>
 80028f2:	a359      	add	r3, pc, #356	@ (adr r3, 8002a58 <PDController+0x268>)
 80028f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f8:	f7fd ff4c 	bl	8000794 <__aeabi_ddiv>
 80028fc:	4602      	mov	r2, r0
 80028fe:	460b      	mov	r3, r1
 8002900:	4620      	mov	r0, r4
 8002902:	4629      	mov	r1, r5
 8002904:	f7fd fc64 	bl	80001d0 <__aeabi_dsub>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	4610      	mov	r0, r2
 800290e:	4619      	mov	r1, r3
 8002910:	f7fe f8d8 	bl	8000ac4 <__aeabi_d2f>
 8002914:	4603      	mov	r3, r0
 8002916:	4a61      	ldr	r2, [pc, #388]	@ (8002a9c <PDController+0x2ac>)
 8002918:	6013      	str	r3, [r2, #0]

	distance_correction = kPx * distance_error + kDx * (distance_error - old_distance_error);
 800291a:	4b61      	ldr	r3, [pc, #388]	@ (8002aa0 <PDController+0x2b0>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a5f      	ldr	r2, [pc, #380]	@ (8002a9c <PDController+0x2ac>)
 8002920:	6812      	ldr	r2, [r2, #0]
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f7fe fa2b 	bl	8000d80 <__aeabi_fmul>
 800292a:	4603      	mov	r3, r0
 800292c:	461c      	mov	r4, r3
 800292e:	4b5b      	ldr	r3, [pc, #364]	@ (8002a9c <PDController+0x2ac>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a5c      	ldr	r2, [pc, #368]	@ (8002aa4 <PDController+0x2b4>)
 8002934:	6812      	ldr	r2, [r2, #0]
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f7fe f917 	bl	8000b6c <__aeabi_fsub>
 800293e:	4603      	mov	r3, r0
 8002940:	461a      	mov	r2, r3
 8002942:	4b59      	ldr	r3, [pc, #356]	@ (8002aa8 <PDController+0x2b8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4619      	mov	r1, r3
 8002948:	4610      	mov	r0, r2
 800294a:	f7fe fa19 	bl	8000d80 <__aeabi_fmul>
 800294e:	4603      	mov	r3, r0
 8002950:	4619      	mov	r1, r3
 8002952:	4620      	mov	r0, r4
 8002954:	f7fe f90c 	bl	8000b70 <__addsf3>
 8002958:	4603      	mov	r3, r0
 800295a:	461a      	mov	r2, r3
 800295c:	4b53      	ldr	r3, [pc, #332]	@ (8002aac <PDController+0x2bc>)
 800295e:	601a      	str	r2, [r3, #0]

	if (state == FRONTING) {
 8002960:	4b3f      	ldr	r3, [pc, #252]	@ (8002a60 <PDController+0x270>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b03      	cmp	r3, #3
 8002966:	d117      	bne.n	8002998 <PDController+0x1a8>
		distance_correction = front_kPx * (goal_front_left - ir_front_left);
 8002968:	4b51      	ldr	r3, [pc, #324]	@ (8002ab0 <PDController+0x2c0>)
 800296a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800296e:	4618      	mov	r0, r3
 8002970:	f7fe f9b2 	bl	8000cd8 <__aeabi_i2f>
 8002974:	4602      	mov	r2, r0
 8002976:	4b4f      	ldr	r3, [pc, #316]	@ (8002ab4 <PDController+0x2c4>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4619      	mov	r1, r3
 800297c:	4610      	mov	r0, r2
 800297e:	f7fe f8f5 	bl	8000b6c <__aeabi_fsub>
 8002982:	4603      	mov	r3, r0
 8002984:	461a      	mov	r2, r3
 8002986:	4b4c      	ldr	r3, [pc, #304]	@ (8002ab8 <PDController+0x2c8>)
 8002988:	4619      	mov	r1, r3
 800298a:	4610      	mov	r0, r2
 800298c:	f7fe f9f8 	bl	8000d80 <__aeabi_fmul>
 8002990:	4603      	mov	r3, r0
 8002992:	461a      	mov	r2, r3
 8002994:	4b45      	ldr	r3, [pc, #276]	@ (8002aac <PDController+0x2bc>)
 8002996:	601a      	str	r2, [r3, #0]
	}

/////////////////////////////////	APPLY ACCELERATION	///////////////////////////////

	if (fabs(distance_error) > 100)
 8002998:	4b40      	ldr	r3, [pc, #256]	@ (8002a9c <PDController+0x2ac>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029a0:	4946      	ldr	r1, [pc, #280]	@ (8002abc <PDController+0x2cc>)
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe fba8 	bl	80010f8 <__aeabi_fcmpgt>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d034      	beq.n	8002a18 <PDController+0x228>
	{		// If we're going straight and not at the end, apply acceleration
		if (fabs(distance_correction - old_distance_correction) > xacceleration)
 80029ae:	4b3f      	ldr	r3, [pc, #252]	@ (8002aac <PDController+0x2bc>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a43      	ldr	r2, [pc, #268]	@ (8002ac0 <PDController+0x2d0>)
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	4611      	mov	r1, r2
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fe f8d7 	bl	8000b6c <__aeabi_fsub>
 80029be:	4603      	mov	r3, r0
 80029c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029c4:	4a3f      	ldr	r2, [pc, #252]	@ (8002ac4 <PDController+0x2d4>)
 80029c6:	4611      	mov	r1, r2
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7fe fb95 	bl	80010f8 <__aeabi_fcmpgt>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d021      	beq.n	8002a18 <PDController+0x228>
		{
			distance_correction = old_distance_correction + (xacceleration * sign(distance_correction - old_distance_correction));
 80029d4:	4b35      	ldr	r3, [pc, #212]	@ (8002aac <PDController+0x2bc>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a39      	ldr	r2, [pc, #228]	@ (8002ac0 <PDController+0x2d0>)
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	4611      	mov	r1, r2
 80029de:	4618      	mov	r0, r3
 80029e0:	f7fe f8c4 	bl	8000b6c <__aeabi_fsub>
 80029e4:	4603      	mov	r3, r0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f001 fb06 	bl	8003ff8 <sign>
 80029ec:	4603      	mov	r3, r0
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe f972 	bl	8000cd8 <__aeabi_i2f>
 80029f4:	4603      	mov	r3, r0
 80029f6:	4a33      	ldr	r2, [pc, #204]	@ (8002ac4 <PDController+0x2d4>)
 80029f8:	4611      	mov	r1, r2
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe f9c0 	bl	8000d80 <__aeabi_fmul>
 8002a00:	4603      	mov	r3, r0
 8002a02:	461a      	mov	r2, r3
 8002a04:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac0 <PDController+0x2d0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	f7fe f8b0 	bl	8000b70 <__addsf3>
 8002a10:	4603      	mov	r3, r0
 8002a12:	461a      	mov	r2, r3
 8002a14:	4b25      	ldr	r3, [pc, #148]	@ (8002aac <PDController+0x2bc>)
 8002a16:	601a      	str	r2, [r3, #0]
		}
	}

////////////////////// ROUND DISTANCE AND ANGLE CORRECTION	//////////////////////////

	if (fabs(distance_correction) > PWMMaxx)		// Upper Limit for PWM
 8002a18:	4b24      	ldr	r3, [pc, #144]	@ (8002aac <PDController+0x2bc>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a20:	4a29      	ldr	r2, [pc, #164]	@ (8002ac8 <PDController+0x2d8>)
 8002a22:	4611      	mov	r1, r2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fe fb67 	bl	80010f8 <__aeabi_fcmpgt>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d04f      	beq.n	8002ad0 <PDController+0x2e0>
		distance_correction = sign(distance_correction) * PWMMaxx;
 8002a30:	4b1e      	ldr	r3, [pc, #120]	@ (8002aac <PDController+0x2bc>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f001 fadf 	bl	8003ff8 <sign>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7fe f94b 	bl	8000cd8 <__aeabi_i2f>
 8002a42:	4603      	mov	r3, r0
 8002a44:	4a20      	ldr	r2, [pc, #128]	@ (8002ac8 <PDController+0x2d8>)
 8002a46:	4611      	mov	r1, r2
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fe f999 	bl	8000d80 <__aeabi_fmul>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	461a      	mov	r2, r3
 8002a52:	e03b      	b.n	8002acc <PDController+0x2dc>
 8002a54:	f3af 8000 	nop.w
 8002a58:	33333333 	.word	0x33333333
 8002a5c:	401b3333 	.word	0x401b3333
 8002a60:	200013d4 	.word	0x200013d4
 8002a64:	20000320 	.word	0x20000320
 8002a68:	2000032c 	.word	0x2000032c
 8002a6c:	20001350 	.word	0x20001350
 8002a70:	200013c0 	.word	0x200013c0
 8002a74:	200013d0 	.word	0x200013d0
 8002a78:	200013e8 	.word	0x200013e8
 8002a7c:	44fa0000 	.word	0x44fa0000
 8002a80:	200013e4 	.word	0x200013e4
 8002a84:	20001354 	.word	0x20001354
 8002a88:	2000000c 	.word	0x2000000c
 8002a8c:	20001358 	.word	0x20001358
 8002a90:	20000010 	.word	0x20000010
 8002a94:	20001384 	.word	0x20001384
 8002a98:	2000134c 	.word	0x2000134c
 8002a9c:	20001388 	.word	0x20001388
 8002aa0:	20000014 	.word	0x20000014
 8002aa4:	2000138c 	.word	0x2000138c
 8002aa8:	20000018 	.word	0x20000018
 8002aac:	200013b8 	.word	0x200013b8
 8002ab0:	200013c6 	.word	0x200013c6
 8002ab4:	20000324 	.word	0x20000324
 8002ab8:	3951b717 	.word	0x3951b717
 8002abc:	42c80000 	.word	0x42c80000
 8002ac0:	200013bc 	.word	0x200013bc
 8002ac4:	3a03126f 	.word	0x3a03126f
 8002ac8:	3e99999a 	.word	0x3e99999a
 8002acc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b44 <PDController+0x354>)
 8002ace:	601a      	str	r2, [r3, #0]

	if (fabs(angle_correction) > PWMMaxw)
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b48 <PDController+0x358>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ad8:	4a1c      	ldr	r2, [pc, #112]	@ (8002b4c <PDController+0x35c>)
 8002ada:	4611      	mov	r1, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fb0b 	bl	80010f8 <__aeabi_fcmpgt>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d012      	beq.n	8002b0e <PDController+0x31e>
		angle_correction = sign(angle_correction) * PWMMaxw;
 8002ae8:	4b17      	ldr	r3, [pc, #92]	@ (8002b48 <PDController+0x358>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f001 fa83 	bl	8003ff8 <sign>
 8002af2:	4603      	mov	r3, r0
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fe f8ef 	bl	8000cd8 <__aeabi_i2f>
 8002afa:	4603      	mov	r3, r0
 8002afc:	4a13      	ldr	r2, [pc, #76]	@ (8002b4c <PDController+0x35c>)
 8002afe:	4611      	mov	r1, r2
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fe f93d 	bl	8000d80 <__aeabi_fmul>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461a      	mov	r2, r3
 8002b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b48 <PDController+0x358>)
 8002b0c:	601a      	str	r2, [r3, #0]

	left_PWM_value = (distance_correction + angle_correction);
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <PDController+0x354>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a0d      	ldr	r2, [pc, #52]	@ (8002b48 <PDController+0x358>)
 8002b14:	6812      	ldr	r2, [r2, #0]
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fe f829 	bl	8000b70 <__addsf3>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	461a      	mov	r2, r3
 8002b22:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <PDController+0x360>)
 8002b24:	601a      	str	r2, [r3, #0]
	right_PWM_value = (distance_correction - angle_correction);
 8002b26:	4b07      	ldr	r3, [pc, #28]	@ (8002b44 <PDController+0x354>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a07      	ldr	r2, [pc, #28]	@ (8002b48 <PDController+0x358>)
 8002b2c:	6812      	ldr	r2, [r2, #0]
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe f81b 	bl	8000b6c <__aeabi_fsub>
 8002b36:	4603      	mov	r3, r0
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <PDController+0x364>)
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	e000      	b.n	8002b42 <PDController+0x352>
		return;
 8002b40:	bf00      	nop

}
 8002b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b44:	200013b8 	.word	0x200013b8
 8002b48:	20001384 	.word	0x20001384
 8002b4c:	3e23d70a 	.word	0x3e23d70a
 8002b50:	200013d8 	.word	0x200013d8
 8002b54:	200013dc 	.word	0x200013dc

08002b58 <updatePID>:

void updatePID() {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0

///// CALCULATE PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////

//////////////////////	CALCULATE MOTOR PWM VALUES	/////////////////////

	PDController();
 8002b5e:	f7ff fe47 	bl	80027f0 <PDController>

	if (fabs(left_PWM_value) > 0.03) {
 8002b62:	4b79      	ldr	r3, [pc, #484]	@ (8002d48 <updatePID+0x1f0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fd fc90 	bl	8000490 <__aeabi_f2d>
 8002b70:	a36f      	add	r3, pc, #444	@ (adr r3, 8002d30 <updatePID+0x1d8>)
 8002b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b76:	f7fd ff73 	bl	8000a60 <__aeabi_dcmpgt>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d01a      	beq.n	8002bb6 <updatePID+0x5e>
		left_PWM_value += sign(left_PWM_value) * PWMMin;
 8002b80:	4b71      	ldr	r3, [pc, #452]	@ (8002d48 <updatePID+0x1f0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f001 fa37 	bl	8003ff8 <sign>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fe f8a3 	bl	8000cd8 <__aeabi_i2f>
 8002b92:	4603      	mov	r3, r0
 8002b94:	4a6d      	ldr	r2, [pc, #436]	@ (8002d4c <updatePID+0x1f4>)
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fe f8f1 	bl	8000d80 <__aeabi_fmul>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	4b69      	ldr	r3, [pc, #420]	@ (8002d48 <updatePID+0x1f0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	4610      	mov	r0, r2
 8002baa:	f7fd ffe1 	bl	8000b70 <__addsf3>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	4b65      	ldr	r3, [pc, #404]	@ (8002d48 <updatePID+0x1f0>)
 8002bb4:	601a      	str	r2, [r3, #0]

	}

	if (fabs(right_PWM_value) > 0.03) {
 8002bb6:	4b66      	ldr	r3, [pc, #408]	@ (8002d50 <updatePID+0x1f8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fd fc66 	bl	8000490 <__aeabi_f2d>
 8002bc4:	a35a      	add	r3, pc, #360	@ (adr r3, 8002d30 <updatePID+0x1d8>)
 8002bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bca:	f7fd ff49 	bl	8000a60 <__aeabi_dcmpgt>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d01a      	beq.n	8002c0a <updatePID+0xb2>
		right_PWM_value += sign(right_PWM_value) * PWMMin;
 8002bd4:	4b5e      	ldr	r3, [pc, #376]	@ (8002d50 <updatePID+0x1f8>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f001 fa0d 	bl	8003ff8 <sign>
 8002bde:	4603      	mov	r3, r0
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7fe f879 	bl	8000cd8 <__aeabi_i2f>
 8002be6:	4603      	mov	r3, r0
 8002be8:	4a58      	ldr	r2, [pc, #352]	@ (8002d4c <updatePID+0x1f4>)
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fe f8c7 	bl	8000d80 <__aeabi_fmul>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4b56      	ldr	r3, [pc, #344]	@ (8002d50 <updatePID+0x1f8>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4610      	mov	r0, r2
 8002bfe:	f7fd ffb7 	bl	8000b70 <__addsf3>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461a      	mov	r2, r3
 8002c06:	4b52      	ldr	r3, [pc, #328]	@ (8002d50 <updatePID+0x1f8>)
 8002c08:	601a      	str	r2, [r3, #0]

	}

//////////////////	SET PWM VALUES AND CHECK FOR GOAL REACHED ////////////////////////

	setMotorLPWM(left_PWM_value);
 8002c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002d48 <updatePID+0x1f0>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fc5a 	bl	80024c8 <setMotorLPWM>
	setMotorRPWM(right_PWM_value);
 8002c14:	4b4e      	ldr	r3, [pc, #312]	@ (8002d50 <updatePID+0x1f8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff fc91 	bl	8002540 <setMotorRPWM>

	if((angle_error < 2.5 && angle_error > -2.5 && distance_error < 2 && distance_error > -2) || (state == FRONTING && distance_correction < 0.1 && distance_correction > -0.1))
 8002c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8002d54 <updatePID+0x1fc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	494d      	ldr	r1, [pc, #308]	@ (8002d58 <updatePID+0x200>)
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7fe fa49 	bl	80010bc <__aeabi_fcmplt>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d01c      	beq.n	8002c6a <updatePID+0x112>
 8002c30:	4b48      	ldr	r3, [pc, #288]	@ (8002d54 <updatePID+0x1fc>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4949      	ldr	r1, [pc, #292]	@ (8002d5c <updatePID+0x204>)
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fe fa5e 	bl	80010f8 <__aeabi_fcmpgt>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d013      	beq.n	8002c6a <updatePID+0x112>
 8002c42:	4b47      	ldr	r3, [pc, #284]	@ (8002d60 <updatePID+0x208>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe fa36 	bl	80010bc <__aeabi_fcmplt>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d009      	beq.n	8002c6a <updatePID+0x112>
 8002c56:	4b42      	ldr	r3, [pc, #264]	@ (8002d60 <updatePID+0x208>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fe fa4a 	bl	80010f8 <__aeabi_fcmpgt>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d11d      	bne.n	8002ca6 <updatePID+0x14e>
 8002c6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d64 <updatePID+0x20c>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	d11f      	bne.n	8002cb2 <updatePID+0x15a>
 8002c72:	4b3d      	ldr	r3, [pc, #244]	@ (8002d68 <updatePID+0x210>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fd fc0a 	bl	8000490 <__aeabi_f2d>
 8002c7c:	a32e      	add	r3, pc, #184	@ (adr r3, 8002d38 <updatePID+0x1e0>)
 8002c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c82:	f7fd fecf 	bl	8000a24 <__aeabi_dcmplt>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d012      	beq.n	8002cb2 <updatePID+0x15a>
 8002c8c:	4b36      	ldr	r3, [pc, #216]	@ (8002d68 <updatePID+0x210>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7fd fbfd 	bl	8000490 <__aeabi_f2d>
 8002c96:	a32a      	add	r3, pc, #168	@ (adr r3, 8002d40 <updatePID+0x1e8>)
 8002c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9c:	f7fd fee0 	bl	8000a60 <__aeabi_dcmpgt>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <updatePID+0x15a>
		goal_reached_timer++;					// Increments goal reached timer when errors are within a certain threshold
 8002ca6:	4b31      	ldr	r3, [pc, #196]	@ (8002d6c <updatePID+0x214>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	3301      	adds	r3, #1
 8002cac:	4a2f      	ldr	r2, [pc, #188]	@ (8002d6c <updatePID+0x214>)
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	e002      	b.n	8002cb8 <updatePID+0x160>

	else
		goal_reached_timer = 0;
 8002cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8002d6c <updatePID+0x214>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]

///////////////////// UPDATE PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////

	old_angle_error = angle_error;
 8002cb8:	4b26      	ldr	r3, [pc, #152]	@ (8002d54 <updatePID+0x1fc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2c      	ldr	r2, [pc, #176]	@ (8002d70 <updatePID+0x218>)
 8002cbe:	6013      	str	r3, [r2, #0]

	old_distance_error = distance_error;
 8002cc0:	4b27      	ldr	r3, [pc, #156]	@ (8002d60 <updatePID+0x208>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8002d74 <updatePID+0x21c>)
 8002cc6:	6013      	str	r3, [r2, #0]

	old_distance_correction = distance_correction;
 8002cc8:	4b27      	ldr	r3, [pc, #156]	@ (8002d68 <updatePID+0x210>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a2a      	ldr	r2, [pc, #168]	@ (8002d78 <updatePID+0x220>)
 8002cce:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 8002cd0:	2309      	movs	r3, #9
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	e00b      	b.n	8002cee <updatePID+0x196>
		old_angle_errors[i] = old_angle_errors[i-1];	// Adds the newest angle_error to array and shifts everything to the right
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	4a28      	ldr	r2, [pc, #160]	@ (8002d7c <updatePID+0x224>)
 8002cdc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002ce0:	4926      	ldr	r1, [pc, #152]	@ (8002d7c <updatePID+0x224>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	607b      	str	r3, [r7, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	dcf0      	bgt.n	8002cd6 <updatePID+0x17e>
	old_angle_errors[0] = angle_error;
 8002cf4:	4b17      	ldr	r3, [pc, #92]	@ (8002d54 <updatePID+0x1fc>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a20      	ldr	r2, [pc, #128]	@ (8002d7c <updatePID+0x224>)
 8002cfa:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 8002cfc:	2309      	movs	r3, #9
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	e00b      	b.n	8002d1a <updatePID+0x1c2>
		old_distance_errors[i] = old_distance_errors[i-1];	// Adds the newest distance_error to array and shifts everything right
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	3b01      	subs	r3, #1
 8002d06:	4a1e      	ldr	r2, [pc, #120]	@ (8002d80 <updatePID+0x228>)
 8002d08:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d0c:	491c      	ldr	r1, [pc, #112]	@ (8002d80 <updatePID+0x228>)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	3b01      	subs	r3, #1
 8002d18:	603b      	str	r3, [r7, #0]
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	dcf0      	bgt.n	8002d02 <updatePID+0x1aa>
	old_distance_errors[0] = distance_error;
 8002d20:	4b0f      	ldr	r3, [pc, #60]	@ (8002d60 <updatePID+0x208>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a16      	ldr	r2, [pc, #88]	@ (8002d80 <updatePID+0x228>)
 8002d26:	6013      	str	r3, [r2, #0]

}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	eb851eb8 	.word	0xeb851eb8
 8002d34:	3f9eb851 	.word	0x3f9eb851
 8002d38:	9999999a 	.word	0x9999999a
 8002d3c:	3fb99999 	.word	0x3fb99999
 8002d40:	9999999a 	.word	0x9999999a
 8002d44:	bfb99999 	.word	0xbfb99999
 8002d48:	200013d8 	.word	0x200013d8
 8002d4c:	3e6b851f 	.word	0x3e6b851f
 8002d50:	200013dc 	.word	0x200013dc
 8002d54:	20001354 	.word	0x20001354
 8002d58:	40200000 	.word	0x40200000
 8002d5c:	c0200000 	.word	0xc0200000
 8002d60:	20001388 	.word	0x20001388
 8002d64:	200013d4 	.word	0x200013d4
 8002d68:	200013b8 	.word	0x200013b8
 8002d6c:	200013e0 	.word	0x200013e0
 8002d70:	20001358 	.word	0x20001358
 8002d74:	2000138c 	.word	0x2000138c
 8002d78:	200013bc 	.word	0x200013bc
 8002d7c:	2000135c 	.word	0x2000135c
 8002d80:	20001390 	.word	0x20001390

08002d84 <PIDdone>:

int8_t PIDdone(){ // There is no bool type in C. True/False values are represented as 1 or 0.
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0

	if (goal_reached_timer >= 50)
 8002d88:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <PIDdone+0x1c>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b31      	cmp	r3, #49	@ 0x31
 8002d8e:	dd03      	ble.n	8002d98 <PIDdone+0x14>
	{
		resetPID();
 8002d90:	f000 f808 	bl	8002da4 <resetPID>
		return 1;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <PIDdone+0x16>
	}
	else
		return 0;
 8002d98:	2300      	movs	r3, #0

}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	200013e0 	.word	0x200013e0

08002da4 <resetPID>:

void resetPID() {
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0

//////////////	RESET ALL ANGLE AND DISTANCE ERRORS TO 0	////////////////
	angle_error = 0;
 8002daa:	4b23      	ldr	r3, [pc, #140]	@ (8002e38 <resetPID+0x94>)
 8002dac:	f04f 0200 	mov.w	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
	old_angle_error = 0;
 8002db2:	4b22      	ldr	r3, [pc, #136]	@ (8002e3c <resetPID+0x98>)
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
	angle_correction = 0;
 8002dba:	4b21      	ldr	r3, [pc, #132]	@ (8002e40 <resetPID+0x9c>)
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 10; i++)
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	607b      	str	r3, [r7, #4]
 8002dc6:	e008      	b.n	8002dda <resetPID+0x36>
		old_angle_errors[i] = 0;
 8002dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8002e44 <resetPID+0xa0>)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f04f 0100 	mov.w	r1, #0
 8002dd0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b09      	cmp	r3, #9
 8002dde:	ddf3      	ble.n	8002dc8 <resetPID+0x24>

	distance_error = 0;
 8002de0:	4b19      	ldr	r3, [pc, #100]	@ (8002e48 <resetPID+0xa4>)
 8002de2:	f04f 0200 	mov.w	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
	old_distance_error = 0;
 8002de8:	4b18      	ldr	r3, [pc, #96]	@ (8002e4c <resetPID+0xa8>)
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
	distance_correction = 0;
 8002df0:	4b17      	ldr	r3, [pc, #92]	@ (8002e50 <resetPID+0xac>)
 8002df2:	f04f 0200 	mov.w	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 10; i++)
 8002df8:	2300      	movs	r3, #0
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	e008      	b.n	8002e10 <resetPID+0x6c>
		old_distance_errors[i] = 0;
 8002dfe:	4a15      	ldr	r2, [pc, #84]	@ (8002e54 <resetPID+0xb0>)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	603b      	str	r3, [r7, #0]
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	2b09      	cmp	r3, #9
 8002e14:	ddf3      	ble.n	8002dfe <resetPID+0x5a>

////////////// 	RESET ALL GOALS AND ENCODER COUNTS TO 0 	///////////////////
//	goal_angle = 0;
//	gyro_angle = 0;
//	goal_distance = 0;
	goal_reached_timer = 0;
 8002e16:	4b10      	ldr	r3, [pc, #64]	@ (8002e58 <resetPID+0xb4>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]

//	resetEncoders();


	if (getLeftEncoderCounts() > 60000 || getRightEncoderCounts() > 60000) {
 8002e1c:	f7fe fc04 	bl	8001628 <getLeftEncoderCounts>
 8002e20:	f7fe fbf4 	bl	800160c <getRightEncoderCounts>
		resetEncoders();
		goal_distance = 0;
	}

	resetMotors();
 8002e24:	f7ff fbc8 	bl	80025b8 <resetMotors>
	setState(REST);
 8002e28:	2000      	movs	r0, #0
 8002e2a:	f7ff fc09 	bl	8002640 <setState>
}
 8002e2e:	bf00      	nop
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20001354 	.word	0x20001354
 8002e3c:	20001358 	.word	0x20001358
 8002e40:	20001384 	.word	0x20001384
 8002e44:	2000135c 	.word	0x2000135c
 8002e48:	20001388 	.word	0x20001388
 8002e4c:	2000138c 	.word	0x2000138c
 8002e50:	200013b8 	.word	0x200013b8
 8002e54:	20001390 	.word	0x20001390
 8002e58:	200013e0 	.word	0x200013e0

08002e5c <newCell>:
int16_t vertWall[16][17];

int16_t discovered[16][16];

struct Cell* newCell(int r, int c)           // Acts as a constructor for a cell cuz C is annoying
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
    struct Cell* p = malloc(sizeof(struct Cell));
 8002e66:	2008      	movs	r0, #8
 8002e68:	f005 f9cc 	bl	8008204 <malloc>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	60fb      	str	r3, [r7, #12]
    p->row = r;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	601a      	str	r2, [r3, #0]
    p->col = c;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
    return p;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <insertQueue>:

void insertQueue(struct Cell* input) {
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
    queue[queueEnd] = input;
 8002e90:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed0 <insertQueue+0x48>)
 8002e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e96:	4619      	mov	r1, r3
 8002e98:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed4 <insertQueue+0x4c>)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

    queueEnd++;
 8002ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed0 <insertQueue+0x48>)
 8002ea2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	b21a      	sxth	r2, r3
 8002eae:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <insertQueue+0x48>)
 8002eb0:	801a      	strh	r2, [r3, #0]

    if (queueEnd == 512) {
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <insertQueue+0x48>)
 8002eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ebc:	d102      	bne.n	8002ec4 <insertQueue+0x3c>
        queueEnd = 0;
 8002ebe:	4b04      	ldr	r3, [pc, #16]	@ (8002ed0 <insertQueue+0x48>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	801a      	strh	r2, [r3, #0]
        //reset cause circular queue
    }
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20001dfa 	.word	0x20001dfa
 8002ed4:	200015f8 	.word	0x200015f8

08002ed8 <popQueueFront>:

void popQueueFront()
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
    free(queueFront());
 8002edc:	f000 f81a 	bl	8002f14 <queueFront>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f005 f996 	bl	8008214 <free>

    queueStart++;
 8002ee8:	4b09      	ldr	r3, [pc, #36]	@ (8002f10 <popQueueFront+0x38>)
 8002eea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	b21a      	sxth	r2, r3
 8002ef6:	4b06      	ldr	r3, [pc, #24]	@ (8002f10 <popQueueFront+0x38>)
 8002ef8:	801a      	strh	r2, [r3, #0]
    if (queueStart == 512) {
 8002efa:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <popQueueFront+0x38>)
 8002efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f04:	d102      	bne.n	8002f0c <popQueueFront+0x34>
        queueStart = 0;
 8002f06:	4b02      	ldr	r3, [pc, #8]	@ (8002f10 <popQueueFront+0x38>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	801a      	strh	r2, [r3, #0]
        //reset cause circular queue
    }
}
 8002f0c:	bf00      	nop
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20001df8 	.word	0x20001df8

08002f14 <queueFront>:

struct Cell* queueFront()
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
    return queue[queueStart];
 8002f18:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <queueFront+0x1c>)
 8002f1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	4b04      	ldr	r3, [pc, #16]	@ (8002f34 <queueFront+0x20>)
 8002f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20001df8 	.word	0x20001df8
 8002f34:	200015f8 	.word	0x200015f8

08002f38 <initElements>:

void initElements()
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
    currPos = newCell(15, 0);           // Sets current position to row 15, column 0
 8002f3e:	2100      	movs	r1, #0
 8002f40:	200f      	movs	r0, #15
 8002f42:	f7ff ff8b 	bl	8002e5c <newCell>
 8002f46:	4603      	mov	r3, r0
 8002f48:	4a32      	ldr	r2, [pc, #200]	@ (8003014 <initElements+0xdc>)
 8002f4a:	6013      	str	r3, [r2, #0]
    currHead = NORTH;                    // Sets current heading to north
 8002f4c:	4b32      	ldr	r3, [pc, #200]	@ (8003018 <initElements+0xe0>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin) == GPIO_PIN_SET)	// This is not the first run and we want to load maze
 8002f52:	2104      	movs	r1, #4
 8002f54:	4831      	ldr	r0, [pc, #196]	@ (800301c <initElements+0xe4>)
 8002f56:	f002 faf9 	bl	800554c <HAL_GPIO_ReadPin>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d04f      	beq.n	8003000 <initElements+0xc8>
    {
//    	loadMaze(); TODO
    }
    else																	// We don't want to load maze from memory
    {
        for (int i = 0; i < 17; i++) {
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	e013      	b.n	8002f8e <initElements+0x56>
            for (int j = 0; j < 16; j++) {
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	e00a      	b.n	8002f82 <initElements+0x4a>
                horzWall[i][j] = 0;
 8002f6c:	492c      	ldr	r1, [pc, #176]	@ (8003020 <initElements+0xe8>)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	011a      	lsls	r2, r3, #4
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	4413      	add	r3, r2
 8002f76:	2200      	movs	r2, #0
 8002f78:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int j = 0; j < 16; j++) {
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	613b      	str	r3, [r7, #16]
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	2b0f      	cmp	r3, #15
 8002f86:	ddf1      	ble.n	8002f6c <initElements+0x34>
        for (int i = 0; i < 17; i++) {
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2b10      	cmp	r3, #16
 8002f92:	dde8      	ble.n	8002f66 <initElements+0x2e>
            }
        }
        for (int i = 0; i < 16; i++) {
 8002f94:	2300      	movs	r3, #0
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	e015      	b.n	8002fc6 <initElements+0x8e>
            for (int j = 0; j < 17; j++) {
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60bb      	str	r3, [r7, #8]
 8002f9e:	e00c      	b.n	8002fba <initElements+0x82>
                vertWall[i][j] = 0;
 8002fa0:	4920      	ldr	r1, [pc, #128]	@ (8003024 <initElements+0xec>)
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	4413      	add	r3, r2
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	4413      	add	r3, r2
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int j = 0; j < 17; j++) {
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b10      	cmp	r3, #16
 8002fbe:	ddef      	ble.n	8002fa0 <initElements+0x68>
        for (int i = 0; i < 16; i++) {
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b0f      	cmp	r3, #15
 8002fca:	dde6      	ble.n	8002f9a <initElements+0x62>
            }
        }
		for (int i = 0; i < 16; i++) {
 8002fcc:	2300      	movs	r3, #0
 8002fce:	607b      	str	r3, [r7, #4]
 8002fd0:	e013      	b.n	8002ffa <initElements+0xc2>
			for (int j = 0; j < 16; j++) {
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	603b      	str	r3, [r7, #0]
 8002fd6:	e00a      	b.n	8002fee <initElements+0xb6>
				discovered[i][j] = 0;
 8002fd8:	4913      	ldr	r1, [pc, #76]	@ (8003028 <initElements+0xf0>)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	011a      	lsls	r2, r3, #4
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			for (int j = 0; j < 16; j++) {
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	3301      	adds	r3, #1
 8002fec:	603b      	str	r3, [r7, #0]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	2b0f      	cmp	r3, #15
 8002ff2:	ddf1      	ble.n	8002fd8 <initElements+0xa0>
		for (int i = 0; i < 16; i++) {
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	607b      	str	r3, [r7, #4]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b0f      	cmp	r3, #15
 8002ffe:	dde8      	ble.n	8002fd2 <initElements+0x9a>
			}
		}
    }

    queueStart = 0;
 8003000:	4b0a      	ldr	r3, [pc, #40]	@ (800302c <initElements+0xf4>)
 8003002:	2200      	movs	r2, #0
 8003004:	801a      	strh	r2, [r3, #0]
    queueEnd = 0;
 8003006:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <initElements+0xf8>)
 8003008:	2200      	movs	r2, #0
 800300a:	801a      	strh	r2, [r3, #0]
}
 800300c:	bf00      	nop
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	200013f0 	.word	0x200013f0
 8003018:	200013f4 	.word	0x200013f4
 800301c:	40020c00 	.word	0x40020c00
 8003020:	20001dfc 	.word	0x20001dfc
 8003024:	2000201c 	.word	0x2000201c
 8003028:	2000223c 	.word	0x2000223c
 800302c:	20001df8 	.word	0x20001df8
 8003030:	20001dfa 	.word	0x20001dfa

08003034 <setWall>:

void setWall(int dir)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
    switch (dir)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b03      	cmp	r3, #3
 8003040:	d844      	bhi.n	80030cc <setWall+0x98>
 8003042:	a201      	add	r2, pc, #4	@ (adr r2, 8003048 <setWall+0x14>)
 8003044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003048:	08003059 	.word	0x08003059
 800304c:	08003073 	.word	0x08003073
 8003050:	08003093 	.word	0x08003093
 8003054:	080030af 	.word	0x080030af
    {
    case NORTH:
        horzWall[currPos->row][currPos->col] = 1;   // Sets the 2D array value to 1 to represent true (there's no bool type in C)
 8003058:	4b1f      	ldr	r3, [pc, #124]	@ (80030d8 <setWall+0xa4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	4b1e      	ldr	r3, [pc, #120]	@ (80030d8 <setWall+0xa4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	491d      	ldr	r1, [pc, #116]	@ (80030dc <setWall+0xa8>)
 8003066:	0112      	lsls	r2, r2, #4
 8003068:	4413      	add	r3, r2
 800306a:	2201      	movs	r2, #1
 800306c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 8003070:	e02c      	b.n	80030cc <setWall+0x98>
    case EAST:
        vertWall[currPos->row][currPos->col + 1] = 1;   // May need to check 2D array logic my head hurts lol
 8003072:	4b19      	ldr	r3, [pc, #100]	@ (80030d8 <setWall+0xa4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	4b17      	ldr	r3, [pc, #92]	@ (80030d8 <setWall+0xa4>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	1c59      	adds	r1, r3, #1
 8003080:	4817      	ldr	r0, [pc, #92]	@ (80030e0 <setWall+0xac>)
 8003082:	4613      	mov	r3, r2
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	4413      	add	r3, r2
 8003088:	440b      	add	r3, r1
 800308a:	2201      	movs	r2, #1
 800308c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        break;
 8003090:	e01c      	b.n	80030cc <setWall+0x98>
    case SOUTH:
        horzWall[currPos->row + 1][currPos->col] = 1;
 8003092:	4b11      	ldr	r3, [pc, #68]	@ (80030d8 <setWall+0xa4>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	4b0f      	ldr	r3, [pc, #60]	@ (80030d8 <setWall+0xa4>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	490e      	ldr	r1, [pc, #56]	@ (80030dc <setWall+0xa8>)
 80030a2:	0112      	lsls	r2, r2, #4
 80030a4:	4413      	add	r3, r2
 80030a6:	2201      	movs	r2, #1
 80030a8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 80030ac:	e00e      	b.n	80030cc <setWall+0x98>
    case WEST:
        vertWall[currPos->row][currPos->col] = 1;
 80030ae:	4b0a      	ldr	r3, [pc, #40]	@ (80030d8 <setWall+0xa4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <setWall+0xa4>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6859      	ldr	r1, [r3, #4]
 80030ba:	4809      	ldr	r0, [pc, #36]	@ (80030e0 <setWall+0xac>)
 80030bc:	4613      	mov	r3, r2
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	4413      	add	r3, r2
 80030c2:	440b      	add	r3, r1
 80030c4:	2201      	movs	r2, #1
 80030c6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        break;
 80030ca:	bf00      	nop
    }
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	200013f0 	.word	0x200013f0
 80030dc:	20001dfc 	.word	0x20001dfc
 80030e0:	2000201c 	.word	0x2000201c

080030e4 <detectWalls>:

void detectWalls()
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
    switch (currHead)
 80030e8:	4b44      	ldr	r3, [pc, #272]	@ (80031fc <detectWalls+0x118>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b03      	cmp	r3, #3
 80030ee:	d876      	bhi.n	80031de <detectWalls+0xfa>
 80030f0:	a201      	add	r2, pc, #4	@ (adr r2, 80030f8 <detectWalls+0x14>)
 80030f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f6:	bf00      	nop
 80030f8:	08003109 	.word	0x08003109
 80030fc:	0800313b 	.word	0x0800313b
 8003100:	0800316d 	.word	0x0800316d
 8003104:	0800319f 	.word	0x0800319f
    {
    case NORTH:
        if (frontWallCheck())
 8003108:	f000 ff52 	bl	8003fb0 <frontWallCheck>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d002      	beq.n	8003118 <detectWalls+0x34>
        {
            setWall(NORTH);
 8003112:	2000      	movs	r0, #0
 8003114:	f7ff ff8e 	bl	8003034 <setWall>
        }
        if (leftWallCheck())
 8003118:	f000 ff02 	bl	8003f20 <leftWallCheck>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <detectWalls+0x44>
        {
            setWall(WEST);
 8003122:	2003      	movs	r0, #3
 8003124:	f7ff ff86 	bl	8003034 <setWall>
        }
        if (rightWallCheck())
 8003128:	f000 ff1e 	bl	8003f68 <rightWallCheck>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d04e      	beq.n	80031d0 <detectWalls+0xec>
        {
            setWall(EAST);
 8003132:	2001      	movs	r0, #1
 8003134:	f7ff ff7e 	bl	8003034 <setWall>
        }
        break;
 8003138:	e04a      	b.n	80031d0 <detectWalls+0xec>
    case EAST:
        if (frontWallCheck())
 800313a:	f000 ff39 	bl	8003fb0 <frontWallCheck>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <detectWalls+0x66>
        {
            setWall(EAST);
 8003144:	2001      	movs	r0, #1
 8003146:	f7ff ff75 	bl	8003034 <setWall>
        }
        if (leftWallCheck())
 800314a:	f000 fee9 	bl	8003f20 <leftWallCheck>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d002      	beq.n	800315a <detectWalls+0x76>
        {
            setWall(NORTH);
 8003154:	2000      	movs	r0, #0
 8003156:	f7ff ff6d 	bl	8003034 <setWall>
        }
        if (rightWallCheck())
 800315a:	f000 ff05 	bl	8003f68 <rightWallCheck>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d037      	beq.n	80031d4 <detectWalls+0xf0>
        {
            setWall(SOUTH);
 8003164:	2002      	movs	r0, #2
 8003166:	f7ff ff65 	bl	8003034 <setWall>
        }
        break;
 800316a:	e033      	b.n	80031d4 <detectWalls+0xf0>
    case SOUTH:
        if (frontWallCheck())
 800316c:	f000 ff20 	bl	8003fb0 <frontWallCheck>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d002      	beq.n	800317c <detectWalls+0x98>
        {
            setWall(SOUTH);
 8003176:	2002      	movs	r0, #2
 8003178:	f7ff ff5c 	bl	8003034 <setWall>
        }
        if (leftWallCheck())
 800317c:	f000 fed0 	bl	8003f20 <leftWallCheck>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d002      	beq.n	800318c <detectWalls+0xa8>
        {
            setWall(EAST);
 8003186:	2001      	movs	r0, #1
 8003188:	f7ff ff54 	bl	8003034 <setWall>
        }
        if (rightWallCheck())
 800318c:	f000 feec 	bl	8003f68 <rightWallCheck>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d020      	beq.n	80031d8 <detectWalls+0xf4>
        {
            setWall(WEST);
 8003196:	2003      	movs	r0, #3
 8003198:	f7ff ff4c 	bl	8003034 <setWall>
        }
        break;
 800319c:	e01c      	b.n	80031d8 <detectWalls+0xf4>
    case WEST:
        if (frontWallCheck())
 800319e:	f000 ff07 	bl	8003fb0 <frontWallCheck>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <detectWalls+0xca>
        {
            setWall(WEST);
 80031a8:	2003      	movs	r0, #3
 80031aa:	f7ff ff43 	bl	8003034 <setWall>
        }
        if (leftWallCheck())
 80031ae:	f000 feb7 	bl	8003f20 <leftWallCheck>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <detectWalls+0xda>
        {
            setWall(SOUTH);
 80031b8:	2002      	movs	r0, #2
 80031ba:	f7ff ff3b 	bl	8003034 <setWall>
        }
        if (rightWallCheck())
 80031be:	f000 fed3 	bl	8003f68 <rightWallCheck>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d009      	beq.n	80031dc <detectWalls+0xf8>
        {
            setWall(NORTH);
 80031c8:	2000      	movs	r0, #0
 80031ca:	f7ff ff33 	bl	8003034 <setWall>
        }
        break;
 80031ce:	e005      	b.n	80031dc <detectWalls+0xf8>
        break;
 80031d0:	bf00      	nop
 80031d2:	e004      	b.n	80031de <detectWalls+0xfa>
        break;
 80031d4:	bf00      	nop
 80031d6:	e002      	b.n	80031de <detectWalls+0xfa>
        break;
 80031d8:	bf00      	nop
 80031da:	e000      	b.n	80031de <detectWalls+0xfa>
        break;
 80031dc:	bf00      	nop
    }

    discovered[currPos->row][currPos->col] = 1;		// Mark current cell as discovered
 80031de:	4b08      	ldr	r3, [pc, #32]	@ (8003200 <detectWalls+0x11c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <detectWalls+0x11c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	4906      	ldr	r1, [pc, #24]	@ (8003204 <detectWalls+0x120>)
 80031ec:	0112      	lsls	r2, r2, #4
 80031ee:	4413      	add	r3, r2
 80031f0:	2201      	movs	r2, #1
 80031f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	200013f4 	.word	0x200013f4
 8003200:	200013f0 	.word	0x200013f0
 8003204:	2000223c 	.word	0x2000223c

08003208 <recalculate>:

void recalculate()
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
    queueStart = 0;
 800320e:	4bab      	ldr	r3, [pc, #684]	@ (80034bc <recalculate+0x2b4>)
 8003210:	2200      	movs	r2, #0
 8003212:	801a      	strh	r2, [r3, #0]
    queueEnd = 0;
 8003214:	4baa      	ldr	r3, [pc, #680]	@ (80034c0 <recalculate+0x2b8>)
 8003216:	2200      	movs	r2, #0
 8003218:	801a      	strh	r2, [r3, #0]

    // Mark all cells as -1, meaning that they have not had their Manhattan set yet
    for (int j = 0; j < 16; j++)
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
 800321e:	e014      	b.n	800324a <recalculate+0x42>
    {
        for (int i = 0; i < 16; i++)
 8003220:	2300      	movs	r3, #0
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	e00b      	b.n	800323e <recalculate+0x36>
        {
            Manhattans[i][j] = -1;
 8003226:	49a7      	ldr	r1, [pc, #668]	@ (80034c4 <recalculate+0x2bc>)
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	011a      	lsls	r2, r3, #4
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	4413      	add	r3, r2
 8003230:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003234:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for (int i = 0; i < 16; i++)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	3301      	adds	r3, #1
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b0f      	cmp	r3, #15
 8003242:	ddf0      	ble.n	8003226 <recalculate+0x1e>
    for (int j = 0; j < 16; j++)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	3301      	adds	r3, #1
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	2b0f      	cmp	r3, #15
 800324e:	dde7      	ble.n	8003220 <recalculate+0x18>
        }
    }

    if(goToCenter)
 8003250:	4b9d      	ldr	r3, [pc, #628]	@ (80034c8 <recalculate+0x2c0>)
 8003252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d030      	beq.n	80032bc <recalculate+0xb4>
    {
        // Set middle four manhattan distances to 0, and insert all 4 into queue (set middle as destination)
       Manhattans[7][7] = 0;
 800325a:	4b9a      	ldr	r3, [pc, #616]	@ (80034c4 <recalculate+0x2bc>)
 800325c:	2200      	movs	r2, #0
 800325e:	f8a3 20ee 	strh.w	r2, [r3, #238]	@ 0xee
       Manhattans[7][8] = 0;
 8003262:	4b98      	ldr	r3, [pc, #608]	@ (80034c4 <recalculate+0x2bc>)
 8003264:	2200      	movs	r2, #0
 8003266:	f8a3 20f0 	strh.w	r2, [r3, #240]	@ 0xf0
       Manhattans[8][7] = 0;
 800326a:	4b96      	ldr	r3, [pc, #600]	@ (80034c4 <recalculate+0x2bc>)
 800326c:	2200      	movs	r2, #0
 800326e:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
       Manhattans[8][8] = 0;
 8003272:	4b94      	ldr	r3, [pc, #592]	@ (80034c4 <recalculate+0x2bc>)
 8003274:	2200      	movs	r2, #0
 8003276:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
       insertQueue(newCell(7, 7));
 800327a:	2107      	movs	r1, #7
 800327c:	2007      	movs	r0, #7
 800327e:	f7ff fded 	bl	8002e5c <newCell>
 8003282:	4603      	mov	r3, r0
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff fdff 	bl	8002e88 <insertQueue>
       insertQueue(newCell(7, 8));
 800328a:	2108      	movs	r1, #8
 800328c:	2007      	movs	r0, #7
 800328e:	f7ff fde5 	bl	8002e5c <newCell>
 8003292:	4603      	mov	r3, r0
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fdf7 	bl	8002e88 <insertQueue>
       insertQueue(newCell(8, 7));
 800329a:	2107      	movs	r1, #7
 800329c:	2008      	movs	r0, #8
 800329e:	f7ff fddd 	bl	8002e5c <newCell>
 80032a2:	4603      	mov	r3, r0
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff fdef 	bl	8002e88 <insertQueue>
       insertQueue(newCell(8, 8));
 80032aa:	2108      	movs	r1, #8
 80032ac:	2008      	movs	r0, #8
 80032ae:	f7ff fdd5 	bl	8002e5c <newCell>
 80032b2:	4603      	mov	r3, r0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff fde7 	bl	8002e88 <insertQueue>
 80032ba:	e0f1      	b.n	80034a0 <recalculate+0x298>
    }

    else
    {
        // Set starting cell to 0, insert starting cell into queue (set start as destination)
        Manhattans[15][0] = 0;
 80032bc:	4b81      	ldr	r3, [pc, #516]	@ (80034c4 <recalculate+0x2bc>)
 80032be:	2200      	movs	r2, #0
 80032c0:	f8a3 21e0 	strh.w	r2, [r3, #480]	@ 0x1e0
        insertQueue(newCell(15, 0));
 80032c4:	2100      	movs	r1, #0
 80032c6:	200f      	movs	r0, #15
 80032c8:	f7ff fdc8 	bl	8002e5c <newCell>
 80032cc:	4603      	mov	r3, r0
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fdda 	bl	8002e88 <insertQueue>
    }


    //while queue is not empty
    while (queueStart != queueEnd) {
 80032d4:	e0e4      	b.n	80034a0 <recalculate+0x298>

        struct Cell* currElement = queueFront();
 80032d6:	f7ff fe1d 	bl	8002f14 <queueFront>
 80032da:	60f8      	str	r0, [r7, #12]

        int currRow = currElement->row;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	60bb      	str	r3, [r7, #8]
        int currCol = currElement->col;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	607b      	str	r3, [r7, #4]

        // For all accessable neighbors with no set Manhattan distance, add cell to queue and set Manhattan to current Manhattan + 1

        //north wall
        if (currRow > 0 && horzWall[currRow][currCol] != 1 && Manhattans[currRow - 1][currCol] == -1) {
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	dd31      	ble.n	8003352 <recalculate+0x14a>
 80032ee:	4977      	ldr	r1, [pc, #476]	@ (80034cc <recalculate+0x2c4>)
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	011a      	lsls	r2, r3, #4
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4413      	add	r3, r2
 80032f8:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d028      	beq.n	8003352 <recalculate+0x14a>
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	3b01      	subs	r3, #1
 8003304:	496f      	ldr	r1, [pc, #444]	@ (80034c4 <recalculate+0x2bc>)
 8003306:	011a      	lsls	r2, r3, #4
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4413      	add	r3, r2
 800330c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003314:	d11d      	bne.n	8003352 <recalculate+0x14a>
            Manhattans[currRow - 1][currCol] = Manhattans[currRow][currCol] + 1;
 8003316:	496b      	ldr	r1, [pc, #428]	@ (80034c4 <recalculate+0x2bc>)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	011a      	lsls	r2, r3, #4
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4413      	add	r3, r2
 8003320:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003324:	b29b      	uxth	r3, r3
 8003326:	3301      	adds	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	3b01      	subs	r3, #1
 800332e:	b210      	sxth	r0, r2
 8003330:	4964      	ldr	r1, [pc, #400]	@ (80034c4 <recalculate+0x2bc>)
 8003332:	011a      	lsls	r2, r3, #4
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4413      	add	r3, r2
 8003338:	4602      	mov	r2, r0
 800333a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow - 1, currCol));
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	3b01      	subs	r3, #1
 8003342:	6879      	ldr	r1, [r7, #4]
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fd89 	bl	8002e5c <newCell>
 800334a:	4603      	mov	r3, r0
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff fd9b 	bl	8002e88 <insertQueue>
        }
        //east wall
        if (currCol < 15 && vertWall[currRow][currCol + 1] != 1 && Manhattans[currRow][currCol + 1] == -1) {
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b0e      	cmp	r3, #14
 8003356:	dc34      	bgt.n	80033c2 <recalculate+0x1ba>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	1c59      	adds	r1, r3, #1
 800335c:	485c      	ldr	r0, [pc, #368]	@ (80034d0 <recalculate+0x2c8>)
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	4613      	mov	r3, r2
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	4413      	add	r3, r2
 8003366:	440b      	add	r3, r1
 8003368:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d028      	beq.n	80033c2 <recalculate+0x1ba>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3301      	adds	r3, #1
 8003374:	4953      	ldr	r1, [pc, #332]	@ (80034c4 <recalculate+0x2bc>)
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	0112      	lsls	r2, r2, #4
 800337a:	4413      	add	r3, r2
 800337c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003384:	d11d      	bne.n	80033c2 <recalculate+0x1ba>
            Manhattans[currRow][currCol + 1] = Manhattans[currRow][currCol] + 1;
 8003386:	494f      	ldr	r1, [pc, #316]	@ (80034c4 <recalculate+0x2bc>)
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	011a      	lsls	r2, r3, #4
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4413      	add	r3, r2
 8003390:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003394:	b29b      	uxth	r3, r3
 8003396:	3301      	adds	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3301      	adds	r3, #1
 800339e:	b210      	sxth	r0, r2
 80033a0:	4948      	ldr	r1, [pc, #288]	@ (80034c4 <recalculate+0x2bc>)
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	0112      	lsls	r2, r2, #4
 80033a6:	4413      	add	r3, r2
 80033a8:	4602      	mov	r2, r0
 80033aa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow, currCol + 1));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3301      	adds	r3, #1
 80033b2:	4619      	mov	r1, r3
 80033b4:	68b8      	ldr	r0, [r7, #8]
 80033b6:	f7ff fd51 	bl	8002e5c <newCell>
 80033ba:	4603      	mov	r3, r0
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff fd63 	bl	8002e88 <insertQueue>
        }
        //south wall
        if (currRow < 15 && horzWall[currRow + 1][currCol] != 1 && Manhattans[currRow + 1][currCol] == -1) {
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2b0e      	cmp	r3, #14
 80033c6:	dc32      	bgt.n	800342e <recalculate+0x226>
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	3301      	adds	r3, #1
 80033cc:	493f      	ldr	r1, [pc, #252]	@ (80034cc <recalculate+0x2c4>)
 80033ce:	011a      	lsls	r2, r3, #4
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4413      	add	r3, r2
 80033d4:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d028      	beq.n	800342e <recalculate+0x226>
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	3301      	adds	r3, #1
 80033e0:	4938      	ldr	r1, [pc, #224]	@ (80034c4 <recalculate+0x2bc>)
 80033e2:	011a      	lsls	r2, r3, #4
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4413      	add	r3, r2
 80033e8:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d11d      	bne.n	800342e <recalculate+0x226>
            Manhattans[currRow + 1][currCol] = Manhattans[currRow][currCol] + 1;
 80033f2:	4934      	ldr	r1, [pc, #208]	@ (80034c4 <recalculate+0x2bc>)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	011a      	lsls	r2, r3, #4
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4413      	add	r3, r2
 80033fc:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003400:	b29b      	uxth	r3, r3
 8003402:	3301      	adds	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	3301      	adds	r3, #1
 800340a:	b210      	sxth	r0, r2
 800340c:	492d      	ldr	r1, [pc, #180]	@ (80034c4 <recalculate+0x2bc>)
 800340e:	011a      	lsls	r2, r3, #4
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	4413      	add	r3, r2
 8003414:	4602      	mov	r2, r0
 8003416:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow + 1, currCol));
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	3301      	adds	r3, #1
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff fd1b 	bl	8002e5c <newCell>
 8003426:	4603      	mov	r3, r0
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff fd2d 	bl	8002e88 <insertQueue>
        }
        //west wall
        if (currCol > 0 && vertWall[currRow][currCol] != 1 && Manhattans[currRow][currCol - 1] == -1) {
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	dd33      	ble.n	800349c <recalculate+0x294>
 8003434:	4926      	ldr	r1, [pc, #152]	@ (80034d0 <recalculate+0x2c8>)
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	4613      	mov	r3, r2
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	4413      	add	r3, r2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	4413      	add	r3, r2
 8003442:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d028      	beq.n	800349c <recalculate+0x294>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	3b01      	subs	r3, #1
 800344e:	491d      	ldr	r1, [pc, #116]	@ (80034c4 <recalculate+0x2bc>)
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	0112      	lsls	r2, r2, #4
 8003454:	4413      	add	r3, r2
 8003456:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800345a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345e:	d11d      	bne.n	800349c <recalculate+0x294>
            Manhattans[currRow][currCol - 1] = Manhattans[currRow][currCol] + 1;
 8003460:	4918      	ldr	r1, [pc, #96]	@ (80034c4 <recalculate+0x2bc>)
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	011a      	lsls	r2, r3, #4
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4413      	add	r3, r2
 800346a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800346e:	b29b      	uxth	r3, r3
 8003470:	3301      	adds	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3b01      	subs	r3, #1
 8003478:	b210      	sxth	r0, r2
 800347a:	4912      	ldr	r1, [pc, #72]	@ (80034c4 <recalculate+0x2bc>)
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	0112      	lsls	r2, r2, #4
 8003480:	4413      	add	r3, r2
 8003482:	4602      	mov	r2, r0
 8003484:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow, currCol - 1));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3b01      	subs	r3, #1
 800348c:	4619      	mov	r1, r3
 800348e:	68b8      	ldr	r0, [r7, #8]
 8003490:	f7ff fce4 	bl	8002e5c <newCell>
 8003494:	4603      	mov	r3, r0
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fcf6 	bl	8002e88 <insertQueue>
        }

        // Deletes cell from queue and frees memory
        popQueueFront();
 800349c:	f7ff fd1c 	bl	8002ed8 <popQueueFront>
    while (queueStart != queueEnd) {
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <recalculate+0x2b4>)
 80034a2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80034a6:	4b06      	ldr	r3, [pc, #24]	@ (80034c0 <recalculate+0x2b8>)
 80034a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	f47f af12 	bne.w	80032d6 <recalculate+0xce>
    }
}
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	20001df8 	.word	0x20001df8
 80034c0:	20001dfa 	.word	0x20001dfa
 80034c4:	200013f8 	.word	0x200013f8
 80034c8:	20000024 	.word	0x20000024
 80034cc:	20001dfc 	.word	0x20001dfc
 80034d0:	2000201c 	.word	0x2000201c

080034d4 <solver>:

Action solver(Algorithm alg) {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
    switch (alg)
 80034de:	79fb      	ldrb	r3, [r7, #7]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d002      	beq.n	80034ea <solver+0x16>
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d004      	beq.n	80034f2 <solver+0x1e>
 80034e8:	e007      	b.n	80034fa <solver+0x26>
    {
    case DEAD:
    	return deadReckoning();
 80034ea:	f000 f80b 	bl	8003504 <deadReckoning>
 80034ee:	4603      	mov	r3, r0
 80034f0:	e004      	b.n	80034fc <solver+0x28>
    	break;
    case FLOODFILL:
    	return floodFill();
 80034f2:	f000 f81b 	bl	800352c <floodFill>
 80034f6:	4603      	mov	r3, r0
 80034f8:	e000      	b.n	80034fc <solver+0x28>
    	break;
    default:
    	return FORWARD;
 80034fa:	2301      	movs	r3, #1
    }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <deadReckoning>:

Action deadReckoning() {       // The simple left wall following algorithm that they provided
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
	if (!frontWallCheck())
 8003508:	f000 fd52 	bl	8003fb0 <frontWallCheck>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <deadReckoning+0x12>
	{
		return FORWARD;
 8003512:	2301      	movs	r3, #1
 8003514:	e007      	b.n	8003526 <deadReckoning+0x22>
	}
	else if (!rightWallCheck())
 8003516:	f000 fd27 	bl	8003f68 <rightWallCheck>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <deadReckoning+0x20>
	{
		return RIGHT;
 8003520:	2302      	movs	r3, #2
 8003522:	e000      	b.n	8003526 <deadReckoning+0x22>
	}
	else
	{
		return LEFT;
 8003524:	2300      	movs	r3, #0
	}
}
 8003526:	4618      	mov	r0, r3
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <floodFill>:

Action floodFill() {
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
    // Initializes all the elements and calculates Manhattan distances
    if (!initialized)
 8003532:	4b9b      	ldr	r3, [pc, #620]	@ (80037a0 <floodFill+0x274>)
 8003534:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d106      	bne.n	800354a <floodFill+0x1e>
    {
        initElements();
 800353c:	f7ff fcfc 	bl	8002f38 <initElements>
        recalculate();
 8003540:	f7ff fe62 	bl	8003208 <recalculate>
        initialized = 1;
 8003544:	4b96      	ldr	r3, [pc, #600]	@ (80037a0 <floodFill+0x274>)
 8003546:	2201      	movs	r2, #1
 8003548:	801a      	strh	r2, [r3, #0]
    }

    // Lights up detected walls and adds them to the 2D wall arrays
    detectWalls();
 800354a:	f7ff fdcb 	bl	80030e4 <detectWalls>

    // Display all Manhattan distances in the API dispaly

    int row = currPos->row;
 800354e:	4b95      	ldr	r3, [pc, #596]	@ (80037a4 <floodFill+0x278>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	61bb      	str	r3, [r7, #24]
    int col = currPos->col;
 8003556:	4b93      	ldr	r3, [pc, #588]	@ (80037a4 <floodFill+0x278>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	617b      	str	r3, [r7, #20]

    // If goal has already been reached, set new destination to either middle or starting cell
    if (Manhattans[row][col] == 0)
 800355e:	4992      	ldr	r1, [pc, #584]	@ (80037a8 <floodFill+0x27c>)
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	011a      	lsls	r2, r3, #4
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	4413      	add	r3, r2
 8003568:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10f      	bne.n	8003590 <floodFill+0x64>
//		{
//			saveMaze();
//		}
//    	TODO

        if (goToCenter)
 8003570:	4b8e      	ldr	r3, [pc, #568]	@ (80037ac <floodFill+0x280>)
 8003572:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <floodFill+0x56>
            goToCenter = 0; // Destination is now Starting Cell
 800357a:	4b8c      	ldr	r3, [pc, #560]	@ (80037ac <floodFill+0x280>)
 800357c:	2200      	movs	r2, #0
 800357e:	801a      	strh	r2, [r3, #0]
 8003580:	e002      	b.n	8003588 <floodFill+0x5c>
        else
            goToCenter = 1; // Destination is now middle four
 8003582:	4b8a      	ldr	r3, [pc, #552]	@ (80037ac <floodFill+0x280>)
 8003584:	2201      	movs	r2, #1
 8003586:	801a      	strh	r2, [r3, #0]

        recalculate();
 8003588:	f7ff fe3e 	bl	8003208 <recalculate>
        return IDLE;
 800358c:	2303      	movs	r3, #3
 800358e:	e11c      	b.n	80037ca <floodFill+0x29e>
    }

    int northBlocked = horzWall[row][col];
 8003590:	4987      	ldr	r1, [pc, #540]	@ (80037b0 <floodFill+0x284>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	011a      	lsls	r2, r3, #4
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	4413      	add	r3, r2
 800359a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800359e:	613b      	str	r3, [r7, #16]
    int eastBlocked = vertWall[row][col + 1];
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	1c59      	adds	r1, r3, #1
 80035a4:	4883      	ldr	r0, [pc, #524]	@ (80037b4 <floodFill+0x288>)
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4613      	mov	r3, r2
 80035aa:	011b      	lsls	r3, r3, #4
 80035ac:	4413      	add	r3, r2
 80035ae:	440b      	add	r3, r1
 80035b0:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 80035b4:	60fb      	str	r3, [r7, #12]
    int southBlocked = horzWall[row + 1][col];
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	3301      	adds	r3, #1
 80035ba:	497d      	ldr	r1, [pc, #500]	@ (80037b0 <floodFill+0x284>)
 80035bc:	011a      	lsls	r2, r3, #4
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	4413      	add	r3, r2
 80035c2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80035c6:	60bb      	str	r3, [r7, #8]
    int westBlocked = vertWall[row][col];
 80035c8:	497a      	ldr	r1, [pc, #488]	@ (80037b4 <floodFill+0x288>)
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4613      	mov	r3, r2
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	4413      	add	r3, r2
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	4413      	add	r3, r2
 80035d6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80035da:	607b      	str	r3, [r7, #4]

    // Find next heading
    int nextHead = -1;
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295
 80035e0:	61fb      	str	r3, [r7, #28]

    if (row != 0 && Manhattans[row - 1][col] < Manhattans[row][col] && !northBlocked)
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d016      	beq.n	8003616 <floodFill+0xea>
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	496e      	ldr	r1, [pc, #440]	@ (80037a8 <floodFill+0x27c>)
 80035ee:	011a      	lsls	r2, r3, #4
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	4413      	add	r3, r2
 80035f4:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 80035f8:	486b      	ldr	r0, [pc, #428]	@ (80037a8 <floodFill+0x27c>)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	0119      	lsls	r1, r3, #4
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	440b      	add	r3, r1
 8003602:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003606:	429a      	cmp	r2, r3
 8003608:	da05      	bge.n	8003616 <floodFill+0xea>
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d102      	bne.n	8003616 <floodFill+0xea>
        nextHead = NORTH;
 8003610:	2300      	movs	r3, #0
 8003612:	61fb      	str	r3, [r7, #28]
 8003614:	e04c      	b.n	80036b0 <floodFill+0x184>
    else if (col != 15 && Manhattans[row][col + 1] < Manhattans[row][col] && !eastBlocked)
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	2b0f      	cmp	r3, #15
 800361a:	d016      	beq.n	800364a <floodFill+0x11e>
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	3301      	adds	r3, #1
 8003620:	4961      	ldr	r1, [pc, #388]	@ (80037a8 <floodFill+0x27c>)
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	0112      	lsls	r2, r2, #4
 8003626:	4413      	add	r3, r2
 8003628:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 800362c:	485e      	ldr	r0, [pc, #376]	@ (80037a8 <floodFill+0x27c>)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	0119      	lsls	r1, r3, #4
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	440b      	add	r3, r1
 8003636:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 800363a:	429a      	cmp	r2, r3
 800363c:	da05      	bge.n	800364a <floodFill+0x11e>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d102      	bne.n	800364a <floodFill+0x11e>
        nextHead = EAST;
 8003644:	2301      	movs	r3, #1
 8003646:	61fb      	str	r3, [r7, #28]
 8003648:	e032      	b.n	80036b0 <floodFill+0x184>
    else if (row != 15 && Manhattans[row + 1][col] < Manhattans[row][col] && !southBlocked)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	2b0f      	cmp	r3, #15
 800364e:	d016      	beq.n	800367e <floodFill+0x152>
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	3301      	adds	r3, #1
 8003654:	4954      	ldr	r1, [pc, #336]	@ (80037a8 <floodFill+0x27c>)
 8003656:	011a      	lsls	r2, r3, #4
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	4413      	add	r3, r2
 800365c:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003660:	4851      	ldr	r0, [pc, #324]	@ (80037a8 <floodFill+0x27c>)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	0119      	lsls	r1, r3, #4
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	440b      	add	r3, r1
 800366a:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 800366e:	429a      	cmp	r2, r3
 8003670:	da05      	bge.n	800367e <floodFill+0x152>
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d102      	bne.n	800367e <floodFill+0x152>
        nextHead = SOUTH;
 8003678:	2302      	movs	r3, #2
 800367a:	61fb      	str	r3, [r7, #28]
 800367c:	e018      	b.n	80036b0 <floodFill+0x184>
    else if (col != 0 && Manhattans[row][col - 1] < Manhattans[row][col] && !westBlocked)
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d015      	beq.n	80036b0 <floodFill+0x184>
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	3b01      	subs	r3, #1
 8003688:	4947      	ldr	r1, [pc, #284]	@ (80037a8 <floodFill+0x27c>)
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	0112      	lsls	r2, r2, #4
 800368e:	4413      	add	r3, r2
 8003690:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003694:	4844      	ldr	r0, [pc, #272]	@ (80037a8 <floodFill+0x27c>)
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	0119      	lsls	r1, r3, #4
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	440b      	add	r3, r1
 800369e:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	da04      	bge.n	80036b0 <floodFill+0x184>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d101      	bne.n	80036b0 <floodFill+0x184>
        nextHead = WEST;
 80036ac:	2303      	movs	r3, #3
 80036ae:	61fb      	str	r3, [r7, #28]

    // If no path available, then recalculta
    if (nextHead == -1)
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b6:	d103      	bne.n	80036c0 <floodFill+0x194>
    {
        recalculate();
 80036b8:	f7ff fda6 	bl	8003208 <recalculate>
        return IDLE;
 80036bc:	2303      	movs	r3, #3
 80036be:	e084      	b.n	80037ca <floodFill+0x29e>
    }

    // If next heading is in same direction, move forward
    if (nextHead == currHead)
 80036c0:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <floodFill+0x28c>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	461a      	mov	r2, r3
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d129      	bne.n	8003720 <floodFill+0x1f4>
    {
        switch (currHead)
 80036cc:	4b3a      	ldr	r3, [pc, #232]	@ (80037b8 <floodFill+0x28c>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	d823      	bhi.n	800371c <floodFill+0x1f0>
 80036d4:	a201      	add	r2, pc, #4	@ (adr r2, 80036dc <floodFill+0x1b0>)
 80036d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036da:	bf00      	nop
 80036dc:	080036ed 	.word	0x080036ed
 80036e0:	080036f9 	.word	0x080036f9
 80036e4:	08003705 	.word	0x08003705
 80036e8:	08003711 	.word	0x08003711
        {
        case NORTH:
            currPos->row--;
 80036ec:	4b2d      	ldr	r3, [pc, #180]	@ (80037a4 <floodFill+0x278>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	3a01      	subs	r2, #1
 80036f4:	601a      	str	r2, [r3, #0]
            break;
 80036f6:	e011      	b.n	800371c <floodFill+0x1f0>
        case EAST:
            currPos->col++;
 80036f8:	4b2a      	ldr	r3, [pc, #168]	@ (80037a4 <floodFill+0x278>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	3201      	adds	r2, #1
 8003700:	605a      	str	r2, [r3, #4]
            break;
 8003702:	e00b      	b.n	800371c <floodFill+0x1f0>
        case SOUTH:
            currPos->row++;
 8003704:	4b27      	ldr	r3, [pc, #156]	@ (80037a4 <floodFill+0x278>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	3201      	adds	r2, #1
 800370c:	601a      	str	r2, [r3, #0]
            break;
 800370e:	e005      	b.n	800371c <floodFill+0x1f0>
        case WEST:
            currPos->col--;
 8003710:	4b24      	ldr	r3, [pc, #144]	@ (80037a4 <floodFill+0x278>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	3a01      	subs	r2, #1
 8003718:	605a      	str	r2, [r3, #4]
            break;
 800371a:	bf00      	nop
        }
        return FORWARD;
 800371c:	2301      	movs	r3, #1
 800371e:	e054      	b.n	80037ca <floodFill+0x29e>
    }

    // If next heading is in opposite direction, turn right
    if ((nextHead - currHead) % 2 == 0)
 8003720:	4b25      	ldr	r3, [pc, #148]	@ (80037b8 <floodFill+0x28c>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	461a      	mov	r2, r3
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10f      	bne.n	8003752 <floodFill+0x226>
    {
        if (currHead == WEST)
 8003732:	4b21      	ldr	r3, [pc, #132]	@ (80037b8 <floodFill+0x28c>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b03      	cmp	r3, #3
 8003738:	d103      	bne.n	8003742 <floodFill+0x216>
            currHead = NORTH;
 800373a:	4b1f      	ldr	r3, [pc, #124]	@ (80037b8 <floodFill+0x28c>)
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	e005      	b.n	800374e <floodFill+0x222>
        else
            currHead++;
 8003742:	4b1d      	ldr	r3, [pc, #116]	@ (80037b8 <floodFill+0x28c>)
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	3301      	adds	r3, #1
 8003748:	b2da      	uxtb	r2, r3
 800374a:	4b1b      	ldr	r3, [pc, #108]	@ (80037b8 <floodFill+0x28c>)
 800374c:	701a      	strb	r2, [r3, #0]
        return RIGHT;
 800374e:	2302      	movs	r3, #2
 8003750:	e03b      	b.n	80037ca <floodFill+0x29e>
    }

    // If next heading is right, turn right
    if ((nextHead - currHead) == 1 || nextHead - currHead == -3)
 8003752:	4b19      	ldr	r3, [pc, #100]	@ (80037b8 <floodFill+0x28c>)
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	461a      	mov	r2, r3
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	1a9b      	subs	r3, r3, r2
 800375c:	2b01      	cmp	r3, #1
 800375e:	d007      	beq.n	8003770 <floodFill+0x244>
 8003760:	4b15      	ldr	r3, [pc, #84]	@ (80037b8 <floodFill+0x28c>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	461a      	mov	r2, r3
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	1a9b      	subs	r3, r3, r2
 800376a:	f113 0f03 	cmn.w	r3, #3
 800376e:	d10f      	bne.n	8003790 <floodFill+0x264>
    {
        if (currHead == WEST)
 8003770:	4b11      	ldr	r3, [pc, #68]	@ (80037b8 <floodFill+0x28c>)
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	2b03      	cmp	r3, #3
 8003776:	d103      	bne.n	8003780 <floodFill+0x254>
            currHead = NORTH;
 8003778:	4b0f      	ldr	r3, [pc, #60]	@ (80037b8 <floodFill+0x28c>)
 800377a:	2200      	movs	r2, #0
 800377c:	701a      	strb	r2, [r3, #0]
 800377e:	e005      	b.n	800378c <floodFill+0x260>
        else
            currHead++;
 8003780:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <floodFill+0x28c>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	3301      	adds	r3, #1
 8003786:	b2da      	uxtb	r2, r3
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <floodFill+0x28c>)
 800378a:	701a      	strb	r2, [r3, #0]
        return RIGHT;
 800378c:	2302      	movs	r3, #2
 800378e:	e01c      	b.n	80037ca <floodFill+0x29e>
    }

    // else, turn left
    if (currHead == NORTH)
 8003790:	4b09      	ldr	r3, [pc, #36]	@ (80037b8 <floodFill+0x28c>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d111      	bne.n	80037bc <floodFill+0x290>
        currHead = WEST;
 8003798:	4b07      	ldr	r3, [pc, #28]	@ (80037b8 <floodFill+0x28c>)
 800379a:	2203      	movs	r2, #3
 800379c:	701a      	strb	r2, [r3, #0]
 800379e:	e013      	b.n	80037c8 <floodFill+0x29c>
 80037a0:	200013ec 	.word	0x200013ec
 80037a4:	200013f0 	.word	0x200013f0
 80037a8:	200013f8 	.word	0x200013f8
 80037ac:	20000024 	.word	0x20000024
 80037b0:	20001dfc 	.word	0x20001dfc
 80037b4:	2000201c 	.word	0x2000201c
 80037b8:	200013f4 	.word	0x200013f4
    else
        currHead--;
 80037bc:	4b05      	ldr	r3, [pc, #20]	@ (80037d4 <floodFill+0x2a8>)
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	4b03      	ldr	r3, [pc, #12]	@ (80037d4 <floodFill+0x2a8>)
 80037c6:	701a      	strb	r2, [r3, #0]
    return LEFT;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3720      	adds	r7, #32
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	200013f4 	.word	0x200013f4

080037d8 <foresight>:

int foresight() {
 80037d8:	b480      	push	{r7}
 80037da:	b089      	sub	sp, #36	@ 0x24
 80037dc:	af00      	add	r7, sp, #0
	int row = currPos->row;
 80037de:	4b70      	ldr	r3, [pc, #448]	@ (80039a0 <foresight+0x1c8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	61fb      	str	r3, [r7, #28]
	int col = currPos->col;
 80037e6:	4b6e      	ldr	r3, [pc, #440]	@ (80039a0 <foresight+0x1c8>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	61bb      	str	r3, [r7, #24]

	int extra_moves = 0;
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]

	while(discovered[row][col] != 0)
 80037f2:	e0c3      	b.n	800397c <foresight+0x1a4>
	{
	    int northBlocked = horzWall[row][col];
 80037f4:	496b      	ldr	r1, [pc, #428]	@ (80039a4 <foresight+0x1cc>)
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	011a      	lsls	r2, r3, #4
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	4413      	add	r3, r2
 80037fe:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003802:	60fb      	str	r3, [r7, #12]
	    int eastBlocked = vertWall[row][col + 1];
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	1c59      	adds	r1, r3, #1
 8003808:	4867      	ldr	r0, [pc, #412]	@ (80039a8 <foresight+0x1d0>)
 800380a:	69fa      	ldr	r2, [r7, #28]
 800380c:	4613      	mov	r3, r2
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	4413      	add	r3, r2
 8003812:	440b      	add	r3, r1
 8003814:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003818:	60bb      	str	r3, [r7, #8]
	    int southBlocked = horzWall[row + 1][col];
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3301      	adds	r3, #1
 800381e:	4961      	ldr	r1, [pc, #388]	@ (80039a4 <foresight+0x1cc>)
 8003820:	011a      	lsls	r2, r3, #4
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	4413      	add	r3, r2
 8003826:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800382a:	607b      	str	r3, [r7, #4]
	    int westBlocked = vertWall[row][col];
 800382c:	495e      	ldr	r1, [pc, #376]	@ (80039a8 <foresight+0x1d0>)
 800382e:	69fa      	ldr	r2, [r7, #28]
 8003830:	4613      	mov	r3, r2
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	4413      	add	r3, r2
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4413      	add	r3, r2
 800383a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800383e:	603b      	str	r3, [r7, #0]

	    // Find next heading
	    int nextHead = -1;
 8003840:	f04f 33ff 	mov.w	r3, #4294967295
 8003844:	613b      	str	r3, [r7, #16]

	    if (row != 0 && Manhattans[row - 1][col] < Manhattans[row][col] && !northBlocked)
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d016      	beq.n	800387a <foresight+0xa2>
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	3b01      	subs	r3, #1
 8003850:	4956      	ldr	r1, [pc, #344]	@ (80039ac <foresight+0x1d4>)
 8003852:	011a      	lsls	r2, r3, #4
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	4413      	add	r3, r2
 8003858:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 800385c:	4853      	ldr	r0, [pc, #332]	@ (80039ac <foresight+0x1d4>)
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	0119      	lsls	r1, r3, #4
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	440b      	add	r3, r1
 8003866:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 800386a:	429a      	cmp	r2, r3
 800386c:	da05      	bge.n	800387a <foresight+0xa2>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d102      	bne.n	800387a <foresight+0xa2>
	        nextHead = NORTH;
 8003874:	2300      	movs	r3, #0
 8003876:	613b      	str	r3, [r7, #16]
 8003878:	e04c      	b.n	8003914 <foresight+0x13c>
	    else if (col != 15 && Manhattans[row][col + 1] < Manhattans[row][col] && !eastBlocked)
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	2b0f      	cmp	r3, #15
 800387e:	d016      	beq.n	80038ae <foresight+0xd6>
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	3301      	adds	r3, #1
 8003884:	4949      	ldr	r1, [pc, #292]	@ (80039ac <foresight+0x1d4>)
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	0112      	lsls	r2, r2, #4
 800388a:	4413      	add	r3, r2
 800388c:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003890:	4846      	ldr	r0, [pc, #280]	@ (80039ac <foresight+0x1d4>)
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	0119      	lsls	r1, r3, #4
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	440b      	add	r3, r1
 800389a:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 800389e:	429a      	cmp	r2, r3
 80038a0:	da05      	bge.n	80038ae <foresight+0xd6>
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d102      	bne.n	80038ae <foresight+0xd6>
	        nextHead = EAST;
 80038a8:	2301      	movs	r3, #1
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	e032      	b.n	8003914 <foresight+0x13c>
	    else if (row != 15 && Manhattans[row + 1][col] < Manhattans[row][col] && !southBlocked)
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	2b0f      	cmp	r3, #15
 80038b2:	d016      	beq.n	80038e2 <foresight+0x10a>
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	3301      	adds	r3, #1
 80038b8:	493c      	ldr	r1, [pc, #240]	@ (80039ac <foresight+0x1d4>)
 80038ba:	011a      	lsls	r2, r3, #4
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	4413      	add	r3, r2
 80038c0:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 80038c4:	4839      	ldr	r0, [pc, #228]	@ (80039ac <foresight+0x1d4>)
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	0119      	lsls	r1, r3, #4
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	440b      	add	r3, r1
 80038ce:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	da05      	bge.n	80038e2 <foresight+0x10a>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d102      	bne.n	80038e2 <foresight+0x10a>
	        nextHead = SOUTH;
 80038dc:	2302      	movs	r3, #2
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	e018      	b.n	8003914 <foresight+0x13c>
	    else if (col != 0 && Manhattans[row][col - 1] < Manhattans[row][col] && !westBlocked)
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d015      	beq.n	8003914 <foresight+0x13c>
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	492f      	ldr	r1, [pc, #188]	@ (80039ac <foresight+0x1d4>)
 80038ee:	69fa      	ldr	r2, [r7, #28]
 80038f0:	0112      	lsls	r2, r2, #4
 80038f2:	4413      	add	r3, r2
 80038f4:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 80038f8:	482c      	ldr	r0, [pc, #176]	@ (80039ac <foresight+0x1d4>)
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	0119      	lsls	r1, r3, #4
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	440b      	add	r3, r1
 8003902:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003906:	429a      	cmp	r2, r3
 8003908:	da04      	bge.n	8003914 <foresight+0x13c>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <foresight+0x13c>
	        nextHead = WEST;
 8003910:	2303      	movs	r3, #3
 8003912:	613b      	str	r3, [r7, #16]

	    if (nextHead != currHead)
 8003914:	4b26      	ldr	r3, [pc, #152]	@ (80039b0 <foresight+0x1d8>)
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	461a      	mov	r2, r3
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	4293      	cmp	r3, r2
 800391e:	d138      	bne.n	8003992 <foresight+0x1ba>
	    	break;

	    extra_moves++;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	3301      	adds	r3, #1
 8003924:	617b      	str	r3, [r7, #20]

		switch (currHead)
 8003926:	4b22      	ldr	r3, [pc, #136]	@ (80039b0 <foresight+0x1d8>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b03      	cmp	r3, #3
 800392c:	d81a      	bhi.n	8003964 <foresight+0x18c>
 800392e:	a201      	add	r2, pc, #4	@ (adr r2, 8003934 <foresight+0x15c>)
 8003930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003934:	08003945 	.word	0x08003945
 8003938:	0800394d 	.word	0x0800394d
 800393c:	08003955 	.word	0x08003955
 8003940:	0800395d 	.word	0x0800395d
		{
			case NORTH:
				row--;
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	3b01      	subs	r3, #1
 8003948:	61fb      	str	r3, [r7, #28]
				break;
 800394a:	e00b      	b.n	8003964 <foresight+0x18c>
			case EAST:
				col++;
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	3301      	adds	r3, #1
 8003950:	61bb      	str	r3, [r7, #24]
				break;
 8003952:	e007      	b.n	8003964 <foresight+0x18c>
			case SOUTH:
				row++;
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	3301      	adds	r3, #1
 8003958:	61fb      	str	r3, [r7, #28]
				break;
 800395a:	e003      	b.n	8003964 <foresight+0x18c>
			case WEST:
				col--;
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	3b01      	subs	r3, #1
 8003960:	61bb      	str	r3, [r7, #24]
				break;
 8003962:	bf00      	nop
		}
		if (row < 0 || row > 15 || col < 0 || col > 15)
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	2b00      	cmp	r3, #0
 8003968:	db14      	blt.n	8003994 <foresight+0x1bc>
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	2b0f      	cmp	r3, #15
 800396e:	dc11      	bgt.n	8003994 <foresight+0x1bc>
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	2b00      	cmp	r3, #0
 8003974:	db0e      	blt.n	8003994 <foresight+0x1bc>
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	2b0f      	cmp	r3, #15
 800397a:	dc0b      	bgt.n	8003994 <foresight+0x1bc>
	while(discovered[row][col] != 0)
 800397c:	490d      	ldr	r1, [pc, #52]	@ (80039b4 <foresight+0x1dc>)
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	011a      	lsls	r2, r3, #4
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	4413      	add	r3, r2
 8003986:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800398a:	2b00      	cmp	r3, #0
 800398c:	f47f af32 	bne.w	80037f4 <foresight+0x1c>
 8003990:	e000      	b.n	8003994 <foresight+0x1bc>
	    	break;
 8003992:	bf00      	nop
			break;
	}

	return extra_moves;
 8003994:	697b      	ldr	r3, [r7, #20]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3724      	adds	r7, #36	@ 0x24
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr
 80039a0:	200013f0 	.word	0x200013f0
 80039a4:	20001dfc 	.word	0x20001dfc
 80039a8:	2000201c 	.word	0x2000201c
 80039ac:	200013f8 	.word	0x200013f8
 80039b0:	200013f4 	.word	0x200013f4
 80039b4:	2000223c 	.word	0x2000223c

080039b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
 80039c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a00 <HAL_MspInit+0x48>)
 80039c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003a00 <HAL_MspInit+0x48>)
 80039c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80039ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003a00 <HAL_MspInit+0x48>)
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039d6:	607b      	str	r3, [r7, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039da:	2300      	movs	r3, #0
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	4b08      	ldr	r3, [pc, #32]	@ (8003a00 <HAL_MspInit+0x48>)
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	4a07      	ldr	r2, [pc, #28]	@ (8003a00 <HAL_MspInit+0x48>)
 80039e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80039ea:	4b05      	ldr	r3, [pc, #20]	@ (8003a00 <HAL_MspInit+0x48>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039f6:	bf00      	nop
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bc80      	pop	{r7}
 80039fe:	4770      	bx	lr
 8003a00:	40023800 	.word	0x40023800

08003a04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08a      	sub	sp, #40	@ 0x28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a0c:	f107 0314 	add.w	r3, r7, #20
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	605a      	str	r2, [r3, #4]
 8003a16:	609a      	str	r2, [r3, #8]
 8003a18:	60da      	str	r2, [r3, #12]
 8003a1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a3c      	ldr	r2, [pc, #240]	@ (8003b14 <HAL_ADC_MspInit+0x110>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d171      	bne.n	8003b0a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2e:	4a3a      	ldr	r2, [pc, #232]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a34:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a36:	4b38      	ldr	r3, [pc, #224]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a3e:	613b      	str	r3, [r7, #16]
 8003a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	4b34      	ldr	r3, [pc, #208]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4a:	4a33      	ldr	r2, [pc, #204]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a4c:	f043 0304 	orr.w	r3, r3, #4
 8003a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a52:	4b31      	ldr	r3, [pc, #196]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]
 8003a62:	4b2d      	ldr	r3, [pc, #180]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a66:	4a2c      	ldr	r2, [pc, #176]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003b18 <HAL_ADC_MspInit+0x114>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	60bb      	str	r3, [r7, #8]
 8003a78:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ForwardRightReceiver_Pin|RightReceiver_Pin;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a86:	f107 0314 	add.w	r3, r7, #20
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4823      	ldr	r0, [pc, #140]	@ (8003b1c <HAL_ADC_MspInit+0x118>)
 8003a8e:	f001 fbbf 	bl	8005210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LeftReceiver_Pin|ForwardLeftReceiver_Pin;
 8003a92:	2360      	movs	r3, #96	@ 0x60
 8003a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a96:	2303      	movs	r3, #3
 8003a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a9e:	f107 0314 	add.w	r3, r7, #20
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	481e      	ldr	r0, [pc, #120]	@ (8003b20 <HAL_ADC_MspInit+0x11c>)
 8003aa6:	f001 fbb3 	bl	8005210 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003aaa:	4b1e      	ldr	r3, [pc, #120]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003aac:	4a1e      	ldr	r2, [pc, #120]	@ (8003b28 <HAL_ADC_MspInit+0x124>)
 8003aae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ab6:	4b1b      	ldr	r3, [pc, #108]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003abc:	4b19      	ldr	r3, [pc, #100]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003ac2:	4b18      	ldr	r3, [pc, #96]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003ac4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ac8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003aca:	4b16      	ldr	r3, [pc, #88]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003acc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ad0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ad2:	4b14      	ldr	r3, [pc, #80]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003ad4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ad8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003ada:	4b12      	ldr	r3, [pc, #72]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003adc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ae0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003ae2:	4b10      	ldr	r3, [pc, #64]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003aee:	480d      	ldr	r0, [pc, #52]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003af0:	f001 f822 	bl	8004b38 <HAL_DMA_Init>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8003afa:	f7fe fcad 	bl	8002458 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a08      	ldr	r2, [pc, #32]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003b02:	639a      	str	r2, [r3, #56]	@ 0x38
 8003b04:	4a07      	ldr	r2, [pc, #28]	@ (8003b24 <HAL_ADC_MspInit+0x120>)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003b0a:	bf00      	nop
 8003b0c:	3728      	adds	r7, #40	@ 0x28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	40012000 	.word	0x40012000
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	40020800 	.word	0x40020800
 8003b20:	40020000 	.word	0x40020000
 8003b24:	200000f8 	.word	0x200000f8
 8003b28:	40026410 	.word	0x40026410

08003b2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08a      	sub	sp, #40	@ 0x28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b34:	f107 0314 	add.w	r3, r7, #20
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	605a      	str	r2, [r3, #4]
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	60da      	str	r2, [r3, #12]
 8003b42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a19      	ldr	r2, [pc, #100]	@ (8003bb0 <HAL_I2C_MspInit+0x84>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d12b      	bne.n	8003ba6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	613b      	str	r3, [r7, #16]
 8003b52:	4b18      	ldr	r3, [pc, #96]	@ (8003bb4 <HAL_I2C_MspInit+0x88>)
 8003b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b56:	4a17      	ldr	r2, [pc, #92]	@ (8003bb4 <HAL_I2C_MspInit+0x88>)
 8003b58:	f043 0302 	orr.w	r3, r3, #2
 8003b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b5e:	4b15      	ldr	r3, [pc, #84]	@ (8003bb4 <HAL_I2C_MspInit+0x88>)
 8003b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	613b      	str	r3, [r7, #16]
 8003b68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b6a:	23c0      	movs	r3, #192	@ 0xc0
 8003b6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b6e:	2312      	movs	r3, #18
 8003b70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b76:	2303      	movs	r3, #3
 8003b78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b7a:	2304      	movs	r3, #4
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b7e:	f107 0314 	add.w	r3, r7, #20
 8003b82:	4619      	mov	r1, r3
 8003b84:	480c      	ldr	r0, [pc, #48]	@ (8003bb8 <HAL_I2C_MspInit+0x8c>)
 8003b86:	f001 fb43 	bl	8005210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <HAL_I2C_MspInit+0x88>)
 8003b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b92:	4a08      	ldr	r2, [pc, #32]	@ (8003bb4 <HAL_I2C_MspInit+0x88>)
 8003b94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b9a:	4b06      	ldr	r3, [pc, #24]	@ (8003bb4 <HAL_I2C_MspInit+0x88>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003ba6:	bf00      	nop
 8003ba8:	3728      	adds	r7, #40	@ 0x28
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40005400 	.word	0x40005400
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	40020400 	.word	0x40020400

08003bbc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8003c04 <HAL_TIM_PWM_MspInit+0x48>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d115      	bne.n	8003bfa <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60fb      	str	r3, [r7, #12]
 8003bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003c08 <HAL_TIM_PWM_MspInit+0x4c>)
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8003c08 <HAL_TIM_PWM_MspInit+0x4c>)
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bde:	4b0a      	ldr	r3, [pc, #40]	@ (8003c08 <HAL_TIM_PWM_MspInit+0x4c>)
 8003be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	60fb      	str	r3, [r7, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003bea:	2200      	movs	r2, #0
 8003bec:	2100      	movs	r1, #0
 8003bee:	2019      	movs	r0, #25
 8003bf0:	f000 ff6b 	bl	8004aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003bf4:	2019      	movs	r0, #25
 8003bf6:	f000 ff84 	bl	8004b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003bfa:	bf00      	nop
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40010000 	.word	0x40010000
 8003c08:	40023800 	.word	0x40023800

08003c0c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b08c      	sub	sp, #48	@ 0x30
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c14:	f107 031c 	add.w	r3, r7, #28
 8003c18:	2200      	movs	r2, #0
 8003c1a:	601a      	str	r2, [r3, #0]
 8003c1c:	605a      	str	r2, [r3, #4]
 8003c1e:	609a      	str	r2, [r3, #8]
 8003c20:	60da      	str	r2, [r3, #12]
 8003c22:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a32      	ldr	r2, [pc, #200]	@ (8003cf4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d12c      	bne.n	8003c88 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61bb      	str	r3, [r7, #24]
 8003c32:	4b31      	ldr	r3, [pc, #196]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c36:	4a30      	ldr	r2, [pc, #192]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c38:	f043 0302 	orr.w	r3, r3, #2
 8003c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	61bb      	str	r3, [r7, #24]
 8003c48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c52:	4a29      	ldr	r2, [pc, #164]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c54:	f043 0302 	orr.w	r3, r3, #2
 8003c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c5a:	4b27      	ldr	r3, [pc, #156]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 8003c66:	2330      	movs	r3, #48	@ 0x30
 8003c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c72:	2300      	movs	r3, #0
 8003c74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c76:	2302      	movs	r3, #2
 8003c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c7a:	f107 031c 	add.w	r3, r7, #28
 8003c7e:	4619      	mov	r1, r3
 8003c80:	481e      	ldr	r0, [pc, #120]	@ (8003cfc <HAL_TIM_Encoder_MspInit+0xf0>)
 8003c82:	f001 fac5 	bl	8005210 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003c86:	e030      	b.n	8003cea <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8003d00 <HAL_TIM_Encoder_MspInit+0xf4>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d12b      	bne.n	8003cea <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c92:	2300      	movs	r3, #0
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	4b18      	ldr	r3, [pc, #96]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9a:	4a17      	ldr	r2, [pc, #92]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c9c:	f043 0302 	orr.w	r3, r3, #2
 8003ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ca2:	4b15      	ldr	r3, [pc, #84]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	613b      	str	r3, [r7, #16]
 8003cac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	4b11      	ldr	r3, [pc, #68]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb6:	4a10      	ldr	r2, [pc, #64]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cb8:	f043 0304 	orr.w	r3, r3, #4
 8003cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	60fb      	str	r3, [r7, #12]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 8003cca:	23c0      	movs	r3, #192	@ 0xc0
 8003ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cce:	2302      	movs	r3, #2
 8003cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cde:	f107 031c 	add.w	r3, r7, #28
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4807      	ldr	r0, [pc, #28]	@ (8003d04 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003ce6:	f001 fa93 	bl	8005210 <HAL_GPIO_Init>
}
 8003cea:	bf00      	nop
 8003cec:	3730      	adds	r7, #48	@ 0x30
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40000400 	.word	0x40000400
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	40020400 	.word	0x40020400
 8003d00:	40010400 	.word	0x40010400
 8003d04:	40020800 	.word	0x40020800

08003d08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a1c      	ldr	r2, [pc, #112]	@ (8003d88 <HAL_TIM_Base_MspInit+0x80>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d116      	bne.n	8003d48 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	60fb      	str	r3, [r7, #12]
 8003d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003d8c <HAL_TIM_Base_MspInit+0x84>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d22:	4a1a      	ldr	r2, [pc, #104]	@ (8003d8c <HAL_TIM_Base_MspInit+0x84>)
 8003d24:	f043 0320 	orr.w	r3, r3, #32
 8003d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d2a:	4b18      	ldr	r3, [pc, #96]	@ (8003d8c <HAL_TIM_Base_MspInit+0x84>)
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2e:	f003 0320 	and.w	r3, r3, #32
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2100      	movs	r1, #0
 8003d3a:	2037      	movs	r0, #55	@ 0x37
 8003d3c:	f000 fec5 	bl	8004aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003d40:	2037      	movs	r0, #55	@ 0x37
 8003d42:	f000 fede 	bl	8004b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003d46:	e01a      	b.n	8003d7e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a10      	ldr	r2, [pc, #64]	@ (8003d90 <HAL_TIM_Base_MspInit+0x88>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d115      	bne.n	8003d7e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	60bb      	str	r3, [r7, #8]
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_TIM_Base_MspInit+0x84>)
 8003d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003d8c <HAL_TIM_Base_MspInit+0x84>)
 8003d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d62:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <HAL_TIM_Base_MspInit+0x84>)
 8003d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2100      	movs	r1, #0
 8003d72:	2019      	movs	r0, #25
 8003d74:	f000 fea9 	bl	8004aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003d78:	2019      	movs	r0, #25
 8003d7a:	f000 fec2 	bl	8004b02 <HAL_NVIC_EnableIRQ>
}
 8003d7e:	bf00      	nop
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40001400 	.word	0x40001400
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	40014400 	.word	0x40014400

08003d94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d9c:	f107 030c 	add.w	r3, r7, #12
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	60da      	str	r2, [r3, #12]
 8003daa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a12      	ldr	r2, [pc, #72]	@ (8003dfc <HAL_TIM_MspPostInit+0x68>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d11e      	bne.n	8003df4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003db6:	2300      	movs	r3, #0
 8003db8:	60bb      	str	r3, [r7, #8]
 8003dba:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <HAL_TIM_MspPostInit+0x6c>)
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbe:	4a10      	ldr	r2, [pc, #64]	@ (8003e00 <HAL_TIM_MspPostInit+0x6c>)
 8003dc0:	f043 0301 	orr.w	r3, r3, #1
 8003dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <HAL_TIM_MspPostInit+0x6c>)
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	60bb      	str	r3, [r7, #8]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LeftMotorCh1_Pin|LeftMotorCh2_Pin|RightMotorCh1_Pin|RightMotorCh2_Pin;
 8003dd2:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003dd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd8:	2302      	movs	r3, #2
 8003dda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003de4:	2301      	movs	r3, #1
 8003de6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de8:	f107 030c 	add.w	r3, r7, #12
 8003dec:	4619      	mov	r1, r3
 8003dee:	4805      	ldr	r0, [pc, #20]	@ (8003e04 <HAL_TIM_MspPostInit+0x70>)
 8003df0:	f001 fa0e 	bl	8005210 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003df4:	bf00      	nop
 8003df6:	3720      	adds	r7, #32
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40020000 	.word	0x40020000

08003e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e0c:	bf00      	nop
 8003e0e:	e7fd      	b.n	8003e0c <NMI_Handler+0x4>

08003e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e14:	bf00      	nop
 8003e16:	e7fd      	b.n	8003e14 <HardFault_Handler+0x4>

08003e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e1c:	bf00      	nop
 8003e1e:	e7fd      	b.n	8003e1c <MemManage_Handler+0x4>

08003e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e24:	bf00      	nop
 8003e26:	e7fd      	b.n	8003e24 <BusFault_Handler+0x4>

08003e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e2c:	bf00      	nop
 8003e2e:	e7fd      	b.n	8003e2c <UsageFault_Handler+0x4>

08003e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e34:	bf00      	nop
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e40:	bf00      	nop
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr

08003e48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e4c:	bf00      	nop
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bc80      	pop	{r7}
 8003e52:	4770      	bx	lr

08003e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e58:	f000 f968 	bl	800412c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e5c:	bf00      	nop
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e64:	4803      	ldr	r0, [pc, #12]	@ (8003e74 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8003e66:	f003 fc95 	bl	8007794 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8003e6a:	4803      	ldr	r0, [pc, #12]	@ (8003e78 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003e6c:	f003 fc92 	bl	8007794 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003e70:	bf00      	nop
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	200001ac 	.word	0x200001ac
 8003e78:	200002cc 	.word	0x200002cc

08003e7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003e80:	4803      	ldr	r0, [pc, #12]	@ (8003e90 <TIM7_IRQHandler+0x14>)
 8003e82:	f003 fc87 	bl	8007794 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  interruptRoutine();
 8003e86:	f7fd fd4b 	bl	8001920 <interruptRoutine>
  /* USER CODE END TIM7_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	2000023c 	.word	0x2000023c

08003e94 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e98:	4802      	ldr	r0, [pc, #8]	@ (8003ea4 <DMA2_Stream0_IRQHandler+0x10>)
 8003e9a:	f000 ff53 	bl	8004d44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	200000f8 	.word	0x200000f8

08003ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003eb0:	4a14      	ldr	r2, [pc, #80]	@ (8003f04 <_sbrk+0x5c>)
 8003eb2:	4b15      	ldr	r3, [pc, #84]	@ (8003f08 <_sbrk+0x60>)
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ebc:	4b13      	ldr	r3, [pc, #76]	@ (8003f0c <_sbrk+0x64>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ec4:	4b11      	ldr	r3, [pc, #68]	@ (8003f0c <_sbrk+0x64>)
 8003ec6:	4a12      	ldr	r2, [pc, #72]	@ (8003f10 <_sbrk+0x68>)
 8003ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eca:	4b10      	ldr	r3, [pc, #64]	@ (8003f0c <_sbrk+0x64>)
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d207      	bcs.n	8003ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ed8:	f004 fa6a 	bl	80083b0 <__errno>
 8003edc:	4603      	mov	r3, r0
 8003ede:	220c      	movs	r2, #12
 8003ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee6:	e009      	b.n	8003efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ee8:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <_sbrk+0x64>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003eee:	4b07      	ldr	r3, [pc, #28]	@ (8003f0c <_sbrk+0x64>)
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	4a05      	ldr	r2, [pc, #20]	@ (8003f0c <_sbrk+0x64>)
 8003ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003efa:	68fb      	ldr	r3, [r7, #12]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	20020000 	.word	0x20020000
 8003f08:	00000400 	.word	0x00000400
 8003f0c:	2000243c 	.word	0x2000243c
 8003f10:	20002598 	.word	0x20002598

08003f14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bc80      	pop	{r7}
 8003f1e:	4770      	bx	lr

08003f20 <leftWallCheck>:

void setLeftWall(int wall) { left_wall_threshold = wall; }
void setRightWall(int wall) { right_wall_threshold = wall; }
void setFrontWall(int wall) { front_wall_threshold = wall; }

int16_t leftWallCheck() {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
	if (ir_left > left_wall_threshold) {
 8003f24:	4b0d      	ldr	r3, [pc, #52]	@ (8003f5c <leftWallCheck+0x3c>)
 8003f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fc fed4 	bl	8000cd8 <__aeabi_i2f>
 8003f30:	4602      	mov	r2, r0
 8003f32:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <leftWallCheck+0x40>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4619      	mov	r1, r3
 8003f38:	4610      	mov	r0, r2
 8003f3a:	f7fd f8bf 	bl	80010bc <__aeabi_fcmplt>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <leftWallCheck+0x2c>
		left_wall = 1;
 8003f44:	4b07      	ldr	r3, [pc, #28]	@ (8003f64 <leftWallCheck+0x44>)
 8003f46:	2201      	movs	r2, #1
 8003f48:	801a      	strh	r2, [r3, #0]
 8003f4a:	e002      	b.n	8003f52 <leftWallCheck+0x32>
	}
	else {
		left_wall = 0;
 8003f4c:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <leftWallCheck+0x44>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	801a      	strh	r2, [r3, #0]
	}
	return left_wall;
 8003f52:	4b04      	ldr	r3, [pc, #16]	@ (8003f64 <leftWallCheck+0x44>)
 8003f54:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	2000002c 	.word	0x2000002c
 8003f60:	20000320 	.word	0x20000320
 8003f64:	20002440 	.word	0x20002440

08003f68 <rightWallCheck>:

int16_t rightWallCheck() {
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
	if (ir_right > right_wall_threshold) {
 8003f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa4 <rightWallCheck+0x3c>)
 8003f6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fc feb0 	bl	8000cd8 <__aeabi_i2f>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <rightWallCheck+0x40>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f7fd f89b 	bl	80010bc <__aeabi_fcmplt>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <rightWallCheck+0x2c>
		right_wall = 1;
 8003f8c:	4b07      	ldr	r3, [pc, #28]	@ (8003fac <rightWallCheck+0x44>)
 8003f8e:	2201      	movs	r2, #1
 8003f90:	801a      	strh	r2, [r3, #0]
 8003f92:	e002      	b.n	8003f9a <rightWallCheck+0x32>
	}
	else {
		right_wall = 0;
 8003f94:	4b05      	ldr	r3, [pc, #20]	@ (8003fac <rightWallCheck+0x44>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	801a      	strh	r2, [r3, #0]
	}
	return right_wall;
 8003f9a:	4b04      	ldr	r3, [pc, #16]	@ (8003fac <rightWallCheck+0x44>)
 8003f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	2000002e 	.word	0x2000002e
 8003fa8:	2000032c 	.word	0x2000032c
 8003fac:	20002442 	.word	0x20002442

08003fb0 <frontWallCheck>:

int16_t frontWallCheck() {
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
	if (ir_front_right > front_wall_threshold) {
 8003fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <frontWallCheck+0x3c>)
 8003fb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fc fe8c 	bl	8000cd8 <__aeabi_i2f>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff0 <frontWallCheck+0x40>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4610      	mov	r0, r2
 8003fca:	f7fd f877 	bl	80010bc <__aeabi_fcmplt>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <frontWallCheck+0x2c>
		front_wall = 1;
 8003fd4:	4b07      	ldr	r3, [pc, #28]	@ (8003ff4 <frontWallCheck+0x44>)
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	801a      	strh	r2, [r3, #0]
 8003fda:	e002      	b.n	8003fe2 <frontWallCheck+0x32>
	}
	else {
		front_wall = 0;
 8003fdc:	4b05      	ldr	r3, [pc, #20]	@ (8003ff4 <frontWallCheck+0x44>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	801a      	strh	r2, [r3, #0]
	}
	return front_wall;
 8003fe2:	4b04      	ldr	r3, [pc, #16]	@ (8003ff4 <frontWallCheck+0x44>)
 8003fe4:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	20000030 	.word	0x20000030
 8003ff0:	20000328 	.word	0x20000328
 8003ff4:	20002444 	.word	0x20002444

08003ff8 <sign>:

int16_t sign(float x) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
	if (x > 0)
 8004000:	f04f 0100 	mov.w	r1, #0
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f7fd f877 	bl	80010f8 <__aeabi_fcmpgt>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <sign+0x1c>
	{
		return 1;
 8004010:	2301      	movs	r3, #1
 8004012:	e00b      	b.n	800402c <sign+0x34>
	}
	else if (x < 0)
 8004014:	f04f 0100 	mov.w	r1, #0
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f7fd f84f 	bl	80010bc <__aeabi_fcmplt>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <sign+0x32>
	{
		return -1;
 8004024:	f04f 33ff 	mov.w	r3, #4294967295
 8004028:	e000      	b.n	800402c <sign+0x34>
	}
	else
	{
		return 0;
 800402a:	2300      	movs	r3, #0
	}
}
 800402c:	4618      	mov	r0, r3
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004034:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800406c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8004038:	f7ff ff6c 	bl	8003f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800403c:	480c      	ldr	r0, [pc, #48]	@ (8004070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800403e:	490d      	ldr	r1, [pc, #52]	@ (8004074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004040:	4a0d      	ldr	r2, [pc, #52]	@ (8004078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004044:	e002      	b.n	800404c <LoopCopyDataInit>

08004046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800404a:	3304      	adds	r3, #4

0800404c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800404c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800404e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004050:	d3f9      	bcc.n	8004046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004052:	4a0a      	ldr	r2, [pc, #40]	@ (800407c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004054:	4c0a      	ldr	r4, [pc, #40]	@ (8004080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004058:	e001      	b.n	800405e <LoopFillZerobss>

0800405a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800405a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800405c:	3204      	adds	r2, #4

0800405e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800405e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004060:	d3fb      	bcc.n	800405a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004062:	f004 f9ab 	bl	80083bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004066:	f7fd fcfd 	bl	8001a64 <main>
  bx  lr    
 800406a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800406c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004074:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8004078:	080084e0 	.word	0x080084e0
  ldr r2, =_sbss
 800407c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8004080:	20002594 	.word	0x20002594

08004084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004084:	e7fe      	b.n	8004084 <ADC_IRQHandler>
	...

08004088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800408c:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <HAL_Init+0x40>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a0d      	ldr	r2, [pc, #52]	@ (80040c8 <HAL_Init+0x40>)
 8004092:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8004098:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <HAL_Init+0x40>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a0a      	ldr	r2, [pc, #40]	@ (80040c8 <HAL_Init+0x40>)
 800409e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040a4:	4b08      	ldr	r3, [pc, #32]	@ (80040c8 <HAL_Init+0x40>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a07      	ldr	r2, [pc, #28]	@ (80040c8 <HAL_Init+0x40>)
 80040aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040b0:	2003      	movs	r0, #3
 80040b2:	f000 fcff 	bl	8004ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040b6:	200f      	movs	r0, #15
 80040b8:	f000 f808 	bl	80040cc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80040bc:	f7ff fc7c 	bl	80039b8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40023c00 	.word	0x40023c00

080040cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040d4:	4b12      	ldr	r3, [pc, #72]	@ (8004120 <HAL_InitTick+0x54>)
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	4b12      	ldr	r3, [pc, #72]	@ (8004124 <HAL_InitTick+0x58>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	4619      	mov	r1, r3
 80040de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80040e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 fd17 	bl	8004b1e <HAL_SYSTICK_Config>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e00e      	b.n	8004118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b0f      	cmp	r3, #15
 80040fe:	d80a      	bhi.n	8004116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004100:	2200      	movs	r2, #0
 8004102:	6879      	ldr	r1, [r7, #4]
 8004104:	f04f 30ff 	mov.w	r0, #4294967295
 8004108:	f000 fcdf 	bl	8004aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800410c:	4a06      	ldr	r2, [pc, #24]	@ (8004128 <HAL_InitTick+0x5c>)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004112:	2300      	movs	r3, #0
 8004114:	e000      	b.n	8004118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
}
 8004118:	4618      	mov	r0, r3
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	20000028 	.word	0x20000028
 8004124:	20000038 	.word	0x20000038
 8004128:	20000034 	.word	0x20000034

0800412c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004130:	4b05      	ldr	r3, [pc, #20]	@ (8004148 <HAL_IncTick+0x1c>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	461a      	mov	r2, r3
 8004136:	4b05      	ldr	r3, [pc, #20]	@ (800414c <HAL_IncTick+0x20>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4413      	add	r3, r2
 800413c:	4a03      	ldr	r2, [pc, #12]	@ (800414c <HAL_IncTick+0x20>)
 800413e:	6013      	str	r3, [r2, #0]
}
 8004140:	bf00      	nop
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr
 8004148:	20000038 	.word	0x20000038
 800414c:	20002448 	.word	0x20002448

08004150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004150:	b480      	push	{r7}
 8004152:	af00      	add	r7, sp, #0
  return uwTick;
 8004154:	4b02      	ldr	r3, [pc, #8]	@ (8004160 <HAL_GetTick+0x10>)
 8004156:	681b      	ldr	r3, [r3, #0]
}
 8004158:	4618      	mov	r0, r3
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr
 8004160:	20002448 	.word	0x20002448

08004164 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800416c:	2300      	movs	r3, #0
 800416e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e033      	b.n	80041e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff fc3e 	bl	8003a04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	f003 0310 	and.w	r3, r3, #16
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d118      	bne.n	80041d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041aa:	f023 0302 	bic.w	r3, r3, #2
 80041ae:	f043 0202 	orr.w	r2, r3, #2
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fa28 	bl	800460c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c6:	f023 0303 	bic.w	r3, r3, #3
 80041ca:	f043 0201 	orr.w	r2, r3, #1
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80041d2:	e001      	b.n	80041d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80041e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_ADC_Start_DMA+0x1e>
 8004206:	2302      	movs	r3, #2
 8004208:	e0bc      	b.n	8004384 <HAL_ADC_Start_DMA+0x198>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b01      	cmp	r3, #1
 800421e:	d018      	beq.n	8004252 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	689a      	ldr	r2, [r3, #8]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0201 	orr.w	r2, r2, #1
 800422e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004230:	4b56      	ldr	r3, [pc, #344]	@ (800438c <HAL_ADC_Start_DMA+0x1a0>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a56      	ldr	r2, [pc, #344]	@ (8004390 <HAL_ADC_Start_DMA+0x1a4>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	0c9a      	lsrs	r2, r3, #18
 800423c:	4613      	mov	r3, r2
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	4413      	add	r3, r2
 8004242:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8004244:	e002      	b.n	800424c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	3b01      	subs	r3, #1
 800424a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f9      	bne.n	8004246 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 0301 	and.w	r3, r3, #1
 800425c:	2b01      	cmp	r3, #1
 800425e:	f040 8084 	bne.w	800436a <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800426a:	f023 0301 	bic.w	r3, r3, #1
 800426e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004280:	2b00      	cmp	r3, #0
 8004282:	d007      	beq.n	8004294 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800428c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800429c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a0:	d106      	bne.n	80042b0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a6:	f023 0206 	bic.w	r2, r3, #6
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	645a      	str	r2, [r3, #68]	@ 0x44
 80042ae:	e002      	b.n	80042b6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c2:	4a34      	ldr	r2, [pc, #208]	@ (8004394 <HAL_ADC_Start_DMA+0x1a8>)
 80042c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ca:	4a33      	ldr	r2, [pc, #204]	@ (8004398 <HAL_ADC_Start_DMA+0x1ac>)
 80042cc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d2:	4a32      	ldr	r2, [pc, #200]	@ (800439c <HAL_ADC_Start_DMA+0x1b0>)
 80042d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80042de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685a      	ldr	r2, [r3, #4]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80042ee:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042fe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	334c      	adds	r3, #76	@ 0x4c
 800430a:	4619      	mov	r1, r3
 800430c:	68ba      	ldr	r2, [r7, #8]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f000 fcc0 	bl	8004c94 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004314:	4b22      	ldr	r3, [pc, #136]	@ (80043a0 <HAL_ADC_Start_DMA+0x1b4>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10f      	bne.n	8004340 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d129      	bne.n	8004382 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689a      	ldr	r2, [r3, #8]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800433c:	609a      	str	r2, [r3, #8]
 800433e:	e020      	b.n	8004382 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a17      	ldr	r2, [pc, #92]	@ (80043a4 <HAL_ADC_Start_DMA+0x1b8>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d11b      	bne.n	8004382 <HAL_ADC_Start_DMA+0x196>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d114      	bne.n	8004382 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004366:	609a      	str	r2, [r3, #8]
 8004368:	e00b      	b.n	8004382 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	f043 0210 	orr.w	r2, r3, #16
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437a:	f043 0201 	orr.w	r2, r3, #1
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3718      	adds	r7, #24
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	20000028 	.word	0x20000028
 8004390:	431bde83 	.word	0x431bde83
 8004394:	08004819 	.word	0x08004819
 8004398:	080048d3 	.word	0x080048d3
 800439c:	080048ef 	.word	0x080048ef
 80043a0:	40012300 	.word	0x40012300
 80043a4:	40012000 	.word	0x40012000

080043a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bc80      	pop	{r7}
 80043b8:	4770      	bx	lr

080043ba <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80043c2:	bf00      	nop
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr

080043cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_ADC_ConfigChannel+0x1c>
 80043e4:	2302      	movs	r3, #2
 80043e6:	e103      	b.n	80045f0 <HAL_ADC_ConfigChannel+0x224>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2b09      	cmp	r3, #9
 80043f6:	d925      	bls.n	8004444 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68d9      	ldr	r1, [r3, #12]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	b29b      	uxth	r3, r3
 8004404:	461a      	mov	r2, r3
 8004406:	4613      	mov	r3, r2
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	4413      	add	r3, r2
 800440c:	3b1e      	subs	r3, #30
 800440e:	2207      	movs	r2, #7
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	43da      	mvns	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	400a      	ands	r2, r1
 800441c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68d9      	ldr	r1, [r3, #12]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	b29b      	uxth	r3, r3
 800442e:	4618      	mov	r0, r3
 8004430:	4603      	mov	r3, r0
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	4403      	add	r3, r0
 8004436:	3b1e      	subs	r3, #30
 8004438:	409a      	lsls	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	60da      	str	r2, [r3, #12]
 8004442:	e022      	b.n	800448a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6919      	ldr	r1, [r3, #16]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	b29b      	uxth	r3, r3
 8004450:	461a      	mov	r2, r3
 8004452:	4613      	mov	r3, r2
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	4413      	add	r3, r2
 8004458:	2207      	movs	r2, #7
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	43da      	mvns	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	400a      	ands	r2, r1
 8004466:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6919      	ldr	r1, [r3, #16]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	689a      	ldr	r2, [r3, #8]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	b29b      	uxth	r3, r3
 8004478:	4618      	mov	r0, r3
 800447a:	4603      	mov	r3, r0
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	4403      	add	r3, r0
 8004480:	409a      	lsls	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b06      	cmp	r3, #6
 8004490:	d824      	bhi.n	80044dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	3b05      	subs	r3, #5
 80044a4:	221f      	movs	r2, #31
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43da      	mvns	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	400a      	ands	r2, r1
 80044b2:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	b29b      	uxth	r3, r3
 80044c0:	4618      	mov	r0, r3
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	4613      	mov	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	3b05      	subs	r3, #5
 80044ce:	fa00 f203 	lsl.w	r2, r0, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80044da:	e04c      	b.n	8004576 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b0c      	cmp	r3, #12
 80044e2:	d824      	bhi.n	800452e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	3b23      	subs	r3, #35	@ 0x23
 80044f6:	221f      	movs	r2, #31
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	43da      	mvns	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	400a      	ands	r2, r1
 8004504:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	b29b      	uxth	r3, r3
 8004512:	4618      	mov	r0, r3
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	3b23      	subs	r3, #35	@ 0x23
 8004520:	fa00 f203 	lsl.w	r2, r0, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	430a      	orrs	r2, r1
 800452a:	631a      	str	r2, [r3, #48]	@ 0x30
 800452c:	e023      	b.n	8004576 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	3b41      	subs	r3, #65	@ 0x41
 8004540:	221f      	movs	r2, #31
 8004542:	fa02 f303 	lsl.w	r3, r2, r3
 8004546:	43da      	mvns	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	400a      	ands	r2, r1
 800454e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	b29b      	uxth	r3, r3
 800455c:	4618      	mov	r0, r3
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	4613      	mov	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	4413      	add	r3, r2
 8004568:	3b41      	subs	r3, #65	@ 0x41
 800456a:	fa00 f203 	lsl.w	r2, r0, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a20      	ldr	r2, [pc, #128]	@ (80045fc <HAL_ADC_ConfigChannel+0x230>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d109      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x1c8>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2b12      	cmp	r3, #18
 8004586:	d105      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004588:	4b1d      	ldr	r3, [pc, #116]	@ (8004600 <HAL_ADC_ConfigChannel+0x234>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	4a1c      	ldr	r2, [pc, #112]	@ (8004600 <HAL_ADC_ConfigChannel+0x234>)
 800458e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004592:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a18      	ldr	r2, [pc, #96]	@ (80045fc <HAL_ADC_ConfigChannel+0x230>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d123      	bne.n	80045e6 <HAL_ADC_ConfigChannel+0x21a>
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b10      	cmp	r3, #16
 80045a4:	d003      	beq.n	80045ae <HAL_ADC_ConfigChannel+0x1e2>
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2b11      	cmp	r3, #17
 80045ac:	d11b      	bne.n	80045e6 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80045ae:	4b14      	ldr	r3, [pc, #80]	@ (8004600 <HAL_ADC_ConfigChannel+0x234>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	4a13      	ldr	r2, [pc, #76]	@ (8004600 <HAL_ADC_ConfigChannel+0x234>)
 80045b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80045b8:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2b10      	cmp	r3, #16
 80045c0:	d111      	bne.n	80045e6 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80045c2:	4b10      	ldr	r3, [pc, #64]	@ (8004604 <HAL_ADC_ConfigChannel+0x238>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a10      	ldr	r2, [pc, #64]	@ (8004608 <HAL_ADC_ConfigChannel+0x23c>)
 80045c8:	fba2 2303 	umull	r2, r3, r2, r3
 80045cc:	0c9a      	lsrs	r2, r3, #18
 80045ce:	4613      	mov	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80045d8:	e002      	b.n	80045e0 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	3b01      	subs	r3, #1
 80045de:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f9      	bne.n	80045da <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bc80      	pop	{r7}
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	40012000 	.word	0x40012000
 8004600:	40012300 	.word	0x40012300
 8004604:	20000028 	.word	0x20000028
 8004608:	431bde83 	.word	0x431bde83

0800460c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004614:	4b7e      	ldr	r3, [pc, #504]	@ (8004810 <ADC_Init+0x204>)
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	4a7d      	ldr	r2, [pc, #500]	@ (8004810 <ADC_Init+0x204>)
 800461a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800461e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004620:	4b7b      	ldr	r3, [pc, #492]	@ (8004810 <ADC_Init+0x204>)
 8004622:	685a      	ldr	r2, [r3, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	4979      	ldr	r1, [pc, #484]	@ (8004810 <ADC_Init+0x204>)
 800462a:	4313      	orrs	r3, r2
 800462c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800463c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6859      	ldr	r1, [r3, #4]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	021a      	lsls	r2, r3, #8
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	685a      	ldr	r2, [r3, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004660:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6859      	ldr	r1, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	430a      	orrs	r2, r1
 8004672:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004682:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6899      	ldr	r1, [r3, #8]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469a:	4a5e      	ldr	r2, [pc, #376]	@ (8004814 <ADC_Init+0x208>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d022      	beq.n	80046e6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689a      	ldr	r2, [r3, #8]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80046ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	6899      	ldr	r1, [r3, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80046d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	6899      	ldr	r1, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	609a      	str	r2, [r3, #8]
 80046e4:	e00f      	b.n	8004706 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80046f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004704:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 0202 	bic.w	r2, r2, #2
 8004714:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6899      	ldr	r1, [r3, #8]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	7e1b      	ldrb	r3, [r3, #24]
 8004720:	005a      	lsls	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d027      	beq.n	8004784 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004742:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004752:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004758:	3b01      	subs	r3, #1
 800475a:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 800475e:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	fa92 f2a2 	rbit	r2, r2
 8004766:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	fab2 f282 	clz	r2, r2
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	fa03 f102 	lsl.w	r1, r3, r2
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	430a      	orrs	r2, r1
 8004780:	605a      	str	r2, [r3, #4]
 8004782:	e007      	b.n	8004794 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004792:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80047a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	051a      	lsls	r2, r3, #20
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80047c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6899      	ldr	r1, [r3, #8]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80047d6:	025a      	lsls	r2, r3, #9
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6899      	ldr	r1, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	029a      	lsls	r2, r3, #10
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	609a      	str	r2, [r3, #8]
}
 8004804:	bf00      	nop
 8004806:	3714      	adds	r7, #20
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	40012300 	.word	0x40012300
 8004814:	0f000001 	.word	0x0f000001

08004818 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004824:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800482e:	2b00      	cmp	r3, #0
 8004830:	d13c      	bne.n	80048ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004836:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d12b      	bne.n	80048a4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004850:	2b00      	cmp	r3, #0
 8004852:	d127      	bne.n	80048a4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800485e:	2b00      	cmp	r3, #0
 8004860:	d006      	beq.n	8004870 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800486c:	2b00      	cmp	r3, #0
 800486e:	d119      	bne.n	80048a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685a      	ldr	r2, [r3, #4]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0220 	bic.w	r2, r2, #32
 800487e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004884:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004890:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d105      	bne.n	80048a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489c:	f043 0201 	orr.w	r2, r3, #1
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f7fd fd55 	bl	8002354 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80048aa:	e00e      	b.n	80048ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b0:	f003 0310 	and.w	r3, r3, #16
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f7ff fd7e 	bl	80043ba <HAL_ADC_ErrorCallback>
}
 80048be:	e004      	b.n	80048ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	4798      	blx	r3
}
 80048ca:	bf00      	nop
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b084      	sub	sp, #16
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048de:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f7ff fd61 	bl	80043a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80048e6:	bf00      	nop
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b084      	sub	sp, #16
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2240      	movs	r2, #64	@ 0x40
 8004900:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004906:	f043 0204 	orr.w	r2, r3, #4
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f7ff fd53 	bl	80043ba <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004914:	bf00      	nop
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f003 0307 	and.w	r3, r3, #7
 800492a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800492c:	4b0c      	ldr	r3, [pc, #48]	@ (8004960 <__NVIC_SetPriorityGrouping+0x44>)
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004938:	4013      	ands	r3, r2
 800493a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800494c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800494e:	4a04      	ldr	r2, [pc, #16]	@ (8004960 <__NVIC_SetPriorityGrouping+0x44>)
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	60d3      	str	r3, [r2, #12]
}
 8004954:	bf00      	nop
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	bc80      	pop	{r7}
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	e000ed00 	.word	0xe000ed00

08004964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004968:	4b04      	ldr	r3, [pc, #16]	@ (800497c <__NVIC_GetPriorityGrouping+0x18>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	0a1b      	lsrs	r3, r3, #8
 800496e:	f003 0307 	and.w	r3, r3, #7
}
 8004972:	4618      	mov	r0, r3
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	e000ed00 	.word	0xe000ed00

08004980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	4603      	mov	r3, r0
 8004988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800498a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800498e:	2b00      	cmp	r3, #0
 8004990:	db0b      	blt.n	80049aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	f003 021f 	and.w	r2, r3, #31
 8004998:	4906      	ldr	r1, [pc, #24]	@ (80049b4 <__NVIC_EnableIRQ+0x34>)
 800499a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499e:	095b      	lsrs	r3, r3, #5
 80049a0:	2001      	movs	r0, #1
 80049a2:	fa00 f202 	lsl.w	r2, r0, r2
 80049a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr
 80049b4:	e000e100 	.word	0xe000e100

080049b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	6039      	str	r1, [r7, #0]
 80049c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	db0a      	blt.n	80049e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	490c      	ldr	r1, [pc, #48]	@ (8004a04 <__NVIC_SetPriority+0x4c>)
 80049d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d6:	0112      	lsls	r2, r2, #4
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	440b      	add	r3, r1
 80049dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049e0:	e00a      	b.n	80049f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	4908      	ldr	r1, [pc, #32]	@ (8004a08 <__NVIC_SetPriority+0x50>)
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	3b04      	subs	r3, #4
 80049f0:	0112      	lsls	r2, r2, #4
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	440b      	add	r3, r1
 80049f6:	761a      	strb	r2, [r3, #24]
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	e000e100 	.word	0xe000e100
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b089      	sub	sp, #36	@ 0x24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f003 0307 	and.w	r3, r3, #7
 8004a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f1c3 0307 	rsb	r3, r3, #7
 8004a26:	2b04      	cmp	r3, #4
 8004a28:	bf28      	it	cs
 8004a2a:	2304      	movcs	r3, #4
 8004a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	3304      	adds	r3, #4
 8004a32:	2b06      	cmp	r3, #6
 8004a34:	d902      	bls.n	8004a3c <NVIC_EncodePriority+0x30>
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	3b03      	subs	r3, #3
 8004a3a:	e000      	b.n	8004a3e <NVIC_EncodePriority+0x32>
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a40:	f04f 32ff 	mov.w	r2, #4294967295
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	43da      	mvns	r2, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	401a      	ands	r2, r3
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a54:	f04f 31ff 	mov.w	r1, #4294967295
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5e:	43d9      	mvns	r1, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a64:	4313      	orrs	r3, r2
         );
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3724      	adds	r7, #36	@ 0x24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr

08004a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a80:	d301      	bcc.n	8004a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a82:	2301      	movs	r3, #1
 8004a84:	e00f      	b.n	8004aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a86:	4a0a      	ldr	r2, [pc, #40]	@ (8004ab0 <SysTick_Config+0x40>)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a8e:	210f      	movs	r1, #15
 8004a90:	f04f 30ff 	mov.w	r0, #4294967295
 8004a94:	f7ff ff90 	bl	80049b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a98:	4b05      	ldr	r3, [pc, #20]	@ (8004ab0 <SysTick_Config+0x40>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a9e:	4b04      	ldr	r3, [pc, #16]	@ (8004ab0 <SysTick_Config+0x40>)
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	e000e010 	.word	0xe000e010

08004ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7ff ff2d 	bl	800491c <__NVIC_SetPriorityGrouping>
}
 8004ac2:	bf00      	nop
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b086      	sub	sp, #24
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	60b9      	str	r1, [r7, #8]
 8004ad4:	607a      	str	r2, [r7, #4]
 8004ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004adc:	f7ff ff42 	bl	8004964 <__NVIC_GetPriorityGrouping>
 8004ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	6978      	ldr	r0, [r7, #20]
 8004ae8:	f7ff ff90 	bl	8004a0c <NVIC_EncodePriority>
 8004aec:	4602      	mov	r2, r0
 8004aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004af2:	4611      	mov	r1, r2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7ff ff5f 	bl	80049b8 <__NVIC_SetPriority>
}
 8004afa:	bf00      	nop
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b082      	sub	sp, #8
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	4603      	mov	r3, r0
 8004b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff ff35 	bl	8004980 <__NVIC_EnableIRQ>
}
 8004b16:	bf00      	nop
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7ff ffa2 	bl	8004a70 <SysTick_Config>
 8004b2c:	4603      	mov	r3, r0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004b44:	f7ff fb04 	bl	8004150 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e099      	b.n	8004c88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0201 	bic.w	r2, r2, #1
 8004b72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b74:	e00f      	b.n	8004b96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b76:	f7ff faeb 	bl	8004150 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b05      	cmp	r3, #5
 8004b82:	d908      	bls.n	8004b96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e078      	b.n	8004c88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e8      	bne.n	8004b76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	4b38      	ldr	r3, [pc, #224]	@ (8004c90 <HAL_DMA_Init+0x158>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004bc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bec:	2b04      	cmp	r3, #4
 8004bee:	d107      	bne.n	8004c00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f023 0307 	bic.w	r3, r3, #7
 8004c16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d117      	bne.n	8004c5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00e      	beq.n	8004c5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 fa6d 	bl	800511c <DMA_CheckFifoParam>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d008      	beq.n	8004c5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2240      	movs	r2, #64	@ 0x40
 8004c4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004c56:	2301      	movs	r3, #1
 8004c58:	e016      	b.n	8004c88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa26 	bl	80050b4 <DMA_CalcBaseAndBitshift>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c70:	223f      	movs	r2, #63	@ 0x3f
 8004c72:	409a      	lsls	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	f010803f 	.word	0xf010803f

08004c94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004caa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d101      	bne.n	8004cba <HAL_DMA_Start_IT+0x26>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	e040      	b.n	8004d3c <HAL_DMA_Start_IT+0xa8>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d12f      	bne.n	8004d2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68b9      	ldr	r1, [r7, #8]
 8004ce2:	68f8      	ldr	r0, [r7, #12]
 8004ce4:	f000 f9b8 	bl	8005058 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cec:	223f      	movs	r2, #63	@ 0x3f
 8004cee:	409a      	lsls	r2, r3
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0216 	orr.w	r2, r2, #22
 8004d02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d007      	beq.n	8004d1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f042 0208 	orr.w	r2, r2, #8
 8004d1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0201 	orr.w	r2, r2, #1
 8004d2a:	601a      	str	r2, [r3, #0]
 8004d2c:	e005      	b.n	8004d3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004d36:	2302      	movs	r3, #2
 8004d38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d50:	4b8e      	ldr	r3, [pc, #568]	@ (8004f8c <HAL_DMA_IRQHandler+0x248>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a8e      	ldr	r2, [pc, #568]	@ (8004f90 <HAL_DMA_IRQHandler+0x24c>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	0a9b      	lsrs	r3, r3, #10
 8004d5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d6e:	2208      	movs	r2, #8
 8004d70:	409a      	lsls	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d01a      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0304 	and.w	r3, r3, #4
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d013      	beq.n	8004db0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 0204 	bic.w	r2, r2, #4
 8004d96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d9c:	2208      	movs	r2, #8
 8004d9e:	409a      	lsls	r2, r3
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da8:	f043 0201 	orr.w	r2, r3, #1
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004db4:	2201      	movs	r2, #1
 8004db6:	409a      	lsls	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d012      	beq.n	8004de6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00b      	beq.n	8004de6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	409a      	lsls	r2, r3
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dde:	f043 0202 	orr.w	r2, r3, #2
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dea:	2204      	movs	r2, #4
 8004dec:	409a      	lsls	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	4013      	ands	r3, r2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d012      	beq.n	8004e1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0302 	and.w	r3, r3, #2
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00b      	beq.n	8004e1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e08:	2204      	movs	r2, #4
 8004e0a:	409a      	lsls	r2, r3
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e14:	f043 0204 	orr.w	r2, r3, #4
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e20:	2210      	movs	r2, #16
 8004e22:	409a      	lsls	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	4013      	ands	r3, r2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d043      	beq.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d03c      	beq.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e3e:	2210      	movs	r2, #16
 8004e40:	409a      	lsls	r2, r3
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d018      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d108      	bne.n	8004e74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d024      	beq.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	4798      	blx	r3
 8004e72:	e01f      	b.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01b      	beq.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	4798      	blx	r3
 8004e84:	e016      	b.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d107      	bne.n	8004ea4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0208 	bic.w	r2, r2, #8
 8004ea2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb8:	2220      	movs	r2, #32
 8004eba:	409a      	lsls	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f000 808f 	beq.w	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0310 	and.w	r3, r3, #16
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 8087 	beq.w	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eda:	2220      	movs	r2, #32
 8004edc:	409a      	lsls	r2, r3
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b05      	cmp	r3, #5
 8004eec:	d136      	bne.n	8004f5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 0216 	bic.w	r2, r2, #22
 8004efc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695a      	ldr	r2, [r3, #20]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d103      	bne.n	8004f1e <HAL_DMA_IRQHandler+0x1da>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 0208 	bic.w	r2, r2, #8
 8004f2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f32:	223f      	movs	r2, #63	@ 0x3f
 8004f34:	409a      	lsls	r2, r3
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d07e      	beq.n	8005050 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	4798      	blx	r3
        }
        return;
 8004f5a:	e079      	b.n	8005050 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d01d      	beq.n	8004fa6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10d      	bne.n	8004f94 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d031      	beq.n	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	4798      	blx	r3
 8004f88:	e02c      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
 8004f8a:	bf00      	nop
 8004f8c:	20000028 	.word	0x20000028
 8004f90:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d023      	beq.n	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	4798      	blx	r3
 8004fa4:	e01e      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10f      	bne.n	8004fd4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 0210 	bic.w	r2, r2, #16
 8004fc2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d032      	beq.n	8005052 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff0:	f003 0301 	and.w	r3, r3, #1
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d022      	beq.n	800503e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2205      	movs	r2, #5
 8004ffc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 0201 	bic.w	r2, r2, #1
 800500e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	3301      	adds	r3, #1
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	429a      	cmp	r2, r3
 800501a:	d307      	bcc.n	800502c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1f2      	bne.n	8005010 <HAL_DMA_IRQHandler+0x2cc>
 800502a:	e000      	b.n	800502e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800502c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005042:	2b00      	cmp	r3, #0
 8005044:	d005      	beq.n	8005052 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	4798      	blx	r3
 800504e:	e000      	b.n	8005052 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005050:	bf00      	nop
    }
  }
}
 8005052:	3718      	adds	r7, #24
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005074:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b40      	cmp	r3, #64	@ 0x40
 8005084:	d108      	bne.n	8005098 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005096:	e007      	b.n	80050a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	60da      	str	r2, [r3, #12]
}
 80050a8:	bf00      	nop
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bc80      	pop	{r7}
 80050b0:	4770      	bx	lr
	...

080050b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	3b10      	subs	r3, #16
 80050c4:	4a13      	ldr	r2, [pc, #76]	@ (8005114 <DMA_CalcBaseAndBitshift+0x60>)
 80050c6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ca:	091b      	lsrs	r3, r3, #4
 80050cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80050ce:	4a12      	ldr	r2, [pc, #72]	@ (8005118 <DMA_CalcBaseAndBitshift+0x64>)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4413      	add	r3, r2
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2b03      	cmp	r3, #3
 80050e0:	d909      	bls.n	80050f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80050ea:	f023 0303 	bic.w	r3, r3, #3
 80050ee:	1d1a      	adds	r2, r3, #4
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80050f4:	e007      	b.n	8005106 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80050fe:	f023 0303 	bic.w	r3, r3, #3
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800510a:	4618      	mov	r0, r3
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr
 8005114:	aaaaaaab 	.word	0xaaaaaaab
 8005118:	080084c8 	.word	0x080084c8

0800511c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005124:	2300      	movs	r3, #0
 8005126:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d11f      	bne.n	8005176 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b03      	cmp	r3, #3
 800513a:	d856      	bhi.n	80051ea <DMA_CheckFifoParam+0xce>
 800513c:	a201      	add	r2, pc, #4	@ (adr r2, 8005144 <DMA_CheckFifoParam+0x28>)
 800513e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005142:	bf00      	nop
 8005144:	08005155 	.word	0x08005155
 8005148:	08005167 	.word	0x08005167
 800514c:	08005155 	.word	0x08005155
 8005150:	080051eb 	.word	0x080051eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005158:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d046      	beq.n	80051ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005164:	e043      	b.n	80051ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800516e:	d140      	bne.n	80051f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005174:	e03d      	b.n	80051f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800517e:	d121      	bne.n	80051c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b03      	cmp	r3, #3
 8005184:	d837      	bhi.n	80051f6 <DMA_CheckFifoParam+0xda>
 8005186:	a201      	add	r2, pc, #4	@ (adr r2, 800518c <DMA_CheckFifoParam+0x70>)
 8005188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518c:	0800519d 	.word	0x0800519d
 8005190:	080051a3 	.word	0x080051a3
 8005194:	0800519d 	.word	0x0800519d
 8005198:	080051b5 	.word	0x080051b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	73fb      	strb	r3, [r7, #15]
      break;
 80051a0:	e030      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d025      	beq.n	80051fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051b2:	e022      	b.n	80051fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80051bc:	d11f      	bne.n	80051fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80051c2:	e01c      	b.n	80051fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d903      	bls.n	80051d2 <DMA_CheckFifoParam+0xb6>
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b03      	cmp	r3, #3
 80051ce:	d003      	beq.n	80051d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80051d0:	e018      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	73fb      	strb	r3, [r7, #15]
      break;
 80051d6:	e015      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00e      	beq.n	8005202 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	73fb      	strb	r3, [r7, #15]
      break;
 80051e8:	e00b      	b.n	8005202 <DMA_CheckFifoParam+0xe6>
      break;
 80051ea:	bf00      	nop
 80051ec:	e00a      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      break;
 80051ee:	bf00      	nop
 80051f0:	e008      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      break;
 80051f2:	bf00      	nop
 80051f4:	e006      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      break;
 80051f6:	bf00      	nop
 80051f8:	e004      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      break;
 80051fa:	bf00      	nop
 80051fc:	e002      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      break;   
 80051fe:	bf00      	nop
 8005200:	e000      	b.n	8005204 <DMA_CheckFifoParam+0xe8>
      break;
 8005202:	bf00      	nop
    }
  } 
  
  return status; 
 8005204:	7bfb      	ldrb	r3, [r7, #15]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr

08005210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800521a:	2300      	movs	r3, #0
 800521c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800521e:	e16f      	b.n	8005500 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	2101      	movs	r1, #1
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	fa01 f303 	lsl.w	r3, r1, r3
 800522c:	4013      	ands	r3, r2
 800522e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b00      	cmp	r3, #0
 8005234:	f000 8161 	beq.w	80054fa <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	2b01      	cmp	r3, #1
 8005242:	d005      	beq.n	8005250 <HAL_GPIO_Init+0x40>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 0303 	and.w	r3, r3, #3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d130      	bne.n	80052b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	2203      	movs	r2, #3
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	43db      	mvns	r3, r3
 8005262:	693a      	ldr	r2, [r7, #16]
 8005264:	4013      	ands	r3, r2
 8005266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	68da      	ldr	r2, [r3, #12]
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	4313      	orrs	r3, r2
 8005278:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005286:	2201      	movs	r2, #1
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	43db      	mvns	r3, r3
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	4013      	ands	r3, r2
 8005294:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	091b      	lsrs	r3, r3, #4
 800529c:	f003 0201 	and.w	r2, r3, #1
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	fa02 f303 	lsl.w	r3, r2, r3
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	2b03      	cmp	r3, #3
 80052bc:	d017      	beq.n	80052ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	2203      	movs	r2, #3
 80052ca:	fa02 f303 	lsl.w	r3, r2, r3
 80052ce:	43db      	mvns	r3, r3
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	4013      	ands	r3, r2
 80052d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	689a      	ldr	r2, [r3, #8]
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f003 0303 	and.w	r3, r3, #3
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d123      	bne.n	8005342 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	08da      	lsrs	r2, r3, #3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	3208      	adds	r2, #8
 8005302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005306:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	220f      	movs	r2, #15
 8005312:	fa02 f303 	lsl.w	r3, r2, r3
 8005316:	43db      	mvns	r3, r3
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	4013      	ands	r3, r2
 800531c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	691a      	ldr	r2, [r3, #16]
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f003 0307 	and.w	r3, r3, #7
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	fa02 f303 	lsl.w	r3, r2, r3
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	4313      	orrs	r3, r2
 8005332:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	08da      	lsrs	r2, r3, #3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	3208      	adds	r2, #8
 800533c:	6939      	ldr	r1, [r7, #16]
 800533e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	2203      	movs	r2, #3
 800534e:	fa02 f303 	lsl.w	r3, r2, r3
 8005352:	43db      	mvns	r3, r3
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	4013      	ands	r3, r2
 8005358:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f003 0203 	and.w	r2, r3, #3
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	005b      	lsls	r3, r3, #1
 8005366:	fa02 f303 	lsl.w	r3, r2, r3
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	4313      	orrs	r3, r2
 800536e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800537e:	2b00      	cmp	r3, #0
 8005380:	f000 80bb 	beq.w	80054fa <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005384:	2300      	movs	r3, #0
 8005386:	60bb      	str	r3, [r7, #8]
 8005388:	4b64      	ldr	r3, [pc, #400]	@ (800551c <HAL_GPIO_Init+0x30c>)
 800538a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538c:	4a63      	ldr	r2, [pc, #396]	@ (800551c <HAL_GPIO_Init+0x30c>)
 800538e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005392:	6453      	str	r3, [r2, #68]	@ 0x44
 8005394:	4b61      	ldr	r3, [pc, #388]	@ (800551c <HAL_GPIO_Init+0x30c>)
 8005396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005398:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800539c:	60bb      	str	r3, [r7, #8]
 800539e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80053a0:	4a5f      	ldr	r2, [pc, #380]	@ (8005520 <HAL_GPIO_Init+0x310>)
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	089b      	lsrs	r3, r3, #2
 80053a6:	3302      	adds	r3, #2
 80053a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f003 0303 	and.w	r3, r3, #3
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	220f      	movs	r2, #15
 80053b8:	fa02 f303 	lsl.w	r3, r2, r3
 80053bc:	43db      	mvns	r3, r3
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4013      	ands	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a57      	ldr	r2, [pc, #348]	@ (8005524 <HAL_GPIO_Init+0x314>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d031      	beq.n	8005430 <HAL_GPIO_Init+0x220>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a56      	ldr	r2, [pc, #344]	@ (8005528 <HAL_GPIO_Init+0x318>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d02b      	beq.n	800542c <HAL_GPIO_Init+0x21c>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a55      	ldr	r2, [pc, #340]	@ (800552c <HAL_GPIO_Init+0x31c>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d025      	beq.n	8005428 <HAL_GPIO_Init+0x218>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a54      	ldr	r2, [pc, #336]	@ (8005530 <HAL_GPIO_Init+0x320>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d01f      	beq.n	8005424 <HAL_GPIO_Init+0x214>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a53      	ldr	r2, [pc, #332]	@ (8005534 <HAL_GPIO_Init+0x324>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d019      	beq.n	8005420 <HAL_GPIO_Init+0x210>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a52      	ldr	r2, [pc, #328]	@ (8005538 <HAL_GPIO_Init+0x328>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d013      	beq.n	800541c <HAL_GPIO_Init+0x20c>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a51      	ldr	r2, [pc, #324]	@ (800553c <HAL_GPIO_Init+0x32c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d00d      	beq.n	8005418 <HAL_GPIO_Init+0x208>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a50      	ldr	r2, [pc, #320]	@ (8005540 <HAL_GPIO_Init+0x330>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d007      	beq.n	8005414 <HAL_GPIO_Init+0x204>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a4f      	ldr	r2, [pc, #316]	@ (8005544 <HAL_GPIO_Init+0x334>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d101      	bne.n	8005410 <HAL_GPIO_Init+0x200>
 800540c:	2308      	movs	r3, #8
 800540e:	e010      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005410:	2309      	movs	r3, #9
 8005412:	e00e      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005414:	2307      	movs	r3, #7
 8005416:	e00c      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005418:	2306      	movs	r3, #6
 800541a:	e00a      	b.n	8005432 <HAL_GPIO_Init+0x222>
 800541c:	2305      	movs	r3, #5
 800541e:	e008      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005420:	2304      	movs	r3, #4
 8005422:	e006      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005424:	2303      	movs	r3, #3
 8005426:	e004      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005428:	2302      	movs	r3, #2
 800542a:	e002      	b.n	8005432 <HAL_GPIO_Init+0x222>
 800542c:	2301      	movs	r3, #1
 800542e:	e000      	b.n	8005432 <HAL_GPIO_Init+0x222>
 8005430:	2300      	movs	r3, #0
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	f002 0203 	and.w	r2, r2, #3
 8005438:	0092      	lsls	r2, r2, #2
 800543a:	4093      	lsls	r3, r2
 800543c:	461a      	mov	r2, r3
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005444:	4936      	ldr	r1, [pc, #216]	@ (8005520 <HAL_GPIO_Init+0x310>)
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	089b      	lsrs	r3, r3, #2
 800544a:	3302      	adds	r3, #2
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005452:	4b3d      	ldr	r3, [pc, #244]	@ (8005548 <HAL_GPIO_Init+0x338>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	43db      	mvns	r3, r3
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	4013      	ands	r3, r2
 8005460:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	4313      	orrs	r3, r2
 8005474:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005476:	4a34      	ldr	r2, [pc, #208]	@ (8005548 <HAL_GPIO_Init+0x338>)
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800547c:	4b32      	ldr	r3, [pc, #200]	@ (8005548 <HAL_GPIO_Init+0x338>)
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	43db      	mvns	r3, r3
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	4013      	ands	r3, r2
 800548a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80054a0:	4a29      	ldr	r2, [pc, #164]	@ (8005548 <HAL_GPIO_Init+0x338>)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80054a6:	4b28      	ldr	r3, [pc, #160]	@ (8005548 <HAL_GPIO_Init+0x338>)
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4013      	ands	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80054ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005548 <HAL_GPIO_Init+0x338>)
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005548 <HAL_GPIO_Init+0x338>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	43db      	mvns	r3, r3
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	4013      	ands	r3, r2
 80054de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d003      	beq.n	80054f4 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80054f4:	4a14      	ldr	r2, [pc, #80]	@ (8005548 <HAL_GPIO_Init+0x338>)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	3301      	adds	r3, #1
 80054fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	fa22 f303 	lsr.w	r3, r2, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	f47f ae88 	bne.w	8005220 <HAL_GPIO_Init+0x10>
  }
}
 8005510:	bf00      	nop
 8005512:	bf00      	nop
 8005514:	371c      	adds	r7, #28
 8005516:	46bd      	mov	sp, r7
 8005518:	bc80      	pop	{r7}
 800551a:	4770      	bx	lr
 800551c:	40023800 	.word	0x40023800
 8005520:	40013800 	.word	0x40013800
 8005524:	40020000 	.word	0x40020000
 8005528:	40020400 	.word	0x40020400
 800552c:	40020800 	.word	0x40020800
 8005530:	40020c00 	.word	0x40020c00
 8005534:	40021000 	.word	0x40021000
 8005538:	40021400 	.word	0x40021400
 800553c:	40021800 	.word	0x40021800
 8005540:	40021c00 	.word	0x40021c00
 8005544:	40022000 	.word	0x40022000
 8005548:	40013c00 	.word	0x40013c00

0800554c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	460b      	mov	r3, r1
 8005556:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	887b      	ldrh	r3, [r7, #2]
 800555e:	4013      	ands	r3, r2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005564:	2301      	movs	r3, #1
 8005566:	73fb      	strb	r3, [r7, #15]
 8005568:	e001      	b.n	800556e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800556a:	2300      	movs	r3, #0
 800556c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800556e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005570:	4618      	mov	r0, r3
 8005572:	3714      	adds	r7, #20
 8005574:	46bd      	mov	sp, r7
 8005576:	bc80      	pop	{r7}
 8005578:	4770      	bx	lr

0800557a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	460b      	mov	r3, r1
 8005584:	807b      	strh	r3, [r7, #2]
 8005586:	4613      	mov	r3, r2
 8005588:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800558a:	787b      	ldrb	r3, [r7, #1]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005590:	887a      	ldrh	r2, [r7, #2]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005596:	e003      	b.n	80055a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005598:	887b      	ldrh	r3, [r7, #2]
 800559a:	041a      	lsls	r2, r3, #16
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	619a      	str	r2, [r3, #24]
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr
	...

080055ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e12b      	b.n	8005816 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d106      	bne.n	80055d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fe faaa 	bl	8003b2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2224      	movs	r2, #36	@ 0x24
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 0201 	bic.w	r2, r2, #1
 80055ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800560e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005610:	f001 fd2e 	bl	8007070 <HAL_RCC_GetPCLK1Freq>
 8005614:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	4a81      	ldr	r2, [pc, #516]	@ (8005820 <HAL_I2C_Init+0x274>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d807      	bhi.n	8005630 <HAL_I2C_Init+0x84>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4a80      	ldr	r2, [pc, #512]	@ (8005824 <HAL_I2C_Init+0x278>)
 8005624:	4293      	cmp	r3, r2
 8005626:	bf94      	ite	ls
 8005628:	2301      	movls	r3, #1
 800562a:	2300      	movhi	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	e006      	b.n	800563e <HAL_I2C_Init+0x92>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	4a7d      	ldr	r2, [pc, #500]	@ (8005828 <HAL_I2C_Init+0x27c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	bf94      	ite	ls
 8005638:	2301      	movls	r3, #1
 800563a:	2300      	movhi	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e0e7      	b.n	8005816 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	4a78      	ldr	r2, [pc, #480]	@ (800582c <HAL_I2C_Init+0x280>)
 800564a:	fba2 2303 	umull	r2, r3, r2, r3
 800564e:	0c9b      	lsrs	r3, r3, #18
 8005650:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	430a      	orrs	r2, r1
 8005664:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	4a6a      	ldr	r2, [pc, #424]	@ (8005820 <HAL_I2C_Init+0x274>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d802      	bhi.n	8005680 <HAL_I2C_Init+0xd4>
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	3301      	adds	r3, #1
 800567e:	e009      	b.n	8005694 <HAL_I2C_Init+0xe8>
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	4a69      	ldr	r2, [pc, #420]	@ (8005830 <HAL_I2C_Init+0x284>)
 800568c:	fba2 2303 	umull	r2, r3, r2, r3
 8005690:	099b      	lsrs	r3, r3, #6
 8005692:	3301      	adds	r3, #1
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6812      	ldr	r2, [r2, #0]
 8005698:	430b      	orrs	r3, r1
 800569a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80056a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	495c      	ldr	r1, [pc, #368]	@ (8005820 <HAL_I2C_Init+0x274>)
 80056b0:	428b      	cmp	r3, r1
 80056b2:	d819      	bhi.n	80056e8 <HAL_I2C_Init+0x13c>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	1e59      	subs	r1, r3, #1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	005b      	lsls	r3, r3, #1
 80056be:	fbb1 f3f3 	udiv	r3, r1, r3
 80056c2:	1c59      	adds	r1, r3, #1
 80056c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80056c8:	400b      	ands	r3, r1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00a      	beq.n	80056e4 <HAL_I2C_Init+0x138>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	1e59      	subs	r1, r3, #1
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	005b      	lsls	r3, r3, #1
 80056d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80056dc:	3301      	adds	r3, #1
 80056de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056e2:	e051      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 80056e4:	2304      	movs	r3, #4
 80056e6:	e04f      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d111      	bne.n	8005714 <HAL_I2C_Init+0x168>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	1e58      	subs	r0, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6859      	ldr	r1, [r3, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	440b      	add	r3, r1
 80056fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005702:	3301      	adds	r3, #1
 8005704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005708:	2b00      	cmp	r3, #0
 800570a:	bf0c      	ite	eq
 800570c:	2301      	moveq	r3, #1
 800570e:	2300      	movne	r3, #0
 8005710:	b2db      	uxtb	r3, r3
 8005712:	e012      	b.n	800573a <HAL_I2C_Init+0x18e>
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	1e58      	subs	r0, r3, #1
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6859      	ldr	r1, [r3, #4]
 800571c:	460b      	mov	r3, r1
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	440b      	add	r3, r1
 8005722:	0099      	lsls	r1, r3, #2
 8005724:	440b      	add	r3, r1
 8005726:	fbb0 f3f3 	udiv	r3, r0, r3
 800572a:	3301      	adds	r3, #1
 800572c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005730:	2b00      	cmp	r3, #0
 8005732:	bf0c      	ite	eq
 8005734:	2301      	moveq	r3, #1
 8005736:	2300      	movne	r3, #0
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_I2C_Init+0x196>
 800573e:	2301      	movs	r3, #1
 8005740:	e022      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d10e      	bne.n	8005768 <HAL_I2C_Init+0x1bc>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	1e58      	subs	r0, r3, #1
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6859      	ldr	r1, [r3, #4]
 8005752:	460b      	mov	r3, r1
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	440b      	add	r3, r1
 8005758:	fbb0 f3f3 	udiv	r3, r0, r3
 800575c:	3301      	adds	r3, #1
 800575e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005762:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005766:	e00f      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	1e58      	subs	r0, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6859      	ldr	r1, [r3, #4]
 8005770:	460b      	mov	r3, r1
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	0099      	lsls	r1, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	fbb0 f3f3 	udiv	r3, r0, r3
 800577e:	3301      	adds	r3, #1
 8005780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005784:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005788:	6879      	ldr	r1, [r7, #4]
 800578a:	6809      	ldr	r1, [r1, #0]
 800578c:	4313      	orrs	r3, r2
 800578e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	69da      	ldr	r2, [r3, #28]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	431a      	orrs	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80057b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	6911      	ldr	r1, [r2, #16]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	68d2      	ldr	r2, [r2, #12]
 80057c2:	4311      	orrs	r1, r2
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6812      	ldr	r2, [r2, #0]
 80057c8:	430b      	orrs	r3, r1
 80057ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	695a      	ldr	r2, [r3, #20]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	431a      	orrs	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0201 	orr.w	r2, r2, #1
 80057f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	000186a0 	.word	0x000186a0
 8005824:	001e847f 	.word	0x001e847f
 8005828:	003d08ff 	.word	0x003d08ff
 800582c:	431bde83 	.word	0x431bde83
 8005830:	10624dd3 	.word	0x10624dd3

08005834 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af02      	add	r7, sp, #8
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	4608      	mov	r0, r1
 800583e:	4611      	mov	r1, r2
 8005840:	461a      	mov	r2, r3
 8005842:	4603      	mov	r3, r0
 8005844:	817b      	strh	r3, [r7, #10]
 8005846:	460b      	mov	r3, r1
 8005848:	813b      	strh	r3, [r7, #8]
 800584a:	4613      	mov	r3, r2
 800584c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800584e:	f7fe fc7f 	bl	8004150 <HAL_GetTick>
 8005852:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b20      	cmp	r3, #32
 800585e:	f040 80d9 	bne.w	8005a14 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	2319      	movs	r3, #25
 8005868:	2201      	movs	r2, #1
 800586a:	496d      	ldr	r1, [pc, #436]	@ (8005a20 <HAL_I2C_Mem_Write+0x1ec>)
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 fdb9 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005878:	2302      	movs	r3, #2
 800587a:	e0cc      	b.n	8005a16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_I2C_Mem_Write+0x56>
 8005886:	2302      	movs	r3, #2
 8005888:	e0c5      	b.n	8005a16 <HAL_I2C_Mem_Write+0x1e2>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b01      	cmp	r3, #1
 800589e:	d007      	beq.n	80058b0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f042 0201 	orr.w	r2, r2, #1
 80058ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2221      	movs	r2, #33	@ 0x21
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2240      	movs	r2, #64	@ 0x40
 80058cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6a3a      	ldr	r2, [r7, #32]
 80058da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80058e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	4a4d      	ldr	r2, [pc, #308]	@ (8005a24 <HAL_I2C_Mem_Write+0x1f0>)
 80058f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058f2:	88f8      	ldrh	r0, [r7, #6]
 80058f4:	893a      	ldrh	r2, [r7, #8]
 80058f6:	8979      	ldrh	r1, [r7, #10]
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	9301      	str	r3, [sp, #4]
 80058fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	4603      	mov	r3, r0
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 fbf0 	bl	80060e8 <I2C_RequestMemoryWrite>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d052      	beq.n	80059b4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e081      	b.n	8005a16 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 fe7e 	bl	8006618 <I2C_WaitOnTXEFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00d      	beq.n	800593e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005926:	2b04      	cmp	r3, #4
 8005928:	d107      	bne.n	800593a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005938:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e06b      	b.n	8005a16 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005942:	781a      	ldrb	r2, [r3, #0]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005964:	b29b      	uxth	r3, r3
 8005966:	3b01      	subs	r3, #1
 8005968:	b29a      	uxth	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f003 0304 	and.w	r3, r3, #4
 8005978:	2b04      	cmp	r3, #4
 800597a:	d11b      	bne.n	80059b4 <HAL_I2C_Mem_Write+0x180>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005980:	2b00      	cmp	r3, #0
 8005982:	d017      	beq.n	80059b4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005988:	781a      	ldrb	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005994:	1c5a      	adds	r2, r3, #1
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800599e:	3b01      	subs	r3, #1
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1aa      	bne.n	8005912 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 fe71 	bl	80066a8 <I2C_WaitOnBTFFlagUntilTimeout>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00d      	beq.n	80059e8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d107      	bne.n	80059e4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e016      	b.n	8005a16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	e000      	b.n	8005a16 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005a14:	2302      	movs	r3, #2
  }
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	00100002 	.word	0x00100002
 8005a24:	ffff0000 	.word	0xffff0000

08005a28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b08c      	sub	sp, #48	@ 0x30
 8005a2c:	af02      	add	r7, sp, #8
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	4608      	mov	r0, r1
 8005a32:	4611      	mov	r1, r2
 8005a34:	461a      	mov	r2, r3
 8005a36:	4603      	mov	r3, r0
 8005a38:	817b      	strh	r3, [r7, #10]
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	813b      	strh	r3, [r7, #8]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a42:	f7fe fb85 	bl	8004150 <HAL_GetTick>
 8005a46:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	f040 8214 	bne.w	8005e7e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	2319      	movs	r3, #25
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	497b      	ldr	r1, [pc, #492]	@ (8005c4c <HAL_I2C_Mem_Read+0x224>)
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 fcbf 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	e207      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d101      	bne.n	8005a7e <HAL_I2C_Mem_Read+0x56>
 8005a7a:	2302      	movs	r3, #2
 8005a7c:	e200      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0301 	and.w	r3, r3, #1
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d007      	beq.n	8005aa4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f042 0201 	orr.w	r2, r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ab2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2222      	movs	r2, #34	@ 0x22
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2240      	movs	r2, #64	@ 0x40
 8005ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ace:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4a5b      	ldr	r2, [pc, #364]	@ (8005c50 <HAL_I2C_Mem_Read+0x228>)
 8005ae4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ae6:	88f8      	ldrh	r0, [r7, #6]
 8005ae8:	893a      	ldrh	r2, [r7, #8]
 8005aea:	8979      	ldrh	r1, [r7, #10]
 8005aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aee:	9301      	str	r3, [sp, #4]
 8005af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	4603      	mov	r3, r0
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 fb8c 	bl	8006214 <I2C_RequestMemoryRead>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e1bc      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d113      	bne.n	8005b36 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b0e:	2300      	movs	r3, #0
 8005b10:	623b      	str	r3, [r7, #32]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695b      	ldr	r3, [r3, #20]
 8005b18:	623b      	str	r3, [r7, #32]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	623b      	str	r3, [r7, #32]
 8005b22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	e190      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d11b      	bne.n	8005b76 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b4e:	2300      	movs	r3, #0
 8005b50:	61fb      	str	r3, [r7, #28]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	61fb      	str	r3, [r7, #28]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	61fb      	str	r3, [r7, #28]
 8005b62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	e170      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d11b      	bne.n	8005bb6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	61bb      	str	r3, [r7, #24]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	61bb      	str	r3, [r7, #24]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	61bb      	str	r3, [r7, #24]
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	e150      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	617b      	str	r3, [r7, #20]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	617b      	str	r3, [r7, #20]
 8005bca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005bcc:	e144      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd2:	2b03      	cmp	r3, #3
 8005bd4:	f200 80f1 	bhi.w	8005dba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d123      	bne.n	8005c28 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f000 fda7 	bl	8006738 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e145      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	691a      	ldr	r2, [r3, #16]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c10:	3b01      	subs	r3, #1
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c26:	e117      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d14e      	bne.n	8005cce <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c36:	2200      	movs	r2, #0
 8005c38:	4906      	ldr	r1, [pc, #24]	@ (8005c54 <HAL_I2C_Mem_Read+0x22c>)
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 fbd2 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d008      	beq.n	8005c58 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e11a      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
 8005c4a:	bf00      	nop
 8005c4c:	00100002 	.word	0x00100002
 8005c50:	ffff0000 	.word	0xffff0000
 8005c54:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	691a      	ldr	r2, [r3, #16]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c72:	b2d2      	uxtb	r2, r2
 8005c74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7a:	1c5a      	adds	r2, r3, #1
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	691a      	ldr	r2, [r3, #16]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	b2d2      	uxtb	r2, r2
 8005ca6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ccc:	e0c4      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	496c      	ldr	r1, [pc, #432]	@ (8005e88 <HAL_I2C_Mem_Read+0x460>)
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 fb83 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e0cb      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cf6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	691a      	ldr	r2, [r3, #16]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	b2d2      	uxtb	r2, r2
 8005d04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d30:	2200      	movs	r2, #0
 8005d32:	4955      	ldr	r1, [pc, #340]	@ (8005e88 <HAL_I2C_Mem_Read+0x460>)
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f000 fb55 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e09d      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	691a      	ldr	r2, [r3, #16]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5e:	b2d2      	uxtb	r2, r2
 8005d60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d66:	1c5a      	adds	r2, r3, #1
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	691a      	ldr	r2, [r3, #16]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d90:	b2d2      	uxtb	r2, r2
 8005d92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	1c5a      	adds	r2, r3, #1
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005db8:	e04e      	b.n	8005e58 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dbc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 fcba 	bl	8006738 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d001      	beq.n	8005dce <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e058      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	691a      	ldr	r2, [r3, #16]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd8:	b2d2      	uxtb	r2, r2
 8005dda:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	f003 0304 	and.w	r3, r3, #4
 8005e0a:	2b04      	cmp	r3, #4
 8005e0c:	d124      	bne.n	8005e58 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e12:	2b03      	cmp	r3, #3
 8005e14:	d107      	bne.n	8005e26 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e24:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e30:	b2d2      	uxtb	r2, r2
 8005e32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e38:	1c5a      	adds	r2, r3, #1
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e42:	3b01      	subs	r3, #1
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f47f aeb6 	bne.w	8005bce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e000      	b.n	8005e80 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005e7e:	2302      	movs	r3, #2
  }
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3728      	adds	r7, #40	@ 0x28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	00010004 	.word	0x00010004

08005e8c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b08a      	sub	sp, #40	@ 0x28
 8005e90:	af02      	add	r7, sp, #8
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	607a      	str	r2, [r7, #4]
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005e9c:	f7fe f958 	bl	8004150 <HAL_GetTick>
 8005ea0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b20      	cmp	r3, #32
 8005eb0:	f040 8111 	bne.w	80060d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	2319      	movs	r3, #25
 8005eba:	2201      	movs	r2, #1
 8005ebc:	4988      	ldr	r1, [pc, #544]	@ (80060e0 <HAL_I2C_IsDeviceReady+0x254>)
 8005ebe:	68f8      	ldr	r0, [r7, #12]
 8005ec0:	f000 fa90 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005eca:	2302      	movs	r3, #2
 8005ecc:	e104      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d101      	bne.n	8005edc <HAL_I2C_IsDeviceReady+0x50>
 8005ed8:	2302      	movs	r3, #2
 8005eda:	e0fd      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0301 	and.w	r3, r3, #1
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d007      	beq.n	8005f02 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f042 0201 	orr.w	r2, r2, #1
 8005f00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2224      	movs	r2, #36	@ 0x24
 8005f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	4a70      	ldr	r2, [pc, #448]	@ (80060e4 <HAL_I2C_IsDeviceReady+0x258>)
 8005f24:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f34:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 fa4e 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00d      	beq.n	8005f6a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f5c:	d103      	bne.n	8005f66 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f64:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e0b6      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f6a:	897b      	ldrh	r3, [r7, #10]
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	461a      	mov	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f78:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005f7a:	f7fe f8e9 	bl	8004150 <HAL_GetTick>
 8005f7e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	bf0c      	ite	eq
 8005f8e:	2301      	moveq	r3, #1
 8005f90:	2300      	movne	r3, #0
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	695b      	ldr	r3, [r3, #20]
 8005f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fa4:	bf0c      	ite	eq
 8005fa6:	2301      	moveq	r3, #1
 8005fa8:	2300      	movne	r3, #0
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005fae:	e025      	b.n	8005ffc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005fb0:	f7fe f8ce 	bl	8004150 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d302      	bcc.n	8005fc6 <HAL_I2C_IsDeviceReady+0x13a>
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d103      	bne.n	8005fce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	22a0      	movs	r2, #160	@ 0xa0
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	695b      	ldr	r3, [r3, #20]
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	bf0c      	ite	eq
 8005fdc:	2301      	moveq	r3, #1
 8005fde:	2300      	movne	r3, #0
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ff2:	bf0c      	ite	eq
 8005ff4:	2301      	moveq	r3, #1
 8005ff6:	2300      	movne	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2ba0      	cmp	r3, #160	@ 0xa0
 8006006:	d005      	beq.n	8006014 <HAL_I2C_IsDeviceReady+0x188>
 8006008:	7dfb      	ldrb	r3, [r7, #23]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d102      	bne.n	8006014 <HAL_I2C_IsDeviceReady+0x188>
 800600e:	7dbb      	ldrb	r3, [r7, #22]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0cd      	beq.n	8005fb0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2220      	movs	r2, #32
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	f003 0302 	and.w	r3, r3, #2
 8006026:	2b02      	cmp	r3, #2
 8006028:	d129      	bne.n	800607e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006038:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800603a:	2300      	movs	r3, #0
 800603c:	613b      	str	r3, [r7, #16]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	613b      	str	r3, [r7, #16]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	613b      	str	r3, [r7, #16]
 800604e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	2319      	movs	r3, #25
 8006056:	2201      	movs	r2, #1
 8006058:	4921      	ldr	r1, [pc, #132]	@ (80060e0 <HAL_I2C_IsDeviceReady+0x254>)
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 f9c2 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e036      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2220      	movs	r2, #32
 800606e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800607a:	2300      	movs	r3, #0
 800607c:	e02c      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800608c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006096:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	2319      	movs	r3, #25
 800609e:	2201      	movs	r2, #1
 80060a0:	490f      	ldr	r1, [pc, #60]	@ (80060e0 <HAL_I2C_IsDeviceReady+0x254>)
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f99e 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e012      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	3301      	adds	r3, #1
 80060b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	429a      	cmp	r2, r3
 80060be:	f4ff af32 	bcc.w	8005f26 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e000      	b.n	80060d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80060d6:	2302      	movs	r3, #2
  }
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3720      	adds	r7, #32
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	00100002 	.word	0x00100002
 80060e4:	ffff0000 	.word	0xffff0000

080060e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	4608      	mov	r0, r1
 80060f2:	4611      	mov	r1, r2
 80060f4:	461a      	mov	r2, r3
 80060f6:	4603      	mov	r3, r0
 80060f8:	817b      	strh	r3, [r7, #10]
 80060fa:	460b      	mov	r3, r1
 80060fc:	813b      	strh	r3, [r7, #8]
 80060fe:	4613      	mov	r3, r2
 8006100:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006110:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006114:	9300      	str	r3, [sp, #0]
 8006116:	6a3b      	ldr	r3, [r7, #32]
 8006118:	2200      	movs	r2, #0
 800611a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	f000 f960 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00d      	beq.n	8006146 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006138:	d103      	bne.n	8006142 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006140:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e05f      	b.n	8006206 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006146:	897b      	ldrh	r3, [r7, #10]
 8006148:	b2db      	uxtb	r3, r3
 800614a:	461a      	mov	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006154:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006158:	6a3a      	ldr	r2, [r7, #32]
 800615a:	492d      	ldr	r1, [pc, #180]	@ (8006210 <I2C_RequestMemoryWrite+0x128>)
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f9bb 	bl	80064d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e04c      	b.n	8006206 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800616c:	2300      	movs	r3, #0
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006184:	6a39      	ldr	r1, [r7, #32]
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f000 fa46 	bl	8006618 <I2C_WaitOnTXEFlagUntilTimeout>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00d      	beq.n	80061ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006196:	2b04      	cmp	r3, #4
 8006198:	d107      	bne.n	80061aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e02b      	b.n	8006206 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061ae:	88fb      	ldrh	r3, [r7, #6]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d105      	bne.n	80061c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061b4:	893b      	ldrh	r3, [r7, #8]
 80061b6:	b2da      	uxtb	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	611a      	str	r2, [r3, #16]
 80061be:	e021      	b.n	8006204 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80061c0:	893b      	ldrh	r3, [r7, #8]
 80061c2:	0a1b      	lsrs	r3, r3, #8
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	b2da      	uxtb	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d0:	6a39      	ldr	r1, [r7, #32]
 80061d2:	68f8      	ldr	r0, [r7, #12]
 80061d4:	f000 fa20 	bl	8006618 <I2C_WaitOnTXEFlagUntilTimeout>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00d      	beq.n	80061fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e2:	2b04      	cmp	r3, #4
 80061e4:	d107      	bne.n	80061f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e005      	b.n	8006206 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061fa:	893b      	ldrh	r3, [r7, #8]
 80061fc:	b2da      	uxtb	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3718      	adds	r7, #24
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	00010002 	.word	0x00010002

08006214 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b088      	sub	sp, #32
 8006218:	af02      	add	r7, sp, #8
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	4608      	mov	r0, r1
 800621e:	4611      	mov	r1, r2
 8006220:	461a      	mov	r2, r3
 8006222:	4603      	mov	r3, r0
 8006224:	817b      	strh	r3, [r7, #10]
 8006226:	460b      	mov	r3, r1
 8006228:	813b      	strh	r3, [r7, #8]
 800622a:	4613      	mov	r3, r2
 800622c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800623c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800624c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	9300      	str	r3, [sp, #0]
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	2200      	movs	r2, #0
 8006256:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f000 f8c2 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00d      	beq.n	8006282 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006274:	d103      	bne.n	800627e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800627c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e0aa      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006282:	897b      	ldrh	r3, [r7, #10]
 8006284:	b2db      	uxtb	r3, r3
 8006286:	461a      	mov	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006290:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006294:	6a3a      	ldr	r2, [r7, #32]
 8006296:	4952      	ldr	r1, [pc, #328]	@ (80063e0 <I2C_RequestMemoryRead+0x1cc>)
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f000 f91d 	bl	80064d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e097      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062a8:	2300      	movs	r3, #0
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	617b      	str	r3, [r7, #20]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062c0:	6a39      	ldr	r1, [r7, #32]
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f9a8 	bl	8006618 <I2C_WaitOnTXEFlagUntilTimeout>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00d      	beq.n	80062ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	d107      	bne.n	80062e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e076      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062ea:	88fb      	ldrh	r3, [r7, #6]
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d105      	bne.n	80062fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062f0:	893b      	ldrh	r3, [r7, #8]
 80062f2:	b2da      	uxtb	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	611a      	str	r2, [r3, #16]
 80062fa:	e021      	b.n	8006340 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062fc:	893b      	ldrh	r3, [r7, #8]
 80062fe:	0a1b      	lsrs	r3, r3, #8
 8006300:	b29b      	uxth	r3, r3
 8006302:	b2da      	uxtb	r2, r3
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800630a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800630c:	6a39      	ldr	r1, [r7, #32]
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 f982 	bl	8006618 <I2C_WaitOnTXEFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00d      	beq.n	8006336 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631e:	2b04      	cmp	r3, #4
 8006320:	d107      	bne.n	8006332 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006330:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e050      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006336:	893b      	ldrh	r3, [r7, #8]
 8006338:	b2da      	uxtb	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006340:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006342:	6a39      	ldr	r1, [r7, #32]
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 f967 	bl	8006618 <I2C_WaitOnTXEFlagUntilTimeout>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00d      	beq.n	800636c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006354:	2b04      	cmp	r3, #4
 8006356:	d107      	bne.n	8006368 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006366:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e035      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800637a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800637c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637e:	9300      	str	r3, [sp, #0]
 8006380:	6a3b      	ldr	r3, [r7, #32]
 8006382:	2200      	movs	r2, #0
 8006384:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 f82b 	bl	80063e4 <I2C_WaitOnFlagUntilTimeout>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00d      	beq.n	80063b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800639e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063a2:	d103      	bne.n	80063ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e013      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80063b0:	897b      	ldrh	r3, [r7, #10]
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	f043 0301 	orr.w	r3, r3, #1
 80063b8:	b2da      	uxtb	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c2:	6a3a      	ldr	r2, [r7, #32]
 80063c4:	4906      	ldr	r1, [pc, #24]	@ (80063e0 <I2C_RequestMemoryRead+0x1cc>)
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f000 f886 	bl	80064d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e000      	b.n	80063d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3718      	adds	r7, #24
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	00010002 	.word	0x00010002

080063e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	603b      	str	r3, [r7, #0]
 80063f0:	4613      	mov	r3, r2
 80063f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063f4:	e048      	b.n	8006488 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fc:	d044      	beq.n	8006488 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063fe:	f7fd fea7 	bl	8004150 <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	429a      	cmp	r2, r3
 800640c:	d302      	bcc.n	8006414 <I2C_WaitOnFlagUntilTimeout+0x30>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d139      	bne.n	8006488 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	0c1b      	lsrs	r3, r3, #16
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b01      	cmp	r3, #1
 800641c:	d10d      	bne.n	800643a <I2C_WaitOnFlagUntilTimeout+0x56>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	43da      	mvns	r2, r3
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	4013      	ands	r3, r2
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	bf0c      	ite	eq
 8006430:	2301      	moveq	r3, #1
 8006432:	2300      	movne	r3, #0
 8006434:	b2db      	uxtb	r3, r3
 8006436:	461a      	mov	r2, r3
 8006438:	e00c      	b.n	8006454 <I2C_WaitOnFlagUntilTimeout+0x70>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	43da      	mvns	r2, r3
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	4013      	ands	r3, r2
 8006446:	b29b      	uxth	r3, r3
 8006448:	2b00      	cmp	r3, #0
 800644a:	bf0c      	ite	eq
 800644c:	2301      	moveq	r3, #1
 800644e:	2300      	movne	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	461a      	mov	r2, r3
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	429a      	cmp	r2, r3
 8006458:	d116      	bne.n	8006488 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2220      	movs	r2, #32
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006474:	f043 0220 	orr.w	r2, r3, #32
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e023      	b.n	80064d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	0c1b      	lsrs	r3, r3, #16
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b01      	cmp	r3, #1
 8006490:	d10d      	bne.n	80064ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	695b      	ldr	r3, [r3, #20]
 8006498:	43da      	mvns	r2, r3
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	4013      	ands	r3, r2
 800649e:	b29b      	uxth	r3, r3
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	bf0c      	ite	eq
 80064a4:	2301      	moveq	r3, #1
 80064a6:	2300      	movne	r3, #0
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	461a      	mov	r2, r3
 80064ac:	e00c      	b.n	80064c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	43da      	mvns	r2, r3
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	4013      	ands	r3, r2
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	bf0c      	ite	eq
 80064c0:	2301      	moveq	r3, #1
 80064c2:	2300      	movne	r3, #0
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	461a      	mov	r2, r3
 80064c8:	79fb      	ldrb	r3, [r7, #7]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d093      	beq.n	80063f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064e6:	e071      	b.n	80065cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064f6:	d123      	bne.n	8006540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006506:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006510:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652c:	f043 0204 	orr.w	r2, r3, #4
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e067      	b.n	8006610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006546:	d041      	beq.n	80065cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006548:	f7fd fe02 	bl	8004150 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	429a      	cmp	r2, r3
 8006556:	d302      	bcc.n	800655e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d136      	bne.n	80065cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	0c1b      	lsrs	r3, r3, #16
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b01      	cmp	r3, #1
 8006566:	d10c      	bne.n	8006582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	43da      	mvns	r2, r3
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	4013      	ands	r3, r2
 8006574:	b29b      	uxth	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	bf14      	ite	ne
 800657a:	2301      	movne	r3, #1
 800657c:	2300      	moveq	r3, #0
 800657e:	b2db      	uxtb	r3, r3
 8006580:	e00b      	b.n	800659a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	43da      	mvns	r2, r3
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	4013      	ands	r3, r2
 800658e:	b29b      	uxth	r3, r3
 8006590:	2b00      	cmp	r3, #0
 8006592:	bf14      	ite	ne
 8006594:	2301      	movne	r3, #1
 8006596:	2300      	moveq	r3, #0
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d016      	beq.n	80065cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b8:	f043 0220 	orr.w	r2, r3, #32
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e021      	b.n	8006610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	0c1b      	lsrs	r3, r3, #16
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d10c      	bne.n	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	695b      	ldr	r3, [r3, #20]
 80065dc:	43da      	mvns	r2, r3
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	4013      	ands	r3, r2
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	bf14      	ite	ne
 80065e8:	2301      	movne	r3, #1
 80065ea:	2300      	moveq	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	e00b      	b.n	8006608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	43da      	mvns	r2, r3
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	4013      	ands	r3, r2
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	bf14      	ite	ne
 8006602:	2301      	movne	r3, #1
 8006604:	2300      	moveq	r3, #0
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b00      	cmp	r3, #0
 800660a:	f47f af6d 	bne.w	80064e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006624:	e034      	b.n	8006690 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 f8e3 	bl	80067f2 <I2C_IsAcknowledgeFailed>
 800662c:	4603      	mov	r3, r0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d001      	beq.n	8006636 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e034      	b.n	80066a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800663c:	d028      	beq.n	8006690 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800663e:	f7fd fd87 	bl	8004150 <HAL_GetTick>
 8006642:	4602      	mov	r2, r0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	429a      	cmp	r2, r3
 800664c:	d302      	bcc.n	8006654 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d11d      	bne.n	8006690 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800665e:	2b80      	cmp	r3, #128	@ 0x80
 8006660:	d016      	beq.n	8006690 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2220      	movs	r2, #32
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667c:	f043 0220 	orr.w	r2, r3, #32
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e007      	b.n	80066a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669a:	2b80      	cmp	r3, #128	@ 0x80
 800669c:	d1c3      	bne.n	8006626 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066b4:	e034      	b.n	8006720 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 f89b 	bl	80067f2 <I2C_IsAcknowledgeFailed>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d001      	beq.n	80066c6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e034      	b.n	8006730 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066cc:	d028      	beq.n	8006720 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ce:	f7fd fd3f 	bl	8004150 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	68ba      	ldr	r2, [r7, #8]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d302      	bcc.n	80066e4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d11d      	bne.n	8006720 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	f003 0304 	and.w	r3, r3, #4
 80066ee:	2b04      	cmp	r3, #4
 80066f0:	d016      	beq.n	8006720 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2220      	movs	r2, #32
 80066fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670c:	f043 0220 	orr.w	r2, r3, #32
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e007      	b.n	8006730 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	f003 0304 	and.w	r3, r3, #4
 800672a:	2b04      	cmp	r3, #4
 800672c:	d1c3      	bne.n	80066b6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006744:	e049      	b.n	80067da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	f003 0310 	and.w	r3, r3, #16
 8006750:	2b10      	cmp	r3, #16
 8006752:	d119      	bne.n	8006788 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f06f 0210 	mvn.w	r2, #16
 800675c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2220      	movs	r2, #32
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e030      	b.n	80067ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006788:	f7fd fce2 	bl	8004150 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	429a      	cmp	r2, r3
 8006796:	d302      	bcc.n	800679e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d11d      	bne.n	80067da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a8:	2b40      	cmp	r3, #64	@ 0x40
 80067aa:	d016      	beq.n	80067da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c6:	f043 0220 	orr.w	r2, r3, #32
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e007      	b.n	80067ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e4:	2b40      	cmp	r3, #64	@ 0x40
 80067e6:	d1ae      	bne.n	8006746 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006808:	d11b      	bne.n	8006842 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006812:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2220      	movs	r2, #32
 800681e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682e:	f043 0204 	orr.w	r2, r3, #4
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e000      	b.n	8006844 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006842:	2300      	movs	r3, #0
}
 8006844:	4618      	mov	r0, r3
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	bc80      	pop	{r7}
 800684c:	4770      	bx	lr
	...

08006850 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b08a      	sub	sp, #40	@ 0x28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d101      	bne.n	8006862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e23b      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b00      	cmp	r3, #0
 800686c:	d050      	beq.n	8006910 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800686e:	4b9e      	ldr	r3, [pc, #632]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f003 030c 	and.w	r3, r3, #12
 8006876:	2b04      	cmp	r3, #4
 8006878:	d00c      	beq.n	8006894 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800687a:	4b9b      	ldr	r3, [pc, #620]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006882:	2b08      	cmp	r3, #8
 8006884:	d112      	bne.n	80068ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006886:	4b98      	ldr	r3, [pc, #608]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800688e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006892:	d10b      	bne.n	80068ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006894:	4b94      	ldr	r3, [pc, #592]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d036      	beq.n	800690e <HAL_RCC_OscConfig+0xbe>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d132      	bne.n	800690e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e216      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	4b8e      	ldr	r3, [pc, #568]	@ (8006aec <HAL_RCC_OscConfig+0x29c>)
 80068b2:	b2d2      	uxtb	r2, r2
 80068b4:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d013      	beq.n	80068e6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068be:	f7fd fc47 	bl	8004150 <HAL_GetTick>
 80068c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068c6:	f7fd fc43 	bl	8004150 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b64      	cmp	r3, #100	@ 0x64
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e200      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d8:	4b83      	ldr	r3, [pc, #524]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCC_OscConfig+0x76>
 80068e4:	e014      	b.n	8006910 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e6:	f7fd fc33 	bl	8004150 <HAL_GetTick>
 80068ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ec:	e008      	b.n	8006900 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068ee:	f7fd fc2f 	bl	8004150 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	6a3b      	ldr	r3, [r7, #32]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b64      	cmp	r3, #100	@ 0x64
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e1ec      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006900:	4b79      	ldr	r3, [pc, #484]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1f0      	bne.n	80068ee <HAL_RCC_OscConfig+0x9e>
 800690c:	e000      	b.n	8006910 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800690e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b00      	cmp	r3, #0
 800691a:	d077      	beq.n	8006a0c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800691c:	4b72      	ldr	r3, [pc, #456]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f003 030c 	and.w	r3, r3, #12
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00b      	beq.n	8006940 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006928:	4b6f      	ldr	r3, [pc, #444]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006930:	2b08      	cmp	r3, #8
 8006932:	d126      	bne.n	8006982 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006934:	4b6c      	ldr	r3, [pc, #432]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800693c:	2b00      	cmp	r3, #0
 800693e:	d120      	bne.n	8006982 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006940:	4b69      	ldr	r3, [pc, #420]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 0302 	and.w	r3, r3, #2
 8006948:	2b00      	cmp	r3, #0
 800694a:	d005      	beq.n	8006958 <HAL_RCC_OscConfig+0x108>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d001      	beq.n	8006958 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e1c0      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006958:	4b63      	ldr	r3, [pc, #396]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	21f8      	movs	r1, #248	@ 0xf8
 8006966:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006968:	69b9      	ldr	r1, [r7, #24]
 800696a:	fa91 f1a1 	rbit	r1, r1
 800696e:	6179      	str	r1, [r7, #20]
  return result;
 8006970:	6979      	ldr	r1, [r7, #20]
 8006972:	fab1 f181 	clz	r1, r1
 8006976:	b2c9      	uxtb	r1, r1
 8006978:	408b      	lsls	r3, r1
 800697a:	495b      	ldr	r1, [pc, #364]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 800697c:	4313      	orrs	r3, r2
 800697e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006980:	e044      	b.n	8006a0c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d02a      	beq.n	80069e0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800698a:	4b59      	ldr	r3, [pc, #356]	@ (8006af0 <HAL_RCC_OscConfig+0x2a0>)
 800698c:	2201      	movs	r2, #1
 800698e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006990:	f7fd fbde 	bl	8004150 <HAL_GetTick>
 8006994:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006998:	f7fd fbda 	bl	8004150 <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	6a3b      	ldr	r3, [r7, #32]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e197      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069aa:	4b4f      	ldr	r3, [pc, #316]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d0f0      	beq.n	8006998 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069b6:	4b4c      	ldr	r3, [pc, #304]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	21f8      	movs	r1, #248	@ 0xf8
 80069c4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069c6:	6939      	ldr	r1, [r7, #16]
 80069c8:	fa91 f1a1 	rbit	r1, r1
 80069cc:	60f9      	str	r1, [r7, #12]
  return result;
 80069ce:	68f9      	ldr	r1, [r7, #12]
 80069d0:	fab1 f181 	clz	r1, r1
 80069d4:	b2c9      	uxtb	r1, r1
 80069d6:	408b      	lsls	r3, r1
 80069d8:	4943      	ldr	r1, [pc, #268]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	600b      	str	r3, [r1, #0]
 80069de:	e015      	b.n	8006a0c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069e0:	4b43      	ldr	r3, [pc, #268]	@ (8006af0 <HAL_RCC_OscConfig+0x2a0>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069e6:	f7fd fbb3 	bl	8004150 <HAL_GetTick>
 80069ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069ec:	e008      	b.n	8006a00 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80069ee:	f7fd fbaf 	bl	8004150 <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d901      	bls.n	8006a00 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e16c      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a00:	4b39      	ldr	r3, [pc, #228]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1f0      	bne.n	80069ee <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0308 	and.w	r3, r3, #8
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d030      	beq.n	8006a7a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	695b      	ldr	r3, [r3, #20]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d016      	beq.n	8006a4e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a20:	4b34      	ldr	r3, [pc, #208]	@ (8006af4 <HAL_RCC_OscConfig+0x2a4>)
 8006a22:	2201      	movs	r2, #1
 8006a24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a26:	f7fd fb93 	bl	8004150 <HAL_GetTick>
 8006a2a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a2c:	e008      	b.n	8006a40 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a2e:	f7fd fb8f 	bl	8004150 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d901      	bls.n	8006a40 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e14c      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a40:	4b29      	ldr	r3, [pc, #164]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d0f0      	beq.n	8006a2e <HAL_RCC_OscConfig+0x1de>
 8006a4c:	e015      	b.n	8006a7a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a4e:	4b29      	ldr	r3, [pc, #164]	@ (8006af4 <HAL_RCC_OscConfig+0x2a4>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a54:	f7fd fb7c 	bl	8004150 <HAL_GetTick>
 8006a58:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a5a:	e008      	b.n	8006a6e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a5c:	f7fd fb78 	bl	8004150 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	6a3b      	ldr	r3, [r7, #32]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d901      	bls.n	8006a6e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e135      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d1f0      	bne.n	8006a5c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0304 	and.w	r3, r3, #4
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 8087 	beq.w	8006b96 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a8e:	4b16      	ldr	r3, [pc, #88]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d110      	bne.n	8006abc <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60bb      	str	r3, [r7, #8]
 8006a9e:	4b12      	ldr	r3, [pc, #72]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa2:	4a11      	ldr	r2, [pc, #68]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8006ae8 <HAL_RCC_OscConfig+0x298>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ab2:	60bb      	str	r3, [r7, #8]
 8006ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006abc:	4b0e      	ldr	r3, [pc, #56]	@ (8006af8 <HAL_RCC_OscConfig+0x2a8>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8006af8 <HAL_RCC_OscConfig+0x2a8>)
 8006ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ac6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8006af8 <HAL_RCC_OscConfig+0x2a8>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d122      	bne.n	8006b1a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ad4:	4b08      	ldr	r3, [pc, #32]	@ (8006af8 <HAL_RCC_OscConfig+0x2a8>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a07      	ldr	r2, [pc, #28]	@ (8006af8 <HAL_RCC_OscConfig+0x2a8>)
 8006ada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ade:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ae0:	f7fd fb36 	bl	8004150 <HAL_GetTick>
 8006ae4:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ae6:	e012      	b.n	8006b0e <HAL_RCC_OscConfig+0x2be>
 8006ae8:	40023800 	.word	0x40023800
 8006aec:	40023802 	.word	0x40023802
 8006af0:	42470000 	.word	0x42470000
 8006af4:	42470e80 	.word	0x42470e80
 8006af8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006afc:	f7fd fb28 	bl	8004150 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d901      	bls.n	8006b0e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e0e5      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b0e:	4b75      	ldr	r3, [pc, #468]	@ (8006ce4 <HAL_RCC_OscConfig+0x494>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d0f0      	beq.n	8006afc <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	689a      	ldr	r2, [r3, #8]
 8006b1e:	4b72      	ldr	r3, [pc, #456]	@ (8006ce8 <HAL_RCC_OscConfig+0x498>)
 8006b20:	b2d2      	uxtb	r2, r2
 8006b22:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d015      	beq.n	8006b58 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b2c:	f7fd fb10 	bl	8004150 <HAL_GetTick>
 8006b30:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b32:	e00a      	b.n	8006b4a <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b34:	f7fd fb0c 	bl	8004150 <HAL_GetTick>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	6a3b      	ldr	r3, [r7, #32]
 8006b3c:	1ad3      	subs	r3, r2, r3
 8006b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d901      	bls.n	8006b4a <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e0c7      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b4a:	4b68      	ldr	r3, [pc, #416]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d0ee      	beq.n	8006b34 <HAL_RCC_OscConfig+0x2e4>
 8006b56:	e014      	b.n	8006b82 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b58:	f7fd fafa 	bl	8004150 <HAL_GetTick>
 8006b5c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b5e:	e00a      	b.n	8006b76 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b60:	f7fd faf6 	bl	8004150 <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	6a3b      	ldr	r3, [r7, #32]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d901      	bls.n	8006b76 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e0b1      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b76:	4b5d      	ldr	r3, [pc, #372]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1ee      	bne.n	8006b60 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d105      	bne.n	8006b96 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b8a:	4b58      	ldr	r3, [pc, #352]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8e:	4a57      	ldr	r2, [pc, #348]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006b90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b94:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	f000 809c 	beq.w	8006cd8 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ba0:	4b52      	ldr	r3, [pc, #328]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f003 030c 	and.w	r3, r3, #12
 8006ba8:	2b08      	cmp	r3, #8
 8006baa:	d061      	beq.n	8006c70 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	699b      	ldr	r3, [r3, #24]
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d146      	bne.n	8006c42 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8006cf0 <HAL_RCC_OscConfig+0x4a0>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bba:	f7fd fac9 	bl	8004150 <HAL_GetTick>
 8006bbe:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bc0:	e008      	b.n	8006bd4 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bc2:	f7fd fac5 	bl	8004150 <HAL_GetTick>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	2b64      	cmp	r3, #100	@ 0x64
 8006bce:	d901      	bls.n	8006bd4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	e082      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bd4:	4b45      	ldr	r3, [pc, #276]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1f0      	bne.n	8006bc2 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006be0:	4b42      	ldr	r3, [pc, #264]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	4b43      	ldr	r3, [pc, #268]	@ (8006cf4 <HAL_RCC_OscConfig+0x4a4>)
 8006be6:	4013      	ands	r3, r2
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	69d1      	ldr	r1, [r2, #28]
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	6a12      	ldr	r2, [r2, #32]
 8006bf0:	4311      	orrs	r1, r2
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bf6:	0192      	lsls	r2, r2, #6
 8006bf8:	4311      	orrs	r1, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006bfe:	0612      	lsls	r2, r2, #24
 8006c00:	4311      	orrs	r1, r2
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006c06:	0852      	lsrs	r2, r2, #1
 8006c08:	3a01      	subs	r2, #1
 8006c0a:	0412      	lsls	r2, r2, #16
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	4937      	ldr	r1, [pc, #220]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c14:	4b36      	ldr	r3, [pc, #216]	@ (8006cf0 <HAL_RCC_OscConfig+0x4a0>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c1a:	f7fd fa99 	bl	8004150 <HAL_GetTick>
 8006c1e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c20:	e008      	b.n	8006c34 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c22:	f7fd fa95 	bl	8004150 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b64      	cmp	r3, #100	@ 0x64
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e052      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c34:	4b2d      	ldr	r3, [pc, #180]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d0f0      	beq.n	8006c22 <HAL_RCC_OscConfig+0x3d2>
 8006c40:	e04a      	b.n	8006cd8 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c42:	4b2b      	ldr	r3, [pc, #172]	@ (8006cf0 <HAL_RCC_OscConfig+0x4a0>)
 8006c44:	2200      	movs	r2, #0
 8006c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c48:	f7fd fa82 	bl	8004150 <HAL_GetTick>
 8006c4c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c4e:	e008      	b.n	8006c62 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c50:	f7fd fa7e 	bl	8004150 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	2b64      	cmp	r3, #100	@ 0x64
 8006c5c:	d901      	bls.n	8006c62 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e03b      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c62:	4b22      	ldr	r3, [pc, #136]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1f0      	bne.n	8006c50 <HAL_RCC_OscConfig+0x400>
 8006c6e:	e033      	b.n	8006cd8 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d101      	bne.n	8006c7c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e02e      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8006cec <HAL_RCC_OscConfig+0x49c>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d121      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d11a      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c9e:	69fa      	ldr	r2, [r7, #28]
 8006ca0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006caa:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d111      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cba:	085b      	lsrs	r3, r3, #1
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d107      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cce:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d001      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e000      	b.n	8006cda <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3728      	adds	r7, #40	@ 0x28
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	40007000 	.word	0x40007000
 8006ce8:	40023870 	.word	0x40023870
 8006cec:	40023800 	.word	0x40023800
 8006cf0:	42470060 	.word	0x42470060
 8006cf4:	f0bc8000 	.word	0xf0bc8000

08006cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d101      	bne.n	8006d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e0d2      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d0c:	4b6b      	ldr	r3, [pc, #428]	@ (8006ebc <HAL_RCC_ClockConfig+0x1c4>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 030f 	and.w	r3, r3, #15
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d90c      	bls.n	8006d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d1a:	4b68      	ldr	r3, [pc, #416]	@ (8006ebc <HAL_RCC_ClockConfig+0x1c4>)
 8006d1c:	683a      	ldr	r2, [r7, #0]
 8006d1e:	b2d2      	uxtb	r2, r2
 8006d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d22:	4b66      	ldr	r3, [pc, #408]	@ (8006ebc <HAL_RCC_ClockConfig+0x1c4>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 030f 	and.w	r3, r3, #15
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d001      	beq.n	8006d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e0be      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0302 	and.w	r3, r3, #2
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d020      	beq.n	8006d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0304 	and.w	r3, r3, #4
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d005      	beq.n	8006d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d4c:	4b5c      	ldr	r3, [pc, #368]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	4a5b      	ldr	r2, [pc, #364]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0308 	and.w	r3, r3, #8
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d005      	beq.n	8006d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006d64:	4b56      	ldr	r3, [pc, #344]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	4a55      	ldr	r2, [pc, #340]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d70:	4b53      	ldr	r3, [pc, #332]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	4950      	ldr	r1, [pc, #320]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f003 0301 	and.w	r3, r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d040      	beq.n	8006e10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d107      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d96:	4b4a      	ldr	r3, [pc, #296]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d115      	bne.n	8006dce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e085      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d107      	bne.n	8006dbe <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dae:	4b44      	ldr	r3, [pc, #272]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d109      	bne.n	8006dce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e079      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dbe:	4b40      	ldr	r3, [pc, #256]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d101      	bne.n	8006dce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e071      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dce:	4b3c      	ldr	r3, [pc, #240]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	f023 0203 	bic.w	r2, r3, #3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	4939      	ldr	r1, [pc, #228]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006de0:	f7fd f9b6 	bl	8004150 <HAL_GetTick>
 8006de4:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006de6:	e00a      	b.n	8006dfe <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006de8:	f7fd f9b2 	bl	8004150 <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d901      	bls.n	8006dfe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e059      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dfe:	4b30      	ldr	r3, [pc, #192]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f003 020c 	and.w	r2, r3, #12
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d1eb      	bne.n	8006de8 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e10:	4b2a      	ldr	r3, [pc, #168]	@ (8006ebc <HAL_RCC_ClockConfig+0x1c4>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 030f 	and.w	r3, r3, #15
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d20c      	bcs.n	8006e38 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e1e:	4b27      	ldr	r3, [pc, #156]	@ (8006ebc <HAL_RCC_ClockConfig+0x1c4>)
 8006e20:	683a      	ldr	r2, [r7, #0]
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e26:	4b25      	ldr	r3, [pc, #148]	@ (8006ebc <HAL_RCC_ClockConfig+0x1c4>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 030f 	and.w	r3, r3, #15
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d001      	beq.n	8006e38 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e03c      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d008      	beq.n	8006e56 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e44:	4b1e      	ldr	r3, [pc, #120]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	491b      	ldr	r1, [pc, #108]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0308 	and.w	r3, r3, #8
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d009      	beq.n	8006e76 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e62:	4b17      	ldr	r3, [pc, #92]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	00db      	lsls	r3, r3, #3
 8006e70:	4913      	ldr	r1, [pc, #76]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e72:	4313      	orrs	r3, r2
 8006e74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006e76:	f000 f82b 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8006e7a:	4601      	mov	r1, r0
 8006e7c:	4b10      	ldr	r3, [pc, #64]	@ (8006ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e84:	22f0      	movs	r2, #240	@ 0xf0
 8006e86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e88:	693a      	ldr	r2, [r7, #16]
 8006e8a:	fa92 f2a2 	rbit	r2, r2
 8006e8e:	60fa      	str	r2, [r7, #12]
  return result;
 8006e90:	68fa      	ldr	r2, [r7, #12]
 8006e92:	fab2 f282 	clz	r2, r2
 8006e96:	b2d2      	uxtb	r2, r2
 8006e98:	40d3      	lsrs	r3, r2
 8006e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006ec4 <HAL_RCC_ClockConfig+0x1cc>)
 8006e9c:	5cd3      	ldrb	r3, [r2, r3]
 8006e9e:	fa21 f303 	lsr.w	r3, r1, r3
 8006ea2:	4a09      	ldr	r2, [pc, #36]	@ (8006ec8 <HAL_RCC_ClockConfig+0x1d0>)
 8006ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006ea6:	4b09      	ldr	r3, [pc, #36]	@ (8006ecc <HAL_RCC_ClockConfig+0x1d4>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7fd f90e 	bl	80040cc <HAL_InitTick>

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3718      	adds	r7, #24
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	40023c00 	.word	0x40023c00
 8006ec0:	40023800 	.word	0x40023800
 8006ec4:	080084b0 	.word	0x080084b0
 8006ec8:	20000028 	.word	0x20000028
 8006ecc:	20000034 	.word	0x20000034

08006ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ed4:	b090      	sub	sp, #64	@ 0x40
 8006ed6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8006edc:	2300      	movs	r3, #0
 8006ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ee8:	4b59      	ldr	r3, [pc, #356]	@ (8007050 <HAL_RCC_GetSysClockFreq+0x180>)
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f003 030c 	and.w	r3, r3, #12
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d00d      	beq.n	8006f10 <HAL_RCC_GetSysClockFreq+0x40>
 8006ef4:	2b08      	cmp	r3, #8
 8006ef6:	f200 80a2 	bhi.w	800703e <HAL_RCC_GetSysClockFreq+0x16e>
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d002      	beq.n	8006f04 <HAL_RCC_GetSysClockFreq+0x34>
 8006efe:	2b04      	cmp	r3, #4
 8006f00:	d003      	beq.n	8006f0a <HAL_RCC_GetSysClockFreq+0x3a>
 8006f02:	e09c      	b.n	800703e <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f04:	4b53      	ldr	r3, [pc, #332]	@ (8007054 <HAL_RCC_GetSysClockFreq+0x184>)
 8006f06:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006f08:	e09c      	b.n	8007044 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f0a:	4b53      	ldr	r3, [pc, #332]	@ (8007058 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f0e:	e099      	b.n	8007044 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f10:	4b4f      	ldr	r3, [pc, #316]	@ (8007050 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f18:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f1a:	4b4d      	ldr	r3, [pc, #308]	@ (8007050 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d027      	beq.n	8006f76 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f26:	4b4a      	ldr	r3, [pc, #296]	@ (8007050 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	099b      	lsrs	r3, r3, #6
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	623b      	str	r3, [r7, #32]
 8006f30:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f32:	6a3b      	ldr	r3, [r7, #32]
 8006f34:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006f38:	2100      	movs	r1, #0
 8006f3a:	4b47      	ldr	r3, [pc, #284]	@ (8007058 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f3c:	fb03 f201 	mul.w	r2, r3, r1
 8006f40:	2300      	movs	r3, #0
 8006f42:	fb00 f303 	mul.w	r3, r0, r3
 8006f46:	4413      	add	r3, r2
 8006f48:	4a43      	ldr	r2, [pc, #268]	@ (8007058 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f4a:	fba0 2102 	umull	r2, r1, r0, r2
 8006f4e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006f50:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006f52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f54:	4413      	add	r3, r2
 8006f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	61fa      	str	r2, [r7, #28]
 8006f60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f64:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006f68:	f7fa f916 	bl	8001198 <__aeabi_uldivmod>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4613      	mov	r3, r2
 8006f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f74:	e055      	b.n	8007022 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f76:	4b36      	ldr	r3, [pc, #216]	@ (8007050 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	099b      	lsrs	r3, r3, #6
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	613b      	str	r3, [r7, #16]
 8006f80:	617a      	str	r2, [r7, #20]
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006f88:	f04f 0b00 	mov.w	fp, #0
 8006f8c:	4652      	mov	r2, sl
 8006f8e:	465b      	mov	r3, fp
 8006f90:	f04f 0000 	mov.w	r0, #0
 8006f94:	f04f 0100 	mov.w	r1, #0
 8006f98:	0159      	lsls	r1, r3, #5
 8006f9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f9e:	0150      	lsls	r0, r2, #5
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	ebb2 080a 	subs.w	r8, r2, sl
 8006fa8:	eb63 090b 	sbc.w	r9, r3, fp
 8006fac:	f04f 0200 	mov.w	r2, #0
 8006fb0:	f04f 0300 	mov.w	r3, #0
 8006fb4:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006fb8:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006fbc:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006fc0:	ebb2 0408 	subs.w	r4, r2, r8
 8006fc4:	eb63 0509 	sbc.w	r5, r3, r9
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	00eb      	lsls	r3, r5, #3
 8006fd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fd6:	00e2      	lsls	r2, r4, #3
 8006fd8:	4614      	mov	r4, r2
 8006fda:	461d      	mov	r5, r3
 8006fdc:	eb14 030a 	adds.w	r3, r4, sl
 8006fe0:	603b      	str	r3, [r7, #0]
 8006fe2:	eb45 030b 	adc.w	r3, r5, fp
 8006fe6:	607b      	str	r3, [r7, #4]
 8006fe8:	f04f 0200 	mov.w	r2, #0
 8006fec:	f04f 0300 	mov.w	r3, #0
 8006ff0:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ff4:	4629      	mov	r1, r5
 8006ff6:	028b      	lsls	r3, r1, #10
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	4629      	mov	r1, r5
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8007002:	4601      	mov	r1, r0
 8007004:	028a      	lsls	r2, r1, #10
 8007006:	4610      	mov	r0, r2
 8007008:	4619      	mov	r1, r3
 800700a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700c:	2200      	movs	r2, #0
 800700e:	60bb      	str	r3, [r7, #8]
 8007010:	60fa      	str	r2, [r7, #12]
 8007012:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007016:	f7fa f8bf 	bl	8001198 <__aeabi_uldivmod>
 800701a:	4602      	mov	r2, r0
 800701c:	460b      	mov	r3, r1
 800701e:	4613      	mov	r3, r2
 8007020:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007022:	4b0b      	ldr	r3, [pc, #44]	@ (8007050 <HAL_RCC_GetSysClockFreq+0x180>)
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	0c1b      	lsrs	r3, r3, #16
 8007028:	f003 0303 	and.w	r3, r3, #3
 800702c:	3301      	adds	r3, #1
 800702e:	005b      	lsls	r3, r3, #1
 8007030:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8007032:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007036:	fbb2 f3f3 	udiv	r3, r2, r3
 800703a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800703c:	e002      	b.n	8007044 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800703e:	4b05      	ldr	r3, [pc, #20]	@ (8007054 <HAL_RCC_GetSysClockFreq+0x184>)
 8007040:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007042:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007046:	4618      	mov	r0, r3
 8007048:	3740      	adds	r7, #64	@ 0x40
 800704a:	46bd      	mov	sp, r7
 800704c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007050:	40023800 	.word	0x40023800
 8007054:	00f42400 	.word	0x00f42400
 8007058:	017d7840 	.word	0x017d7840

0800705c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800705c:	b480      	push	{r7}
 800705e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007060:	4b02      	ldr	r3, [pc, #8]	@ (800706c <HAL_RCC_GetHCLKFreq+0x10>)
 8007062:	681b      	ldr	r3, [r3, #0]
}
 8007064:	4618      	mov	r0, r3
 8007066:	46bd      	mov	sp, r7
 8007068:	bc80      	pop	{r7}
 800706a:	4770      	bx	lr
 800706c:	20000028 	.word	0x20000028

08007070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8007076:	f7ff fff1 	bl	800705c <HAL_RCC_GetHCLKFreq>
 800707a:	4601      	mov	r1, r0
 800707c:	4b0b      	ldr	r3, [pc, #44]	@ (80070ac <HAL_RCC_GetPCLK1Freq+0x3c>)
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8007084:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8007088:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	fa92 f2a2 	rbit	r2, r2
 8007090:	603a      	str	r2, [r7, #0]
  return result;
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	fab2 f282 	clz	r2, r2
 8007098:	b2d2      	uxtb	r2, r2
 800709a:	40d3      	lsrs	r3, r2
 800709c:	4a04      	ldr	r2, [pc, #16]	@ (80070b0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800709e:	5cd3      	ldrb	r3, [r2, r3]
 80070a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3708      	adds	r7, #8
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	40023800 	.word	0x40023800
 80070b0:	080084c0 	.word	0x080084c0

080070b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e041      	b.n	800714a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d106      	bne.n	80070e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7fc fe14 	bl	8003d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	3304      	adds	r3, #4
 80070f0:	4619      	mov	r1, r3
 80070f2:	4610      	mov	r0, r2
 80070f4:	f000 fd2e 	bl	8007b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3708      	adds	r7, #8
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
	...

08007154 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b01      	cmp	r3, #1
 8007166:	d001      	beq.n	800716c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e046      	b.n	80071fa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2202      	movs	r2, #2
 8007170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a22      	ldr	r2, [pc, #136]	@ (8007204 <HAL_TIM_Base_Start+0xb0>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d022      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007186:	d01d      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a1e      	ldr	r2, [pc, #120]	@ (8007208 <HAL_TIM_Base_Start+0xb4>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d018      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a1d      	ldr	r2, [pc, #116]	@ (800720c <HAL_TIM_Base_Start+0xb8>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d013      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a1b      	ldr	r2, [pc, #108]	@ (8007210 <HAL_TIM_Base_Start+0xbc>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00e      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007214 <HAL_TIM_Base_Start+0xc0>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d009      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a18      	ldr	r2, [pc, #96]	@ (8007218 <HAL_TIM_Base_Start+0xc4>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d004      	beq.n	80071c4 <HAL_TIM_Base_Start+0x70>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a17      	ldr	r2, [pc, #92]	@ (800721c <HAL_TIM_Base_Start+0xc8>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d111      	bne.n	80071e8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f003 0307 	and.w	r3, r3, #7
 80071ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b06      	cmp	r3, #6
 80071d4:	d010      	beq.n	80071f8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f042 0201 	orr.w	r2, r2, #1
 80071e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071e6:	e007      	b.n	80071f8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f042 0201 	orr.w	r2, r2, #1
 80071f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3714      	adds	r7, #20
 80071fe:	46bd      	mov	sp, r7
 8007200:	bc80      	pop	{r7}
 8007202:	4770      	bx	lr
 8007204:	40010000 	.word	0x40010000
 8007208:	40000400 	.word	0x40000400
 800720c:	40000800 	.word	0x40000800
 8007210:	40000c00 	.word	0x40000c00
 8007214:	40010400 	.word	0x40010400
 8007218:	40014000 	.word	0x40014000
 800721c:	40001800 	.word	0x40001800

08007220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b01      	cmp	r3, #1
 8007232:	d001      	beq.n	8007238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e04e      	b.n	80072d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2202      	movs	r2, #2
 800723c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68da      	ldr	r2, [r3, #12]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f042 0201 	orr.w	r2, r2, #1
 800724e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a22      	ldr	r2, [pc, #136]	@ (80072e0 <HAL_TIM_Base_Start_IT+0xc0>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d022      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007262:	d01d      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a1e      	ldr	r2, [pc, #120]	@ (80072e4 <HAL_TIM_Base_Start_IT+0xc4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d018      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a1d      	ldr	r2, [pc, #116]	@ (80072e8 <HAL_TIM_Base_Start_IT+0xc8>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d013      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a1b      	ldr	r2, [pc, #108]	@ (80072ec <HAL_TIM_Base_Start_IT+0xcc>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d00e      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a1a      	ldr	r2, [pc, #104]	@ (80072f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d009      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a18      	ldr	r2, [pc, #96]	@ (80072f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d004      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x80>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a17      	ldr	r2, [pc, #92]	@ (80072f8 <HAL_TIM_Base_Start_IT+0xd8>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d111      	bne.n	80072c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 0307 	and.w	r3, r3, #7
 80072aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2b06      	cmp	r3, #6
 80072b0:	d010      	beq.n	80072d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f042 0201 	orr.w	r2, r2, #1
 80072c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c2:	e007      	b.n	80072d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f042 0201 	orr.w	r2, r2, #1
 80072d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3714      	adds	r7, #20
 80072da:	46bd      	mov	sp, r7
 80072dc:	bc80      	pop	{r7}
 80072de:	4770      	bx	lr
 80072e0:	40010000 	.word	0x40010000
 80072e4:	40000400 	.word	0x40000400
 80072e8:	40000800 	.word	0x40000800
 80072ec:	40000c00 	.word	0x40000c00
 80072f0:	40010400 	.word	0x40010400
 80072f4:	40014000 	.word	0x40014000
 80072f8:	40001800 	.word	0x40001800

080072fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e041      	b.n	8007392 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fc fc4a 	bl	8003bbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	3304      	adds	r3, #4
 8007338:	4619      	mov	r1, r3
 800733a:	4610      	mov	r0, r2
 800733c:	f000 fc0a 	bl	8007b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
	...

0800739c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b084      	sub	sp, #16
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d109      	bne.n	80073c0 <HAL_TIM_PWM_Start+0x24>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	bf14      	ite	ne
 80073b8:	2301      	movne	r3, #1
 80073ba:	2300      	moveq	r3, #0
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	e022      	b.n	8007406 <HAL_TIM_PWM_Start+0x6a>
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	2b04      	cmp	r3, #4
 80073c4:	d109      	bne.n	80073da <HAL_TIM_PWM_Start+0x3e>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	bf14      	ite	ne
 80073d2:	2301      	movne	r3, #1
 80073d4:	2300      	moveq	r3, #0
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	e015      	b.n	8007406 <HAL_TIM_PWM_Start+0x6a>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b08      	cmp	r3, #8
 80073de:	d109      	bne.n	80073f4 <HAL_TIM_PWM_Start+0x58>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	bf14      	ite	ne
 80073ec:	2301      	movne	r3, #1
 80073ee:	2300      	moveq	r3, #0
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	e008      	b.n	8007406 <HAL_TIM_PWM_Start+0x6a>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	bf14      	ite	ne
 8007400:	2301      	movne	r3, #1
 8007402:	2300      	moveq	r3, #0
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	d001      	beq.n	800740e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e07c      	b.n	8007508 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d104      	bne.n	800741e <HAL_TIM_PWM_Start+0x82>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2202      	movs	r2, #2
 8007418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800741c:	e013      	b.n	8007446 <HAL_TIM_PWM_Start+0xaa>
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	2b04      	cmp	r3, #4
 8007422:	d104      	bne.n	800742e <HAL_TIM_PWM_Start+0x92>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2202      	movs	r2, #2
 8007428:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800742c:	e00b      	b.n	8007446 <HAL_TIM_PWM_Start+0xaa>
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b08      	cmp	r3, #8
 8007432:	d104      	bne.n	800743e <HAL_TIM_PWM_Start+0xa2>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2202      	movs	r2, #2
 8007438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800743c:	e003      	b.n	8007446 <HAL_TIM_PWM_Start+0xaa>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2202      	movs	r2, #2
 8007442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2201      	movs	r2, #1
 800744c:	6839      	ldr	r1, [r7, #0]
 800744e:	4618      	mov	r0, r3
 8007450:	f000 fdd6 	bl	8008000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a2d      	ldr	r2, [pc, #180]	@ (8007510 <HAL_TIM_PWM_Start+0x174>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d004      	beq.n	8007468 <HAL_TIM_PWM_Start+0xcc>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a2c      	ldr	r2, [pc, #176]	@ (8007514 <HAL_TIM_PWM_Start+0x178>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d101      	bne.n	800746c <HAL_TIM_PWM_Start+0xd0>
 8007468:	2301      	movs	r3, #1
 800746a:	e000      	b.n	800746e <HAL_TIM_PWM_Start+0xd2>
 800746c:	2300      	movs	r3, #0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d007      	beq.n	8007482 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007480:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a22      	ldr	r2, [pc, #136]	@ (8007510 <HAL_TIM_PWM_Start+0x174>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d022      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007494:	d01d      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a1f      	ldr	r2, [pc, #124]	@ (8007518 <HAL_TIM_PWM_Start+0x17c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d018      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a1d      	ldr	r2, [pc, #116]	@ (800751c <HAL_TIM_PWM_Start+0x180>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d013      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a1c      	ldr	r2, [pc, #112]	@ (8007520 <HAL_TIM_PWM_Start+0x184>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d00e      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a16      	ldr	r2, [pc, #88]	@ (8007514 <HAL_TIM_PWM_Start+0x178>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d009      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a18      	ldr	r2, [pc, #96]	@ (8007524 <HAL_TIM_PWM_Start+0x188>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d004      	beq.n	80074d2 <HAL_TIM_PWM_Start+0x136>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a16      	ldr	r2, [pc, #88]	@ (8007528 <HAL_TIM_PWM_Start+0x18c>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d111      	bne.n	80074f6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 0307 	and.w	r3, r3, #7
 80074dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2b06      	cmp	r3, #6
 80074e2:	d010      	beq.n	8007506 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f042 0201 	orr.w	r2, r2, #1
 80074f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074f4:	e007      	b.n	8007506 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f042 0201 	orr.w	r2, r2, #1
 8007504:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	40010000 	.word	0x40010000
 8007514:	40010400 	.word	0x40010400
 8007518:	40000400 	.word	0x40000400
 800751c:	40000800 	.word	0x40000800
 8007520:	40000c00 	.word	0x40000c00
 8007524:	40014000 	.word	0x40014000
 8007528:	40001800 	.word	0x40001800

0800752c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d101      	bne.n	8007540 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	e097      	b.n	8007670 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007546:	b2db      	uxtb	r3, r3
 8007548:	2b00      	cmp	r3, #0
 800754a:	d106      	bne.n	800755a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7fc fb59 	bl	8003c0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2202      	movs	r2, #2
 800755e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	6812      	ldr	r2, [r2, #0]
 800756c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007570:	f023 0307 	bic.w	r3, r3, #7
 8007574:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	3304      	adds	r3, #4
 800757e:	4619      	mov	r1, r3
 8007580:	4610      	mov	r0, r2
 8007582:	f000 fae7 	bl	8007b54 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	699b      	ldr	r3, [r3, #24]
 8007594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	6a1b      	ldr	r3, [r3, #32]
 800759c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	697a      	ldr	r2, [r7, #20]
 80075a4:	4313      	orrs	r3, r2
 80075a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ae:	f023 0303 	bic.w	r3, r3, #3
 80075b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	021b      	lsls	r3, r3, #8
 80075be:	4313      	orrs	r3, r2
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80075cc:	f023 030c 	bic.w	r3, r3, #12
 80075d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80075d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80075dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68da      	ldr	r2, [r3, #12]
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	021b      	lsls	r3, r3, #8
 80075e8:	4313      	orrs	r3, r2
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	011a      	lsls	r2, r3, #4
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	031b      	lsls	r3, r3, #12
 80075fc:	4313      	orrs	r3, r2
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	4313      	orrs	r3, r2
 8007602:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800760a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007612:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	685a      	ldr	r2, [r3, #4]
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	695b      	ldr	r3, [r3, #20]
 800761c:	011b      	lsls	r3, r3, #4
 800761e:	4313      	orrs	r3, r2
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	4313      	orrs	r3, r2
 8007624:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3718      	adds	r7, #24
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}

08007678 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007688:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007690:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007698:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80076a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d110      	bne.n	80076ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076a8:	7bfb      	ldrb	r3, [r7, #15]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d102      	bne.n	80076b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80076ae:	7b7b      	ldrb	r3, [r7, #13]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d001      	beq.n	80076b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e069      	b.n	800778c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076c8:	e031      	b.n	800772e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2b04      	cmp	r3, #4
 80076ce:	d110      	bne.n	80076f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80076d0:	7bbb      	ldrb	r3, [r7, #14]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d102      	bne.n	80076dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80076d6:	7b3b      	ldrb	r3, [r7, #12]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d001      	beq.n	80076e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e055      	b.n	800778c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2202      	movs	r2, #2
 80076e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076f0:	e01d      	b.n	800772e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076f2:	7bfb      	ldrb	r3, [r7, #15]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d108      	bne.n	800770a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80076f8:	7bbb      	ldrb	r3, [r7, #14]
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d105      	bne.n	800770a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076fe:	7b7b      	ldrb	r3, [r7, #13]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d102      	bne.n	800770a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007704:	7b3b      	ldrb	r3, [r7, #12]
 8007706:	2b01      	cmp	r3, #1
 8007708:	d001      	beq.n	800770e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e03e      	b.n	800778c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2202      	movs	r2, #2
 8007712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2202      	movs	r2, #2
 800771a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2202      	movs	r2, #2
 8007722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2202      	movs	r2, #2
 800772a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d003      	beq.n	800773c <HAL_TIM_Encoder_Start+0xc4>
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b04      	cmp	r3, #4
 8007738:	d008      	beq.n	800774c <HAL_TIM_Encoder_Start+0xd4>
 800773a:	e00f      	b.n	800775c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2201      	movs	r2, #1
 8007742:	2100      	movs	r1, #0
 8007744:	4618      	mov	r0, r3
 8007746:	f000 fc5b 	bl	8008000 <TIM_CCxChannelCmd>
      break;
 800774a:	e016      	b.n	800777a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2201      	movs	r2, #1
 8007752:	2104      	movs	r1, #4
 8007754:	4618      	mov	r0, r3
 8007756:	f000 fc53 	bl	8008000 <TIM_CCxChannelCmd>
      break;
 800775a:	e00e      	b.n	800777a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2201      	movs	r2, #1
 8007762:	2100      	movs	r1, #0
 8007764:	4618      	mov	r0, r3
 8007766:	f000 fc4b 	bl	8008000 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2201      	movs	r2, #1
 8007770:	2104      	movs	r1, #4
 8007772:	4618      	mov	r0, r3
 8007774:	f000 fc44 	bl	8008000 <TIM_CCxChannelCmd>
      break;
 8007778:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f042 0201 	orr.w	r2, r2, #1
 8007788:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f003 0302 	and.w	r3, r3, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d020      	beq.n	80077f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f003 0302 	and.w	r3, r3, #2
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d01b      	beq.n	80077f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f06f 0202 	mvn.w	r2, #2
 80077c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2201      	movs	r2, #1
 80077ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	f003 0303 	and.w	r3, r3, #3
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d003      	beq.n	80077e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f99c 	bl	8007b1c <HAL_TIM_IC_CaptureCallback>
 80077e4:	e005      	b.n	80077f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f98f 	bl	8007b0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 f99e 	bl	8007b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d020      	beq.n	8007844 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f003 0304 	and.w	r3, r3, #4
 8007808:	2b00      	cmp	r3, #0
 800780a:	d01b      	beq.n	8007844 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f06f 0204 	mvn.w	r2, #4
 8007814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2202      	movs	r2, #2
 800781a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007826:	2b00      	cmp	r3, #0
 8007828:	d003      	beq.n	8007832 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f976 	bl	8007b1c <HAL_TIM_IC_CaptureCallback>
 8007830:	e005      	b.n	800783e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 f969 	bl	8007b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f978 	bl	8007b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	f003 0308 	and.w	r3, r3, #8
 800784a:	2b00      	cmp	r3, #0
 800784c:	d020      	beq.n	8007890 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f003 0308 	and.w	r3, r3, #8
 8007854:	2b00      	cmp	r3, #0
 8007856:	d01b      	beq.n	8007890 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f06f 0208 	mvn.w	r2, #8
 8007860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2204      	movs	r2, #4
 8007866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	69db      	ldr	r3, [r3, #28]
 800786e:	f003 0303 	and.w	r3, r3, #3
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f950 	bl	8007b1c <HAL_TIM_IC_CaptureCallback>
 800787c:	e005      	b.n	800788a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f943 	bl	8007b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f952 	bl	8007b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	f003 0310 	and.w	r3, r3, #16
 8007896:	2b00      	cmp	r3, #0
 8007898:	d020      	beq.n	80078dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f003 0310 	and.w	r3, r3, #16
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d01b      	beq.n	80078dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f06f 0210 	mvn.w	r2, #16
 80078ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2208      	movs	r2, #8
 80078b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	69db      	ldr	r3, [r3, #28]
 80078ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d003      	beq.n	80078ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 f92a 	bl	8007b1c <HAL_TIM_IC_CaptureCallback>
 80078c8:	e005      	b.n	80078d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f91d 	bl	8007b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f92c 	bl	8007b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00c      	beq.n	8007900 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d007      	beq.n	8007900 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f06f 0201 	mvn.w	r2, #1
 80078f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 f8fc 	bl	8007af8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00c      	beq.n	8007924 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007910:	2b00      	cmp	r3, #0
 8007912:	d007      	beq.n	8007924 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800791c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 fc66 	bl	80081f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00c      	beq.n	8007948 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007934:	2b00      	cmp	r3, #0
 8007936:	d007      	beq.n	8007948 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f8fc 	bl	8007b40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	f003 0320 	and.w	r3, r3, #32
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00c      	beq.n	800796c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f003 0320 	and.w	r3, r3, #32
 8007958:	2b00      	cmp	r3, #0
 800795a:	d007      	beq.n	800796c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f06f 0220 	mvn.w	r2, #32
 8007964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 fc39 	bl	80081de <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800796c:	bf00      	nop
 800796e:	3710      	adds	r7, #16
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b086      	sub	sp, #24
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007980:	2300      	movs	r3, #0
 8007982:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800798a:	2b01      	cmp	r3, #1
 800798c:	d101      	bne.n	8007992 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800798e:	2302      	movs	r3, #2
 8007990:	e0ae      	b.n	8007af0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b0c      	cmp	r3, #12
 800799e:	f200 809f 	bhi.w	8007ae0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80079a2:	a201      	add	r2, pc, #4	@ (adr r2, 80079a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a8:	080079dd 	.word	0x080079dd
 80079ac:	08007ae1 	.word	0x08007ae1
 80079b0:	08007ae1 	.word	0x08007ae1
 80079b4:	08007ae1 	.word	0x08007ae1
 80079b8:	08007a1d 	.word	0x08007a1d
 80079bc:	08007ae1 	.word	0x08007ae1
 80079c0:	08007ae1 	.word	0x08007ae1
 80079c4:	08007ae1 	.word	0x08007ae1
 80079c8:	08007a5f 	.word	0x08007a5f
 80079cc:	08007ae1 	.word	0x08007ae1
 80079d0:	08007ae1 	.word	0x08007ae1
 80079d4:	08007ae1 	.word	0x08007ae1
 80079d8:	08007a9f 	.word	0x08007a9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68b9      	ldr	r1, [r7, #8]
 80079e2:	4618      	mov	r0, r3
 80079e4:	f000 f960 	bl	8007ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	699a      	ldr	r2, [r3, #24]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f042 0208 	orr.w	r2, r2, #8
 80079f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	699a      	ldr	r2, [r3, #24]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f022 0204 	bic.w	r2, r2, #4
 8007a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6999      	ldr	r1, [r3, #24]
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	691a      	ldr	r2, [r3, #16]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	619a      	str	r2, [r3, #24]
      break;
 8007a1a:	e064      	b.n	8007ae6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68b9      	ldr	r1, [r7, #8]
 8007a22:	4618      	mov	r0, r3
 8007a24:	f000 f9b0 	bl	8007d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	699a      	ldr	r2, [r3, #24]
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	699a      	ldr	r2, [r3, #24]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6999      	ldr	r1, [r3, #24]
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	021a      	lsls	r2, r3, #8
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	619a      	str	r2, [r3, #24]
      break;
 8007a5c:	e043      	b.n	8007ae6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	68b9      	ldr	r1, [r7, #8]
 8007a64:	4618      	mov	r0, r3
 8007a66:	f000 fa03 	bl	8007e70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	69da      	ldr	r2, [r3, #28]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f042 0208 	orr.w	r2, r2, #8
 8007a78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	69da      	ldr	r2, [r3, #28]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f022 0204 	bic.w	r2, r2, #4
 8007a88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	69d9      	ldr	r1, [r3, #28]
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	691a      	ldr	r2, [r3, #16]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	430a      	orrs	r2, r1
 8007a9a:	61da      	str	r2, [r3, #28]
      break;
 8007a9c:	e023      	b.n	8007ae6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68b9      	ldr	r1, [r7, #8]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f000 fa57 	bl	8007f58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	69da      	ldr	r2, [r3, #28]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ab8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	69da      	ldr	r2, [r3, #28]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ac8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	69d9      	ldr	r1, [r3, #28]
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	021a      	lsls	r2, r3, #8
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	430a      	orrs	r2, r1
 8007adc:	61da      	str	r2, [r3, #28]
      break;
 8007ade:	e002      	b.n	8007ae6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ae4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3718      	adds	r7, #24
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007b00:	bf00      	nop
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bc80      	pop	{r7}
 8007b08:	4770      	bx	lr

08007b0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b0a:	b480      	push	{r7}
 8007b0c:	b083      	sub	sp, #12
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b12:	bf00      	nop
 8007b14:	370c      	adds	r7, #12
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bc80      	pop	{r7}
 8007b1a:	4770      	bx	lr

08007b1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b24:	bf00      	nop
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bc80      	pop	{r7}
 8007b2c:	4770      	bx	lr

08007b2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b2e:	b480      	push	{r7}
 8007b30:	b083      	sub	sp, #12
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bc80      	pop	{r7}
 8007b3e:	4770      	bx	lr

08007b40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bc80      	pop	{r7}
 8007b50:	4770      	bx	lr
	...

08007b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	4a45      	ldr	r2, [pc, #276]	@ (8007c7c <TIM_Base_SetConfig+0x128>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d013      	beq.n	8007b94 <TIM_Base_SetConfig+0x40>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b72:	d00f      	beq.n	8007b94 <TIM_Base_SetConfig+0x40>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	4a42      	ldr	r2, [pc, #264]	@ (8007c80 <TIM_Base_SetConfig+0x12c>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d00b      	beq.n	8007b94 <TIM_Base_SetConfig+0x40>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	4a41      	ldr	r2, [pc, #260]	@ (8007c84 <TIM_Base_SetConfig+0x130>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d007      	beq.n	8007b94 <TIM_Base_SetConfig+0x40>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a40      	ldr	r2, [pc, #256]	@ (8007c88 <TIM_Base_SetConfig+0x134>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d003      	beq.n	8007b94 <TIM_Base_SetConfig+0x40>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a3f      	ldr	r2, [pc, #252]	@ (8007c8c <TIM_Base_SetConfig+0x138>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d108      	bne.n	8007ba6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	68fa      	ldr	r2, [r7, #12]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a34      	ldr	r2, [pc, #208]	@ (8007c7c <TIM_Base_SetConfig+0x128>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d02b      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bb4:	d027      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a31      	ldr	r2, [pc, #196]	@ (8007c80 <TIM_Base_SetConfig+0x12c>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d023      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a30      	ldr	r2, [pc, #192]	@ (8007c84 <TIM_Base_SetConfig+0x130>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d01f      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a2f      	ldr	r2, [pc, #188]	@ (8007c88 <TIM_Base_SetConfig+0x134>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d01b      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a2e      	ldr	r2, [pc, #184]	@ (8007c8c <TIM_Base_SetConfig+0x138>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d017      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a2d      	ldr	r2, [pc, #180]	@ (8007c90 <TIM_Base_SetConfig+0x13c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d013      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a2c      	ldr	r2, [pc, #176]	@ (8007c94 <TIM_Base_SetConfig+0x140>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d00f      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a2b      	ldr	r2, [pc, #172]	@ (8007c98 <TIM_Base_SetConfig+0x144>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00b      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a2a      	ldr	r2, [pc, #168]	@ (8007c9c <TIM_Base_SetConfig+0x148>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d007      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a29      	ldr	r2, [pc, #164]	@ (8007ca0 <TIM_Base_SetConfig+0x14c>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d003      	beq.n	8007c06 <TIM_Base_SetConfig+0xb2>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a28      	ldr	r2, [pc, #160]	@ (8007ca4 <TIM_Base_SetConfig+0x150>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d108      	bne.n	8007c18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a0f      	ldr	r2, [pc, #60]	@ (8007c7c <TIM_Base_SetConfig+0x128>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d003      	beq.n	8007c4c <TIM_Base_SetConfig+0xf8>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a11      	ldr	r2, [pc, #68]	@ (8007c8c <TIM_Base_SetConfig+0x138>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d103      	bne.n	8007c54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	691a      	ldr	r2, [r3, #16]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	f003 0301 	and.w	r3, r3, #1
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d105      	bne.n	8007c72 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	f023 0201 	bic.w	r2, r3, #1
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	611a      	str	r2, [r3, #16]
  }
}
 8007c72:	bf00      	nop
 8007c74:	3714      	adds	r7, #20
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bc80      	pop	{r7}
 8007c7a:	4770      	bx	lr
 8007c7c:	40010000 	.word	0x40010000
 8007c80:	40000400 	.word	0x40000400
 8007c84:	40000800 	.word	0x40000800
 8007c88:	40000c00 	.word	0x40000c00
 8007c8c:	40010400 	.word	0x40010400
 8007c90:	40014000 	.word	0x40014000
 8007c94:	40014400 	.word	0x40014400
 8007c98:	40014800 	.word	0x40014800
 8007c9c:	40001800 	.word	0x40001800
 8007ca0:	40001c00 	.word	0x40001c00
 8007ca4:	40002000 	.word	0x40002000

08007ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b087      	sub	sp, #28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a1b      	ldr	r3, [r3, #32]
 8007cbc:	f023 0201 	bic.w	r2, r3, #1
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f023 0303 	bic.w	r3, r3, #3
 8007cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	f023 0302 	bic.w	r3, r3, #2
 8007cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	697a      	ldr	r2, [r7, #20]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a20      	ldr	r2, [pc, #128]	@ (8007d80 <TIM_OC1_SetConfig+0xd8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d003      	beq.n	8007d0c <TIM_OC1_SetConfig+0x64>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a1f      	ldr	r2, [pc, #124]	@ (8007d84 <TIM_OC1_SetConfig+0xdc>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d10c      	bne.n	8007d26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	f023 0308 	bic.w	r3, r3, #8
 8007d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f023 0304 	bic.w	r3, r3, #4
 8007d24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a15      	ldr	r2, [pc, #84]	@ (8007d80 <TIM_OC1_SetConfig+0xd8>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d003      	beq.n	8007d36 <TIM_OC1_SetConfig+0x8e>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a14      	ldr	r2, [pc, #80]	@ (8007d84 <TIM_OC1_SetConfig+0xdc>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d111      	bne.n	8007d5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	bf00      	nop
 8007d76:	371c      	adds	r7, #28
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bc80      	pop	{r7}
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	40010000 	.word	0x40010000
 8007d84:	40010400 	.word	0x40010400

08007d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a1b      	ldr	r3, [r3, #32]
 8007d9c:	f023 0210 	bic.w	r2, r3, #16
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	021b      	lsls	r3, r3, #8
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	f023 0320 	bic.w	r3, r3, #32
 8007dd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	011b      	lsls	r3, r3, #4
 8007dda:	697a      	ldr	r2, [r7, #20]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a21      	ldr	r2, [pc, #132]	@ (8007e68 <TIM_OC2_SetConfig+0xe0>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d003      	beq.n	8007df0 <TIM_OC2_SetConfig+0x68>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a20      	ldr	r2, [pc, #128]	@ (8007e6c <TIM_OC2_SetConfig+0xe4>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d10d      	bne.n	8007e0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a16      	ldr	r2, [pc, #88]	@ (8007e68 <TIM_OC2_SetConfig+0xe0>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_OC2_SetConfig+0x94>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a15      	ldr	r2, [pc, #84]	@ (8007e6c <TIM_OC2_SetConfig+0xe4>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d113      	bne.n	8007e44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	685a      	ldr	r2, [r3, #4]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	621a      	str	r2, [r3, #32]
}
 8007e5e:	bf00      	nop
 8007e60:	371c      	adds	r7, #28
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bc80      	pop	{r7}
 8007e66:	4770      	bx	lr
 8007e68:	40010000 	.word	0x40010000
 8007e6c:	40010400 	.word	0x40010400

08007e70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b087      	sub	sp, #28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6a1b      	ldr	r3, [r3, #32]
 8007e84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	69db      	ldr	r3, [r3, #28]
 8007e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	021b      	lsls	r3, r3, #8
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a21      	ldr	r2, [pc, #132]	@ (8007f50 <TIM_OC3_SetConfig+0xe0>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d003      	beq.n	8007ed6 <TIM_OC3_SetConfig+0x66>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a20      	ldr	r2, [pc, #128]	@ (8007f54 <TIM_OC3_SetConfig+0xe4>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d10d      	bne.n	8007ef2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007edc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	021b      	lsls	r3, r3, #8
 8007ee4:	697a      	ldr	r2, [r7, #20]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a16      	ldr	r2, [pc, #88]	@ (8007f50 <TIM_OC3_SetConfig+0xe0>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d003      	beq.n	8007f02 <TIM_OC3_SetConfig+0x92>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	4a15      	ldr	r2, [pc, #84]	@ (8007f54 <TIM_OC3_SetConfig+0xe4>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d113      	bne.n	8007f2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	011b      	lsls	r3, r3, #4
 8007f18:	693a      	ldr	r2, [r7, #16]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	011b      	lsls	r3, r3, #4
 8007f24:	693a      	ldr	r2, [r7, #16]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	693a      	ldr	r2, [r7, #16]
 8007f2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	685a      	ldr	r2, [r3, #4]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	621a      	str	r2, [r3, #32]
}
 8007f44:	bf00      	nop
 8007f46:	371c      	adds	r7, #28
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bc80      	pop	{r7}
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	40010000 	.word	0x40010000
 8007f54:	40010400 	.word	0x40010400

08007f58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b087      	sub	sp, #28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a1b      	ldr	r3, [r3, #32]
 8007f66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6a1b      	ldr	r3, [r3, #32]
 8007f6c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	69db      	ldr	r3, [r3, #28]
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	021b      	lsls	r3, r3, #8
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007fa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	031b      	lsls	r3, r3, #12
 8007faa:	693a      	ldr	r2, [r7, #16]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a11      	ldr	r2, [pc, #68]	@ (8007ff8 <TIM_OC4_SetConfig+0xa0>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d003      	beq.n	8007fc0 <TIM_OC4_SetConfig+0x68>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a10      	ldr	r2, [pc, #64]	@ (8007ffc <TIM_OC4_SetConfig+0xa4>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d109      	bne.n	8007fd4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007fc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	695b      	ldr	r3, [r3, #20]
 8007fcc:	019b      	lsls	r3, r3, #6
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	697a      	ldr	r2, [r7, #20]
 8007fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	621a      	str	r2, [r3, #32]
}
 8007fee:	bf00      	nop
 8007ff0:	371c      	adds	r7, #28
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bc80      	pop	{r7}
 8007ff6:	4770      	bx	lr
 8007ff8:	40010000 	.word	0x40010000
 8007ffc:	40010400 	.word	0x40010400

08008000 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008000:	b480      	push	{r7}
 8008002:	b087      	sub	sp, #28
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	60b9      	str	r1, [r7, #8]
 800800a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f003 031f 	and.w	r3, r3, #31
 8008012:	2201      	movs	r2, #1
 8008014:	fa02 f303 	lsl.w	r3, r2, r3
 8008018:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6a1a      	ldr	r2, [r3, #32]
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	43db      	mvns	r3, r3
 8008022:	401a      	ands	r2, r3
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6a1a      	ldr	r2, [r3, #32]
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f003 031f 	and.w	r3, r3, #31
 8008032:	6879      	ldr	r1, [r7, #4]
 8008034:	fa01 f303 	lsl.w	r3, r1, r3
 8008038:	431a      	orrs	r2, r3
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	621a      	str	r2, [r3, #32]
}
 800803e:	bf00      	nop
 8008040:	371c      	adds	r7, #28
 8008042:	46bd      	mov	sp, r7
 8008044:	bc80      	pop	{r7}
 8008046:	4770      	bx	lr

08008048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008058:	2b01      	cmp	r3, #1
 800805a:	d101      	bne.n	8008060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800805c:	2302      	movs	r3, #2
 800805e:	e05a      	b.n	8008116 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2202      	movs	r2, #2
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008086:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	4313      	orrs	r3, r2
 8008090:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a20      	ldr	r2, [pc, #128]	@ (8008120 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d022      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ac:	d01d      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a1c      	ldr	r2, [pc, #112]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d018      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a1a      	ldr	r2, [pc, #104]	@ (8008128 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d013      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a19      	ldr	r2, [pc, #100]	@ (800812c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d00e      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a17      	ldr	r2, [pc, #92]	@ (8008130 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d009      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a16      	ldr	r2, [pc, #88]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d004      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a14      	ldr	r2, [pc, #80]	@ (8008138 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d10c      	bne.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3714      	adds	r7, #20
 800811a:	46bd      	mov	sp, r7
 800811c:	bc80      	pop	{r7}
 800811e:	4770      	bx	lr
 8008120:	40010000 	.word	0x40010000
 8008124:	40000400 	.word	0x40000400
 8008128:	40000800 	.word	0x40000800
 800812c:	40000c00 	.word	0x40000c00
 8008130:	40010400 	.word	0x40010400
 8008134:	40014000 	.word	0x40014000
 8008138:	40001800 	.word	0x40001800

0800813c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008146:	2300      	movs	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008150:	2b01      	cmp	r3, #1
 8008152:	d101      	bne.n	8008158 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008154:	2302      	movs	r3, #2
 8008156:	e03d      	b.n	80081d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	68db      	ldr	r3, [r3, #12]
 800816a:	4313      	orrs	r3, r2
 800816c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	4313      	orrs	r3, r2
 800817a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	4313      	orrs	r3, r2
 8008188:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4313      	orrs	r3, r2
 8008196:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	691b      	ldr	r3, [r3, #16]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	695b      	ldr	r3, [r3, #20]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	69db      	ldr	r3, [r3, #28]
 80081be:	4313      	orrs	r3, r2
 80081c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081d2:	2300      	movs	r3, #0
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	bc80      	pop	{r7}
 80081dc:	4770      	bx	lr

080081de <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081de:	b480      	push	{r7}
 80081e0:	b083      	sub	sp, #12
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081e6:	bf00      	nop
 80081e8:	370c      	adds	r7, #12
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bc80      	pop	{r7}
 80081ee:	4770      	bx	lr

080081f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bc80      	pop	{r7}
 8008200:	4770      	bx	lr
	...

08008204 <malloc>:
 8008204:	4b02      	ldr	r3, [pc, #8]	@ (8008210 <malloc+0xc>)
 8008206:	4601      	mov	r1, r0
 8008208:	6818      	ldr	r0, [r3, #0]
 800820a:	f000 b82d 	b.w	8008268 <_malloc_r>
 800820e:	bf00      	nop
 8008210:	2000003c 	.word	0x2000003c

08008214 <free>:
 8008214:	4b02      	ldr	r3, [pc, #8]	@ (8008220 <free+0xc>)
 8008216:	4601      	mov	r1, r0
 8008218:	6818      	ldr	r0, [r3, #0]
 800821a:	f000 b8f5 	b.w	8008408 <_free_r>
 800821e:	bf00      	nop
 8008220:	2000003c 	.word	0x2000003c

08008224 <sbrk_aligned>:
 8008224:	b570      	push	{r4, r5, r6, lr}
 8008226:	4e0f      	ldr	r6, [pc, #60]	@ (8008264 <sbrk_aligned+0x40>)
 8008228:	460c      	mov	r4, r1
 800822a:	6831      	ldr	r1, [r6, #0]
 800822c:	4605      	mov	r5, r0
 800822e:	b911      	cbnz	r1, 8008236 <sbrk_aligned+0x12>
 8008230:	f000 f8ae 	bl	8008390 <_sbrk_r>
 8008234:	6030      	str	r0, [r6, #0]
 8008236:	4621      	mov	r1, r4
 8008238:	4628      	mov	r0, r5
 800823a:	f000 f8a9 	bl	8008390 <_sbrk_r>
 800823e:	1c43      	adds	r3, r0, #1
 8008240:	d103      	bne.n	800824a <sbrk_aligned+0x26>
 8008242:	f04f 34ff 	mov.w	r4, #4294967295
 8008246:	4620      	mov	r0, r4
 8008248:	bd70      	pop	{r4, r5, r6, pc}
 800824a:	1cc4      	adds	r4, r0, #3
 800824c:	f024 0403 	bic.w	r4, r4, #3
 8008250:	42a0      	cmp	r0, r4
 8008252:	d0f8      	beq.n	8008246 <sbrk_aligned+0x22>
 8008254:	1a21      	subs	r1, r4, r0
 8008256:	4628      	mov	r0, r5
 8008258:	f000 f89a 	bl	8008390 <_sbrk_r>
 800825c:	3001      	adds	r0, #1
 800825e:	d1f2      	bne.n	8008246 <sbrk_aligned+0x22>
 8008260:	e7ef      	b.n	8008242 <sbrk_aligned+0x1e>
 8008262:	bf00      	nop
 8008264:	2000244c 	.word	0x2000244c

08008268 <_malloc_r>:
 8008268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800826c:	1ccd      	adds	r5, r1, #3
 800826e:	f025 0503 	bic.w	r5, r5, #3
 8008272:	3508      	adds	r5, #8
 8008274:	2d0c      	cmp	r5, #12
 8008276:	bf38      	it	cc
 8008278:	250c      	movcc	r5, #12
 800827a:	2d00      	cmp	r5, #0
 800827c:	4606      	mov	r6, r0
 800827e:	db01      	blt.n	8008284 <_malloc_r+0x1c>
 8008280:	42a9      	cmp	r1, r5
 8008282:	d904      	bls.n	800828e <_malloc_r+0x26>
 8008284:	230c      	movs	r3, #12
 8008286:	6033      	str	r3, [r6, #0]
 8008288:	2000      	movs	r0, #0
 800828a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800828e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008364 <_malloc_r+0xfc>
 8008292:	f000 f869 	bl	8008368 <__malloc_lock>
 8008296:	f8d8 3000 	ldr.w	r3, [r8]
 800829a:	461c      	mov	r4, r3
 800829c:	bb44      	cbnz	r4, 80082f0 <_malloc_r+0x88>
 800829e:	4629      	mov	r1, r5
 80082a0:	4630      	mov	r0, r6
 80082a2:	f7ff ffbf 	bl	8008224 <sbrk_aligned>
 80082a6:	1c43      	adds	r3, r0, #1
 80082a8:	4604      	mov	r4, r0
 80082aa:	d158      	bne.n	800835e <_malloc_r+0xf6>
 80082ac:	f8d8 4000 	ldr.w	r4, [r8]
 80082b0:	4627      	mov	r7, r4
 80082b2:	2f00      	cmp	r7, #0
 80082b4:	d143      	bne.n	800833e <_malloc_r+0xd6>
 80082b6:	2c00      	cmp	r4, #0
 80082b8:	d04b      	beq.n	8008352 <_malloc_r+0xea>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	4639      	mov	r1, r7
 80082be:	4630      	mov	r0, r6
 80082c0:	eb04 0903 	add.w	r9, r4, r3
 80082c4:	f000 f864 	bl	8008390 <_sbrk_r>
 80082c8:	4581      	cmp	r9, r0
 80082ca:	d142      	bne.n	8008352 <_malloc_r+0xea>
 80082cc:	6821      	ldr	r1, [r4, #0]
 80082ce:	4630      	mov	r0, r6
 80082d0:	1a6d      	subs	r5, r5, r1
 80082d2:	4629      	mov	r1, r5
 80082d4:	f7ff ffa6 	bl	8008224 <sbrk_aligned>
 80082d8:	3001      	adds	r0, #1
 80082da:	d03a      	beq.n	8008352 <_malloc_r+0xea>
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	442b      	add	r3, r5
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	f8d8 3000 	ldr.w	r3, [r8]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	bb62      	cbnz	r2, 8008344 <_malloc_r+0xdc>
 80082ea:	f8c8 7000 	str.w	r7, [r8]
 80082ee:	e00f      	b.n	8008310 <_malloc_r+0xa8>
 80082f0:	6822      	ldr	r2, [r4, #0]
 80082f2:	1b52      	subs	r2, r2, r5
 80082f4:	d420      	bmi.n	8008338 <_malloc_r+0xd0>
 80082f6:	2a0b      	cmp	r2, #11
 80082f8:	d917      	bls.n	800832a <_malloc_r+0xc2>
 80082fa:	1961      	adds	r1, r4, r5
 80082fc:	42a3      	cmp	r3, r4
 80082fe:	6025      	str	r5, [r4, #0]
 8008300:	bf18      	it	ne
 8008302:	6059      	strne	r1, [r3, #4]
 8008304:	6863      	ldr	r3, [r4, #4]
 8008306:	bf08      	it	eq
 8008308:	f8c8 1000 	streq.w	r1, [r8]
 800830c:	5162      	str	r2, [r4, r5]
 800830e:	604b      	str	r3, [r1, #4]
 8008310:	4630      	mov	r0, r6
 8008312:	f000 f82f 	bl	8008374 <__malloc_unlock>
 8008316:	f104 000b 	add.w	r0, r4, #11
 800831a:	1d23      	adds	r3, r4, #4
 800831c:	f020 0007 	bic.w	r0, r0, #7
 8008320:	1ac2      	subs	r2, r0, r3
 8008322:	bf1c      	itt	ne
 8008324:	1a1b      	subne	r3, r3, r0
 8008326:	50a3      	strne	r3, [r4, r2]
 8008328:	e7af      	b.n	800828a <_malloc_r+0x22>
 800832a:	6862      	ldr	r2, [r4, #4]
 800832c:	42a3      	cmp	r3, r4
 800832e:	bf0c      	ite	eq
 8008330:	f8c8 2000 	streq.w	r2, [r8]
 8008334:	605a      	strne	r2, [r3, #4]
 8008336:	e7eb      	b.n	8008310 <_malloc_r+0xa8>
 8008338:	4623      	mov	r3, r4
 800833a:	6864      	ldr	r4, [r4, #4]
 800833c:	e7ae      	b.n	800829c <_malloc_r+0x34>
 800833e:	463c      	mov	r4, r7
 8008340:	687f      	ldr	r7, [r7, #4]
 8008342:	e7b6      	b.n	80082b2 <_malloc_r+0x4a>
 8008344:	461a      	mov	r2, r3
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	42a3      	cmp	r3, r4
 800834a:	d1fb      	bne.n	8008344 <_malloc_r+0xdc>
 800834c:	2300      	movs	r3, #0
 800834e:	6053      	str	r3, [r2, #4]
 8008350:	e7de      	b.n	8008310 <_malloc_r+0xa8>
 8008352:	230c      	movs	r3, #12
 8008354:	4630      	mov	r0, r6
 8008356:	6033      	str	r3, [r6, #0]
 8008358:	f000 f80c 	bl	8008374 <__malloc_unlock>
 800835c:	e794      	b.n	8008288 <_malloc_r+0x20>
 800835e:	6005      	str	r5, [r0, #0]
 8008360:	e7d6      	b.n	8008310 <_malloc_r+0xa8>
 8008362:	bf00      	nop
 8008364:	20002450 	.word	0x20002450

08008368 <__malloc_lock>:
 8008368:	4801      	ldr	r0, [pc, #4]	@ (8008370 <__malloc_lock+0x8>)
 800836a:	f000 b84b 	b.w	8008404 <__retarget_lock_acquire_recursive>
 800836e:	bf00      	nop
 8008370:	20002590 	.word	0x20002590

08008374 <__malloc_unlock>:
 8008374:	4801      	ldr	r0, [pc, #4]	@ (800837c <__malloc_unlock+0x8>)
 8008376:	f000 b846 	b.w	8008406 <__retarget_lock_release_recursive>
 800837a:	bf00      	nop
 800837c:	20002590 	.word	0x20002590

08008380 <memset>:
 8008380:	4603      	mov	r3, r0
 8008382:	4402      	add	r2, r0
 8008384:	4293      	cmp	r3, r2
 8008386:	d100      	bne.n	800838a <memset+0xa>
 8008388:	4770      	bx	lr
 800838a:	f803 1b01 	strb.w	r1, [r3], #1
 800838e:	e7f9      	b.n	8008384 <memset+0x4>

08008390 <_sbrk_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	2300      	movs	r3, #0
 8008394:	4d05      	ldr	r5, [pc, #20]	@ (80083ac <_sbrk_r+0x1c>)
 8008396:	4604      	mov	r4, r0
 8008398:	4608      	mov	r0, r1
 800839a:	602b      	str	r3, [r5, #0]
 800839c:	f7fb fd84 	bl	8003ea8 <_sbrk>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d102      	bne.n	80083aa <_sbrk_r+0x1a>
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	b103      	cbz	r3, 80083aa <_sbrk_r+0x1a>
 80083a8:	6023      	str	r3, [r4, #0]
 80083aa:	bd38      	pop	{r3, r4, r5, pc}
 80083ac:	2000258c 	.word	0x2000258c

080083b0 <__errno>:
 80083b0:	4b01      	ldr	r3, [pc, #4]	@ (80083b8 <__errno+0x8>)
 80083b2:	6818      	ldr	r0, [r3, #0]
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop
 80083b8:	2000003c 	.word	0x2000003c

080083bc <__libc_init_array>:
 80083bc:	b570      	push	{r4, r5, r6, lr}
 80083be:	2600      	movs	r6, #0
 80083c0:	4d0c      	ldr	r5, [pc, #48]	@ (80083f4 <__libc_init_array+0x38>)
 80083c2:	4c0d      	ldr	r4, [pc, #52]	@ (80083f8 <__libc_init_array+0x3c>)
 80083c4:	1b64      	subs	r4, r4, r5
 80083c6:	10a4      	asrs	r4, r4, #2
 80083c8:	42a6      	cmp	r6, r4
 80083ca:	d109      	bne.n	80083e0 <__libc_init_array+0x24>
 80083cc:	f000 f864 	bl	8008498 <_init>
 80083d0:	2600      	movs	r6, #0
 80083d2:	4d0a      	ldr	r5, [pc, #40]	@ (80083fc <__libc_init_array+0x40>)
 80083d4:	4c0a      	ldr	r4, [pc, #40]	@ (8008400 <__libc_init_array+0x44>)
 80083d6:	1b64      	subs	r4, r4, r5
 80083d8:	10a4      	asrs	r4, r4, #2
 80083da:	42a6      	cmp	r6, r4
 80083dc:	d105      	bne.n	80083ea <__libc_init_array+0x2e>
 80083de:	bd70      	pop	{r4, r5, r6, pc}
 80083e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80083e4:	4798      	blx	r3
 80083e6:	3601      	adds	r6, #1
 80083e8:	e7ee      	b.n	80083c8 <__libc_init_array+0xc>
 80083ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80083ee:	4798      	blx	r3
 80083f0:	3601      	adds	r6, #1
 80083f2:	e7f2      	b.n	80083da <__libc_init_array+0x1e>
 80083f4:	080084d8 	.word	0x080084d8
 80083f8:	080084d8 	.word	0x080084d8
 80083fc:	080084d8 	.word	0x080084d8
 8008400:	080084dc 	.word	0x080084dc

08008404 <__retarget_lock_acquire_recursive>:
 8008404:	4770      	bx	lr

08008406 <__retarget_lock_release_recursive>:
 8008406:	4770      	bx	lr

08008408 <_free_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4605      	mov	r5, r0
 800840c:	2900      	cmp	r1, #0
 800840e:	d040      	beq.n	8008492 <_free_r+0x8a>
 8008410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008414:	1f0c      	subs	r4, r1, #4
 8008416:	2b00      	cmp	r3, #0
 8008418:	bfb8      	it	lt
 800841a:	18e4      	addlt	r4, r4, r3
 800841c:	f7ff ffa4 	bl	8008368 <__malloc_lock>
 8008420:	4a1c      	ldr	r2, [pc, #112]	@ (8008494 <_free_r+0x8c>)
 8008422:	6813      	ldr	r3, [r2, #0]
 8008424:	b933      	cbnz	r3, 8008434 <_free_r+0x2c>
 8008426:	6063      	str	r3, [r4, #4]
 8008428:	6014      	str	r4, [r2, #0]
 800842a:	4628      	mov	r0, r5
 800842c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008430:	f7ff bfa0 	b.w	8008374 <__malloc_unlock>
 8008434:	42a3      	cmp	r3, r4
 8008436:	d908      	bls.n	800844a <_free_r+0x42>
 8008438:	6820      	ldr	r0, [r4, #0]
 800843a:	1821      	adds	r1, r4, r0
 800843c:	428b      	cmp	r3, r1
 800843e:	bf01      	itttt	eq
 8008440:	6819      	ldreq	r1, [r3, #0]
 8008442:	685b      	ldreq	r3, [r3, #4]
 8008444:	1809      	addeq	r1, r1, r0
 8008446:	6021      	streq	r1, [r4, #0]
 8008448:	e7ed      	b.n	8008426 <_free_r+0x1e>
 800844a:	461a      	mov	r2, r3
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	b10b      	cbz	r3, 8008454 <_free_r+0x4c>
 8008450:	42a3      	cmp	r3, r4
 8008452:	d9fa      	bls.n	800844a <_free_r+0x42>
 8008454:	6811      	ldr	r1, [r2, #0]
 8008456:	1850      	adds	r0, r2, r1
 8008458:	42a0      	cmp	r0, r4
 800845a:	d10b      	bne.n	8008474 <_free_r+0x6c>
 800845c:	6820      	ldr	r0, [r4, #0]
 800845e:	4401      	add	r1, r0
 8008460:	1850      	adds	r0, r2, r1
 8008462:	4283      	cmp	r3, r0
 8008464:	6011      	str	r1, [r2, #0]
 8008466:	d1e0      	bne.n	800842a <_free_r+0x22>
 8008468:	6818      	ldr	r0, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	4408      	add	r0, r1
 800846e:	6010      	str	r0, [r2, #0]
 8008470:	6053      	str	r3, [r2, #4]
 8008472:	e7da      	b.n	800842a <_free_r+0x22>
 8008474:	d902      	bls.n	800847c <_free_r+0x74>
 8008476:	230c      	movs	r3, #12
 8008478:	602b      	str	r3, [r5, #0]
 800847a:	e7d6      	b.n	800842a <_free_r+0x22>
 800847c:	6820      	ldr	r0, [r4, #0]
 800847e:	1821      	adds	r1, r4, r0
 8008480:	428b      	cmp	r3, r1
 8008482:	bf01      	itttt	eq
 8008484:	6819      	ldreq	r1, [r3, #0]
 8008486:	685b      	ldreq	r3, [r3, #4]
 8008488:	1809      	addeq	r1, r1, r0
 800848a:	6021      	streq	r1, [r4, #0]
 800848c:	6063      	str	r3, [r4, #4]
 800848e:	6054      	str	r4, [r2, #4]
 8008490:	e7cb      	b.n	800842a <_free_r+0x22>
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	20002450 	.word	0x20002450

08008498 <_init>:
 8008498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849a:	bf00      	nop
 800849c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800849e:	bc08      	pop	{r3}
 80084a0:	469e      	mov	lr, r3
 80084a2:	4770      	bx	lr

080084a4 <_fini>:
 80084a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a6:	bf00      	nop
 80084a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084aa:	bc08      	pop	{r3}
 80084ac:	469e      	mov	lr, r3
 80084ae:	4770      	bx	lr
