<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='598' ll='600' type='llvm::MIBundleBuilder &amp; llvm::MIBundleBuilder::append(llvm::MachineInstr * MI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='596'>/// Insert MI into MBB by appending it to the instructions in the bundle.
  /// MI will become the last instruction in the bundle.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1833' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1837' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1845' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='369' u='c' c='_ZN12_GLOBAL__N_119MipsBranchExpansion13replaceBranchERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEPS2_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='677' u='c' c='_ZN12_GLOBAL__N_119MipsBranchExpansion18expandToLongBranchERNS_7MBBInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='676' u='c' c='_ZN12_GLOBAL__N_119MipsBranchExpansion18expandToLongBranchERNS_7MBBInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='770' u='c' c='_ZN12_GLOBAL__N_119MipsBranchExpansion19handleForbiddenSlotEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='315' u='c' c='_ZL17insertDelayFillerN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_13SmallDenseMapIPNS_17MachineBasicBlockEPS1_Lj2ENS_12DenseMapInf4883413'/>
