/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [7:0] _06_;
  wire [48:0] _07_;
  wire [19:0] _08_;
  wire [16:0] _09_;
  wire [23:0] _10_;
  wire celloutsig_0_0z;
  wire [27:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [12:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_57z;
  wire [6:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [17:0] celloutsig_0_65z;
  wire [9:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_94z;
  wire [2:0] celloutsig_0_95z;
  wire [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [46:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(in_data[57] ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_1_3z = !(in_data[132] ? celloutsig_1_0z : in_data[136]);
  assign celloutsig_0_52z = ~celloutsig_0_15z;
  assign celloutsig_0_64z = ~celloutsig_0_22z;
  assign celloutsig_0_12z = ~celloutsig_0_2z[5];
  assign celloutsig_0_24z = ~_04_;
  assign celloutsig_0_34z = ~celloutsig_0_6z[6];
  assign celloutsig_1_4z = celloutsig_1_1z[7] | ~(celloutsig_1_3z);
  assign celloutsig_1_12z = celloutsig_1_1z[9] | ~(celloutsig_1_11z[0]);
  assign celloutsig_0_14z = _04_ | ~(celloutsig_0_7z);
  assign celloutsig_0_47z = celloutsig_0_41z | celloutsig_0_38z[3];
  assign celloutsig_0_59z = { celloutsig_0_21z[16], celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_57z, celloutsig_0_23z } + { celloutsig_0_14z, celloutsig_0_49z, celloutsig_0_18z };
  assign celloutsig_0_21z = celloutsig_0_10z[21:2] + { _08_[19:10], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, _08_[6:5], _00_, _08_[3:1], _05_ };
  reg [20:0] _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 21'h000000;
    else _24_ <= { celloutsig_0_9z[13:3], celloutsig_0_6z };
  assign _07_[20:0] = _24_;
  reg [2:0] _25_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _25_ <= 3'h0;
    else _25_ <= celloutsig_0_2z[7:5];
  assign { _06_[3], _04_, _02_ } = _25_;
  reg [16:0] _26_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _26_ <= 17'h00000;
    else _26_ <= { in_data[54:39], celloutsig_0_0z };
  assign { _09_[16:10], _08_[19:10] } = _26_;
  reg [6:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _27_ <= 7'h00;
    else _27_ <= { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_12z };
  assign { _08_[6:5], _00_, _08_[3:1], _05_ } = _27_;
  reg [23:0] _28_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _28_ <= 24'h000000;
    else _28_ <= { celloutsig_0_9z[20:18], celloutsig_0_7z, _09_[16:10], _08_[19:10], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z };
  assign { _10_[23:16], _01_, _10_[14:5], _03_, _10_[3:0] } = _28_;
  assign celloutsig_0_9z = in_data[94:71] & { _09_[14:12], celloutsig_0_3z, _09_[16:10], _08_[19:10], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_6z[37:34], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } & { celloutsig_1_1z[9:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_7z[7:5] & celloutsig_1_1z[5:3];
  assign celloutsig_0_26z = celloutsig_0_20z[11:1] & in_data[45:35];
  assign celloutsig_0_74z = { celloutsig_0_65z[17:15], celloutsig_0_52z } / { 1'h1, celloutsig_0_10z[17:15] };
  assign celloutsig_1_2z = { celloutsig_1_1z[8:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[12:8] };
  assign celloutsig_1_13z = { celloutsig_1_1z[11:3], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z } / { 1'h1, celloutsig_1_8z[15:0], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = in_data[92:86] > celloutsig_0_2z[9:3];
  assign celloutsig_1_5z = in_data[152:149] > { celloutsig_1_1z[16:14], celloutsig_1_3z };
  assign celloutsig_0_35z = { celloutsig_0_2z[14:11], celloutsig_0_11z, celloutsig_0_11z } > celloutsig_0_26z[9:4];
  assign celloutsig_0_38z = celloutsig_0_10z[23:11] * { celloutsig_0_2z[14:4], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[2:1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z } * celloutsig_1_13z[21:12];
  assign celloutsig_0_18z = { in_data[46:43], celloutsig_0_14z } * celloutsig_0_2z[6:2];
  assign celloutsig_1_18z = celloutsig_1_1z != celloutsig_1_8z[17:1];
  assign celloutsig_1_11z = ~ celloutsig_1_1z[16:5];
  assign celloutsig_0_20z = ~ celloutsig_0_10z[17:4];
  assign celloutsig_0_2z = { celloutsig_0_0z, _09_[16:10], _08_[19:10] } | in_data[81:64];
  assign celloutsig_0_49z = | { _07_[11:5], celloutsig_0_7z, celloutsig_0_12z, _06_[3], _04_, _02_ };
  assign celloutsig_0_54z = | { _09_[11:10], _08_[19:14] };
  assign celloutsig_1_0z = | in_data[157:149];
  assign celloutsig_1_9z = | { celloutsig_1_2z[3:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_15z = | celloutsig_0_6z[9:4];
  assign celloutsig_0_22z = | { celloutsig_0_2z[16:2], celloutsig_0_11z };
  assign celloutsig_0_23z = | { _09_[11:10], _08_[19:11], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[34] & in_data[73];
  assign celloutsig_0_41z = celloutsig_0_18z[2] & celloutsig_0_8z;
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_8z & celloutsig_0_11z;
  assign celloutsig_0_3z = ^ { celloutsig_0_2z[12], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = ^ { _09_[15:10], _08_[19:18] };
  assign celloutsig_0_11z = ^ { celloutsig_0_10z[27:20], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_28z = ^ { celloutsig_0_21z[17:8], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[152:136] << { in_data[189:178], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_57z = { in_data[29:28], celloutsig_0_47z } >> celloutsig_0_20z[6:4];
  assign celloutsig_0_65z = { celloutsig_0_3z, celloutsig_0_64z, celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_59z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_28z } >> { _09_[16:10], _08_[19:11], celloutsig_0_7z, celloutsig_0_54z };
  assign celloutsig_0_6z = celloutsig_0_2z[9:0] >> { _08_[15:10], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_95z = celloutsig_0_10z[22:20] >> _10_[2:0];
  assign celloutsig_1_6z = { in_data[172:132], celloutsig_1_2z } >> in_data[152:106];
  assign celloutsig_0_10z = { celloutsig_0_6z[4:3], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z } >> { celloutsig_0_6z[7:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_94z = { _09_[12], _08_[6:5], _00_, _08_[3:1], _05_ } >>> { celloutsig_0_10z[26:23], celloutsig_0_74z };
  assign celloutsig_1_8z = { celloutsig_1_6z[25:10], celloutsig_1_0z, celloutsig_1_4z } >>> { celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_10z[6:4], celloutsig_0_14z } ~^ celloutsig_0_10z[13:10];
  assign _06_[2:1] = { _04_, _02_ };
  assign _07_[31:21] = { celloutsig_0_23z, celloutsig_0_6z };
  assign { _08_[9:7], _08_[4], _08_[0] } = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, _00_, _05_ };
  assign _09_[9:0] = _08_[19:10];
  assign { _10_[15], _10_[4] } = { _01_, _03_ };
  assign { out_data[128], out_data[105:96], out_data[39:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
