Timing Analyzer report for toolflow
Sat Dec 10 15:17:19 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.4%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   4.0%      ;
;     Processors 5-12        ;   2.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Sat Dec 10 15:17:18 2022 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.16 MHz ; 57.16 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 2.506 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.276 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; iCLK  ; 1.101 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.839 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.631 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.506 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 17.368     ;
; 2.678 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 17.232     ;
; 2.678 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 17.232     ;
; 2.774 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 17.135     ;
; 2.778 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 17.101     ;
; 2.780 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 17.100     ;
; 2.791 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 17.089     ;
; 2.794 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 17.108     ;
; 2.794 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 17.108     ;
; 2.819 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 17.060     ;
; 2.861 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 17.047     ;
; 2.861 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 17.047     ;
; 2.865 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 17.011     ;
; 2.874 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 17.006     ;
; 2.942 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.977     ;
; 2.944 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.976     ;
; 2.977 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 16.923     ;
; 2.977 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 16.923     ;
; 2.981 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.520     ; 16.497     ;
; 2.981 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.520     ; 16.497     ;
; 2.983 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 16.897     ;
; 2.983 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.936     ;
; 2.990 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.919     ;
; 2.990 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.919     ;
; 2.992 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.924     ;
; 2.992 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.924     ;
; 2.998 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 16.871     ;
; 2.998 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 16.871     ;
; 2.998 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.129     ; 16.871     ;
; 3.010 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 16.870     ;
; 3.021 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.894     ;
; 3.021 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.894     ;
; 3.021 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.894     ;
; 3.021 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.894     ;
; 3.025 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.892     ;
; 3.025 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.892     ;
; 3.028 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.889     ;
; 3.028 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.889     ;
; 3.049 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.134     ; 16.815     ;
; 3.077 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.520     ; 16.401     ;
; 3.077 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.520     ; 16.401     ;
; 3.081 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.551     ; 16.366     ;
; 3.083 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 16.365     ;
; 3.092 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 16.793     ;
; 3.094 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 16.792     ;
; 3.094 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.815     ;
; 3.105 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:14:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 16.770     ;
; 3.106 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 16.795     ;
; 3.106 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 16.795     ;
; 3.108 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.127     ; 16.763     ;
; 3.111 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.556     ; 16.331     ;
; 3.122 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.551     ; 16.325     ;
; 3.133 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 16.752     ;
; 3.133 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 16.778     ;
; 3.137 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.770     ;
; 3.137 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.770     ;
; 3.137 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.770     ;
; 3.137 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.770     ;
; 3.141 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.768     ;
; 3.141 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.768     ;
; 3.144 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.765     ;
; 3.144 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.765     ;
; 3.150 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 16.732     ;
; 3.162 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q                            ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 16.717     ;
; 3.162 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.747     ;
; 3.162 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.747     ;
; 3.162 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.747     ;
; 3.164 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.522     ; 16.312     ;
; 3.164 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.522     ; 16.312     ;
; 3.172 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 16.739     ;
; 3.172 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0 ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 17.027     ;
; 3.173 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 16.707     ;
; 3.174 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.746     ;
; 3.175 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.739     ;
; 3.175 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.739     ;
; 3.177 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.551     ; 16.270     ;
; 3.179 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.550     ; 16.269     ;
; 3.180 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 16.717     ;
; 3.180 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 16.717     ;
; 3.182 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.734     ;
; 3.182 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.734     ;
; 3.186 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.520     ; 16.292     ;
; 3.186 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.520     ; 16.292     ;
; 3.203 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.711     ;
; 3.203 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.711     ;
; 3.203 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.711     ;
; 3.210 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.125     ; 16.663     ;
; 3.213 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.654     ;
; 3.213 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.654     ;
; 3.213 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.654     ;
; 3.213 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.654     ;
; 3.213 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.654     ;
; 3.213 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 16.691     ;
; 3.214 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.556     ; 16.228     ;
; 3.215 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:26:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 16.665     ;
; 3.217 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:5:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 16.651     ;
; 3.217 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 16.651     ;
; 3.217 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 16.651     ;
; 3.217 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 16.651     ;
; 3.217 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.130     ; 16.651     ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.276 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 0.938      ;
; 0.339 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 0.998      ;
; 0.352 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.011      ;
; 0.364 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.033      ;
; 0.407 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.419 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:31:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.686      ;
; 0.425 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:17:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.693      ;
; 0.428 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:0:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; EXMEM:EXMEMRegisters|dffg:x3_4|s_Q                                ; MEMWB:MEMWBRegisters|dffg:x3_4|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.698      ;
; 0.434 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:16:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:16:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.702      ;
; 0.435 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.702      ;
; 0.442 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.709      ;
; 0.449 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:26:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.716      ;
; 0.451 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.718      ;
; 0.453 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.720      ;
; 0.456 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.723      ;
; 0.457 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.724      ;
; 0.457 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.726      ;
; 0.458 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.726      ;
; 0.463 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.730      ;
; 0.465 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.733      ;
; 0.489 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.756      ;
; 0.523 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.473      ; 1.218      ;
; 0.554 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:25:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 1.283      ;
; 0.555 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 1.284      ;
; 0.563 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.831      ;
; 0.565 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.832      ;
; 0.568 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.836      ;
; 0.587 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.854      ;
; 0.590 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.857      ;
; 0.593 ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR|s_Q       ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR|s_Q                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.861      ;
; 0.593 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.860      ;
; 0.596 ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q    ; RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:5:Conection|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.864      ;
; 0.599 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.601 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.603 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 1.332      ;
; 0.606 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.874      ;
; 0.606 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.612 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.879      ;
; 0.613 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.880      ;
; 0.615 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.882      ;
; 0.616 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.883      ;
; 0.616 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.882      ;
; 0.618 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.885      ;
; 0.620 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.887      ;
; 0.622 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.891      ;
; 0.629 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.288      ;
; 0.629 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.896      ;
; 0.629 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.896      ;
; 0.631 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.898      ;
; 0.631 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.897      ;
; 0.636 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.903      ;
; 0.643 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q      ; MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.911      ;
; 0.650 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.916      ;
; 0.654 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.321      ;
; 0.658 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.319      ;
; 0.659 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.319      ;
; 0.661 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.355      ;
; 0.662 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.930      ;
; 0.664 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:23:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:23:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.518      ; 1.368      ;
; 0.665 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:11:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.326      ;
; 0.666 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 1.363      ;
; 0.668 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 1.366      ;
; 0.671 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.332      ;
; 0.673 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.330      ;
; 0.673 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.940      ;
; 0.675 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.338      ;
; 0.675 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.338      ;
; 0.675 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.942      ;
; 0.677 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:30:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.944      ;
; 0.678 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.339      ;
; 0.678 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.337      ;
; 0.678 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.339      ;
; 0.680 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.347      ;
; 0.683 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.342      ;
; 0.683 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:3:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.950      ;
; 0.684 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.343      ;
; 0.684 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.952      ;
; 0.685 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.345      ;
; 0.687 ; mem:IMem|ram~43                                                   ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.955      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                ;
+-------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:24:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.101 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 19.159     ;
; 1.116 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.763     ;
; 1.116 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 18.754     ;
; 1.116 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.128     ; 18.754     ;
; 1.117 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.134     ; 18.747     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.759     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:12:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:1:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:21:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.759     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:13:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:19:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.759     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 18.756     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.759     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:26:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.759     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:14:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:31:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 18.756     ;
; 1.118 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:6:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:3:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 18.762     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:5:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.758     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:4:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:7:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.121     ; 18.758     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 18.765     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 18.765     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 18.753     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 18.753     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:17:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 18.762     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:15:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:28:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 18.753     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 18.753     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:29:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 18.766     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:10:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:18:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.117     ; 18.762     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 18.768     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 18.763     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:9:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.119 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:11:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.757     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 18.754     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:20:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.760     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:25:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.760     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:22:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.760     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:23:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.760     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:10:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 18.760     ;
; 1.120 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 18.754     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.772     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.771     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.769     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.769     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.769     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.769     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 18.776     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 18.776     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.771     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:8:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:9:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.774     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 18.773     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 18.773     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.772     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.772     ;
; 1.142 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 18.773     ;
+-------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                               ;
+-------+-------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.839 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 2.105      ;
; 1.839 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 2.105      ;
; 1.839 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 2.105      ;
; 2.035 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.515      ; 2.736      ;
; 2.083 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.351      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_12|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.100 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.367      ;
; 2.147 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.406      ;
; 2.147 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.406      ;
; 2.147 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.406      ;
; 2.154 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 2.425      ;
; 2.154 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 2.425      ;
; 2.158 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:26:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 2.423      ;
; 2.172 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_6|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 2.437      ;
; 2.184 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 2.454      ;
; 2.184 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 2.454      ;
; 2.184 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 2.454      ;
; 2.184 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 2.454      ;
; 2.191 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_4|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 2.462      ;
; 2.191 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 2.462      ;
; 2.233 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.491      ;
; 2.233 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.491      ;
; 2.236 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.489      ;
; 2.236 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.489      ;
; 2.236 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.489      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 2.571      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 2.571      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 2.571      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 2.571      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 2.571      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 2.571      ;
; 2.272 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:22:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 2.571      ;
; 2.272 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 2.571      ;
; 2.272 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 2.571      ;
; 2.272 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 2.571      ;
; 2.274 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.527      ;
; 2.274 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.527      ;
; 2.274 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.527      ;
; 2.274 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.527      ;
; 2.274 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.527      ;
; 2.274 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.527      ;
; 2.278 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 2.544      ;
; 2.278 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 2.544      ;
; 2.278 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 2.544      ;
; 2.313 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.115      ; 2.614      ;
; 2.313 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.115      ; 2.614      ;
; 2.359 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.112      ; 2.657      ;
; 2.359 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.112      ; 2.657      ;
; 2.359 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.112      ; 2.657      ;
; 2.389 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.117      ; 2.692      ;
; 2.389 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.117      ; 2.692      ;
; 2.404 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 2.703      ;
; 2.404 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 2.703      ;
; 2.439 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.698      ;
; 2.439 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:2:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.698      ;
; 2.439 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.698      ;
; 2.439 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.698      ;
; 2.439 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:3:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.698      ;
; 2.447 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 2.716      ;
; 2.447 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 2.716      ;
; 2.447 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 2.716      ;
; 2.451 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.711      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:22:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.461 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.715      ;
; 2.470 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_10|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.728      ;
; 2.470 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_5|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.728      ;
; 2.474 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.515      ; 3.175      ;
; 2.477 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 2.739      ;
; 2.495 ; MEMWB:MEMWBRegisters|dffg:x3_9|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.763      ;
; 2.495 ; MEMWB:MEMWBRegisters|dffg:x3_9|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.763      ;
; 2.495 ; MEMWB:MEMWBRegisters|dffg:x3_9|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.763      ;
; 2.502 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 2.757      ;
; 2.506 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.118      ; 2.810      ;
; 2.512 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.763      ;
; 2.512 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.763      ;
; 2.512 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.763      ;
; 2.512 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.763      ;
; 2.512 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.763      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.515 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.767      ;
; 2.522 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.790      ;
; 2.526 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:8:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.789      ;
; 2.526 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:6:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.789      ;
; 2.526 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:5:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.786      ;
+-------+-------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.530 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.35 MHz ; 62.35 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 3.961 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.278 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.747 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.653 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.650 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.961 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 15.926     ;
; 4.104 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.815     ;
; 4.140 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.780     ;
; 4.140 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.780     ;
; 4.181 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.712     ;
; 4.206 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 15.686     ;
; 4.232 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 15.683     ;
; 4.232 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 15.683     ;
; 4.261 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 15.631     ;
; 4.294 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 15.595     ;
; 4.312 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.581     ;
; 4.315 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 15.615     ;
; 4.336 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.582     ;
; 4.336 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 15.582     ;
; 4.340 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.589     ;
; 4.363 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.530     ;
; 4.366 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.527     ;
; 4.395 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.534     ;
; 4.396 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.530     ;
; 4.396 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.530     ;
; 4.400 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.475     ; 15.124     ;
; 4.400 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.475     ; 15.124     ;
; 4.422 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.497     ;
; 4.426 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.457     ;
; 4.426 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.457     ;
; 4.426 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.457     ;
; 4.428 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.485     ;
; 4.428 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.485     ;
; 4.435 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.484     ;
; 4.435 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.484     ;
; 4.437 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 15.462     ;
; 4.437 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.484     ;
; 4.441 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 15.056     ;
; 4.462 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.464     ;
; 4.462 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.464     ;
; 4.462 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.464     ;
; 4.462 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.464     ;
; 4.462 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 15.436     ;
; 4.463 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.430     ;
; 4.466 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.462     ;
; 4.466 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 15.462     ;
; 4.466 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.503     ; 15.030     ;
; 4.467 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.460     ;
; 4.467 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.460     ;
; 4.476 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 15.404     ;
; 4.500 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.475     ; 15.024     ;
; 4.500 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.475     ; 15.024     ;
; 4.503 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.988     ;
; 4.517 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 15.381     ;
; 4.521 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.503     ; 14.975     ;
; 4.527 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.387     ;
; 4.527 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 15.387     ;
; 4.529 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.364     ;
; 4.538 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:14:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 15.350     ;
; 4.538 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.386     ;
; 4.541 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 14.956     ;
; 4.554 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.367     ;
; 4.554 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.367     ;
; 4.554 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.367     ;
; 4.554 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.367     ;
; 4.558 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.365     ;
; 4.558 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.365     ;
; 4.559 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.363     ;
; 4.559 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.363     ;
; 4.560 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.360     ;
; 4.560 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.360     ;
; 4.560 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.360     ;
; 4.562 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.364     ;
; 4.562 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.364     ;
; 4.566 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.503     ; 14.930     ;
; 4.568 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 15.318     ;
; 4.571 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.339     ;
; 4.571 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.339     ;
; 4.581 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q                            ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 15.314     ;
; 4.583 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.475     ; 14.941     ;
; 4.583 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.475     ; 14.941     ;
; 4.583 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.508     ; 14.908     ;
; 4.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 15.302     ;
; 4.592 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.332     ;
; 4.592 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.332     ;
; 4.594 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.289     ;
; 4.596 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.477     ; 14.926     ;
; 4.596 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.477     ; 14.926     ;
; 4.597 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 15.333     ;
; 4.603 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 15.296     ;
; 4.606 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 15.280     ;
; 4.606 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0 ; iCLK         ; iCLK        ; 20.000       ; 0.139      ; 15.563     ;
; 4.610 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.307     ;
; 4.611 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:3:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.272     ;
; 4.620 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:5:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.116     ; 15.263     ;
; 4.621 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.503     ; 14.875     ;
; 4.624 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.502     ; 14.873     ;
; 4.627 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.294     ;
; 4.627 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:17:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.266     ;
; 4.628 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:26:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 15.265     ;
; 4.628 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 15.270     ;
; 4.636 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:13:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 15.252     ;
; 4.643 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:1:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 15.248     ;
; 4.643 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:0:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 15.248     ;
; 4.645 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                              ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 15.250     ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.871      ;
; 0.340 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.931      ;
; 0.348 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.939      ;
; 0.365 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.967      ;
; 0.365 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:31:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.623      ;
; 0.385 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:17:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.629      ;
; 0.393 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:16:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.637      ;
; 0.395 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:0:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; EXMEM:EXMEMRegisters|dffg:x3_4|s_Q                                ; MEMWB:MEMWBRegisters|dffg:x3_4|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.641      ;
; 0.401 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:16:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.646      ;
; 0.407 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.651      ;
; 0.408 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.652      ;
; 0.408 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.651      ;
; 0.413 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.656      ;
; 0.414 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:26:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.657      ;
; 0.415 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.420 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.664      ;
; 0.422 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.666      ;
; 0.427 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.670      ;
; 0.429 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.673      ;
; 0.449 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.692      ;
; 0.480 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.104      ;
; 0.497 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.167      ;
; 0.509 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:25:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.179      ;
; 0.510 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.754      ;
; 0.512 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.755      ;
; 0.514 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.758      ;
; 0.528 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.198      ;
; 0.531 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.774      ;
; 0.534 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.777      ;
; 0.537 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.780      ;
; 0.541 ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR|s_Q       ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR|s_Q                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.785      ;
; 0.547 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.554 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q    ; RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:5:Conection|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.800      ;
; 0.563 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.807      ;
; 0.563 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.806      ;
; 0.563 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.806      ;
; 0.564 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.807      ;
; 0.564 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.807      ;
; 0.567 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.810      ;
; 0.567 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.570 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.814      ;
; 0.571 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.814      ;
; 0.571 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.814      ;
; 0.572 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.815      ;
; 0.574 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.817      ;
; 0.575 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.818      ;
; 0.577 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.820      ;
; 0.579 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:23:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:23:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.225      ;
; 0.583 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.826      ;
; 0.587 ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q      ; MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.831      ;
; 0.597 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.190      ;
; 0.597 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.839      ;
; 0.600 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.842      ;
; 0.605 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.849      ;
; 0.609 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:11:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.852      ;
; 0.615 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.215      ;
; 0.615 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.858      ;
; 0.618 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.254      ;
; 0.618 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.861      ;
; 0.620 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:30:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.863      ;
; 0.623 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.262      ;
; 0.623 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.263      ;
; 0.625 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:3:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; mem:IMem|ram~43                                                   ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.872      ;
; 0.629 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.873      ;
; 0.632 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.226      ;
; 0.634 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.227      ;
; 0.634 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:6:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.472      ; 1.277      ;
; 0.636 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:16:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.880      ;
; 0.636 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:3:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.879      ;
; 0.640 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.233      ;
; 0.640 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.883      ;
; 0.647 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.236      ;
; 0.647 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.240      ;
; 0.647 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.247      ;
; 0.649 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.246      ;
; 0.649 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.245      ;
; 0.650 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.246      ;
; 0.650 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.249      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                 ;
+-------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:24:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.747 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 17.493     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:3:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 17.122     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 17.129     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.133     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:5:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 17.125     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:4:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:7:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:12:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:1:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 17.125     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:13:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:20:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 17.128     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 17.122     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:25:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 17.128     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.133     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 17.120     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 17.120     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:17:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 17.129     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:15:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.133     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.133     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.133     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:22:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 17.128     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:23:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 17.128     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:28:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 17.120     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 17.120     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:14:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:31:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 17.122     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:10:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:18:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 17.129     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.130     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:6:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 17.123     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:9:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:10:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 17.128     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 17.122     ;
; 2.765 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:11:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.110     ; 17.124     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 17.125     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 17.114     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:21:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 17.125     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:19:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 17.125     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 17.125     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 17.133     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.132     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 17.132     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:26:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 17.125     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.129     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 17.119     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 17.119     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:29:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 17.133     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.766 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.135     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.139     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.138     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.136     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.136     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.136     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.136     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.138     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:8:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:9:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.141     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.140     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.140     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.139     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.139     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.140     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.140     ;
; 2.785 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:16:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.139     ;
+-------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                ;
+-------+-------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.653 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.895      ;
; 1.653 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.895      ;
; 1.653 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.895      ;
; 1.827 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 2.465      ;
; 1.872 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.116      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_12|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.885 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 2.128      ;
; 1.936 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 2.171      ;
; 1.936 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 2.171      ;
; 1.936 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 2.171      ;
; 1.939 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.187      ;
; 1.939 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.187      ;
; 1.942 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:26:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 2.184      ;
; 1.948 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_6|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 2.189      ;
; 1.965 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 2.212      ;
; 1.965 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 2.212      ;
; 1.965 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 2.212      ;
; 1.965 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 2.212      ;
; 1.972 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_4|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.220      ;
; 1.972 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.220      ;
; 2.006 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 2.241      ;
; 2.006 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 2.241      ;
; 2.010 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.241      ;
; 2.010 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.241      ;
; 2.010 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.241      ;
; 2.039 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.313      ;
; 2.039 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.313      ;
; 2.039 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.313      ;
; 2.039 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.313      ;
; 2.039 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.313      ;
; 2.039 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.313      ;
; 2.044 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:22:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 2.317      ;
; 2.044 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 2.317      ;
; 2.044 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 2.317      ;
; 2.044 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 2.317      ;
; 2.046 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.276      ;
; 2.046 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.276      ;
; 2.046 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.276      ;
; 2.046 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.276      ;
; 2.046 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.276      ;
; 2.046 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.276      ;
; 2.053 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 2.295      ;
; 2.053 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 2.295      ;
; 2.053 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 2.295      ;
; 2.076 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.350      ;
; 2.076 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.103      ; 2.350      ;
; 2.121 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 2.392      ;
; 2.121 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 2.392      ;
; 2.121 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 2.392      ;
; 2.149 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.106      ; 2.426      ;
; 2.149 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.106      ; 2.426      ;
; 2.156 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 2.429      ;
; 2.156 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 2.429      ;
; 2.187 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.423      ;
; 2.187 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:2:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.423      ;
; 2.187 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.423      ;
; 2.187 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.423      ;
; 2.187 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:3:DFFR|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.423      ;
; 2.192 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 2.438      ;
; 2.192 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 2.438      ;
; 2.192 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 2.438      ;
; 2.205 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.441      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:22:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.213 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 2.445      ;
; 2.215 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_10|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 2.449      ;
; 2.215 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_5|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 2.449      ;
; 2.221 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.460      ;
; 2.227 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 2.865      ;
; 2.248 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 2.481      ;
; 2.251 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.107      ; 2.529      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.255 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 2.485      ;
; 2.256 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.485      ;
; 2.256 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.485      ;
; 2.256 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.485      ;
; 2.256 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.485      ;
; 2.256 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.485      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:5:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.507      ;
; 2.271 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:1:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.507      ;
; 2.272 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 2.516      ;
; 2.275 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; mem:IMem|ram~43                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.513      ;
; 2.280 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:8:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.519      ;
; 2.280 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:6:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.519      ;
; 2.280 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:9:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.519      ;
+-------+-------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.816 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 11.382 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.098 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 10.458 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.893 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.382 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.558      ;
; 11.382 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.558      ;
; 11.398 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.517      ;
; 11.440 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.481      ;
; 11.459 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.462      ;
; 11.460 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 8.462      ;
; 11.487 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.449      ;
; 11.487 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.449      ;
; 11.525 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.412      ;
; 11.530 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.406      ;
; 11.530 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.406      ;
; 11.553 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 8.369      ;
; 11.573 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.367      ;
; 11.573 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.367      ;
; 11.578 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 8.338      ;
; 11.579 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 8.329      ;
; 11.581 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.334      ;
; 11.581 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.334      ;
; 11.581 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.334      ;
; 11.589 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 8.147      ;
; 11.589 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 8.147      ;
; 11.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.355      ;
; 11.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.355      ;
; 11.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.355      ;
; 11.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.355      ;
; 11.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.358      ;
; 11.590 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.358      ;
; 11.591 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.329      ;
; 11.596 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.350      ;
; 11.596 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.350      ;
; 11.603 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:28:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 8.310      ;
; 11.612 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:14:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.306      ;
; 11.618 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.329      ;
; 11.623 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 8.113      ;
; 11.623 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 8.113      ;
; 11.625 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.295      ;
; 11.635 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 8.297      ;
; 11.635 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 8.297      ;
; 11.637 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.310      ;
; 11.638 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.310      ;
; 11.643 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.302      ;
; 11.643 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.302      ;
; 11.647 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.270     ; 8.070      ;
; 11.649 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q                             ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.277      ;
; 11.650 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0  ; iCLK         ; iCLK        ; 20.000       ; 0.067      ; 8.426      ;
; 11.656 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:26:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.265      ;
; 11.664 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.276      ;
; 11.666 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.270     ; 8.051      ;
; 11.667 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.269     ; 8.051      ;
; 11.667 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.270      ;
; 11.669 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.246      ;
; 11.669 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.246      ;
; 11.671 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.250      ;
; 11.673 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:3:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.242      ;
; 11.677 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 8.243      ;
; 11.680 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:6:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.231      ;
; 11.680 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.231      ;
; 11.680 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.231      ;
; 11.680 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.231      ;
; 11.680 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.231      ;
; 11.681 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:5:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.234      ;
; 11.681 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.270     ; 8.036      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:5:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 8.229      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.261      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.261      ;
; 11.682 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.261      ;
; 11.689 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.689 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.689 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.689 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.689 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.689 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.223      ;
; 11.692 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a1~portb_address_reg0  ; iCLK         ; iCLK        ; 20.000       ; 0.074      ; 8.391      ;
; 11.694 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:23:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.254      ;
; 11.694 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:18:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.249      ;
; 11.694 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:28:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.249      ;
; 11.694 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:23:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.227      ;
; 11.694 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:13:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.255     ; 8.038      ;
; 11.694 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:17:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.255     ; 8.038      ;
; 11.696 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:13:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 8.222      ;
; 11.700 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_02e1:auto_generated|ram_block1a16~portb_address_reg0 ; iCLK         ; iCLK        ; 20.000       ; 0.076      ; 8.385      ;
; 11.700 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.270     ; 8.017      ;
; 11.701 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.225      ;
; 11.701 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q  ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.269     ; 8.017      ;
; 11.705 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:17:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 8.217      ;
; 11.705 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 8.233      ;
; 11.706 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.276     ; 8.005      ;
; 11.706 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 8.030      ;
; 11.706 ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 8.030      ;
; 11.713 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:30:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 8.202      ;
; 11.720 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:11:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 8.201      ;
; 11.720 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.206      ;
; 11.721 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 8.206      ;
; 11.721 ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                               ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.215      ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.098 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.427      ;
; 0.141 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.470      ;
; 0.145 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.482      ;
; 0.148 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.477      ;
; 0.187 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:31:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:0:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; EXMEM:EXMEMRegisters|dffg:x3_4|s_Q                                ; MEMWB:MEMWBRegisters|dffg:x3_4|s_Q                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:16:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:22:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:21:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:17:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:16:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:26:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.202 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:18:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:15:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 0.559      ;
; 0.209 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:3:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.210 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.335      ;
; 0.211 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:2:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.338      ;
; 0.221 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.347      ;
; 0.244 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:25:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.255      ; 0.583      ;
; 0.245 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.255      ; 0.584      ;
; 0.255 ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR|s_Q       ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR|s_Q                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.381      ;
; 0.259 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:29:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:15:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q    ; RegisterFile32_32:RegFile|NbitRegister:\G_RegisterFile32_32:30:Registers|dffg:\G_NBit_Register:5:Conection|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:14:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.255      ; 0.600      ;
; 0.261 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:15:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.391      ;
; 0.268 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.601      ;
; 0.269 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:3:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:7:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.396      ;
; 0.270 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:8:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:9:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:27:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:18:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:9:DFFR|s_Q      ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:28:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:2:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.614      ;
; 0.277 ; EXMEM:EXMEMRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.406      ;
; 0.281 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q   ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.407      ;
; 0.282 ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q    ; MEMWB:MEMWBRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:0:DFFR|s_Q                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.408      ;
; 0.286 ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q      ; MEMWB:MEMWBRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.412      ;
; 0.294 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.626      ;
; 0.294 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:23:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:23:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.627      ;
; 0.295 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.625      ;
; 0.295 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.627      ;
; 0.296 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:30:DFFR|s_Q                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.619      ;
; 0.299 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.631      ;
; 0.299 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.636      ;
; 0.301 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.638      ;
; 0.301 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:7:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.629      ;
; 0.303 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.635      ;
; 0.303 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.640      ;
; 0.303 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:16:DFFR|s_Q  ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:16:DFFR|s_Q                                            ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.630      ;
; 0.304 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.630      ;
; 0.304 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:19:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:19:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.638      ;
; 0.305 ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:6:DFFR|s_Q                                             ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.635      ;
; 0.306 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:11:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:7:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.640      ;
; 0.307 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:11:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.638      ;
; 0.308 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.643      ;
; 0.309 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.643      ;
; 0.309 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:10:DFFR|s_Q   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                  ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.642      ;
; 0.309 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:10:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:8:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                   ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.644      ;
; 0.310 ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:9:DFFR|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.647      ;
; 0.311 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:30:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; fetch:Fetch1|PC:PC1|DffR_N:REG0|dffg:\G_NBit_DFFR:27:DFFR|s_Q     ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.436      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                  ;
+--------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:9:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:24:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:0:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.458 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 9.644      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:23:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.445      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.445      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.445      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.445      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 9.446      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.481 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.447      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.437      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:12:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:1:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:21:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.437      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:13:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:19:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.437      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 9.433      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.437      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.446      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 9.445      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 9.445      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:29:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 9.432      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 9.432      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:15:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:26:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.437      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:28:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 9.432      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 9.432      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:14:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:31:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 9.433      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:29:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.446      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:10:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 9.441      ;
; 10.482 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:6:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:1:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:3:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:1:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:20:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 9.439      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg6:opCode|dffg:\G_5bit_DFFG:2:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 9.425      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:branchAddr|dffg:\G_32bit_DFFG:5:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:4:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:7:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:20:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.438      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:25:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.438      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:17:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 9.439      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.443      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:22:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.438      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:23:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.438      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 9.429      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:21:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 9.429      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:18:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 9.439      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:9:DFFR|s_Q         ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:10:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 9.438      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg5:RegWrAddr|dffg:\G_5bit_DFFG:4:DFFR|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.483 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:pc|dffg:\G_32bit_DFFG:11:DFFR|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.436      ;
; 10.495 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.452      ;
; 10.495 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:4:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.452      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg:alusrc|s_Q                                 ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 9.443      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 9.443      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 9.443      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:2:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 9.443      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:8:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:9:DFFR|s_Q   ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.447      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:12:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.447      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 9.446      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:18:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 9.446      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:immMuxOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.447      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:17:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.448      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRtOut|dffg:\G_32bit_DFFG:13:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.447      ;
; 10.497 ; IDEX:IDEXRegisters|dffg:alusrc|s_Q ; IDEX:IDEXRegisters|dffg32:regRsOut|dffg:\G_32bit_DFFG:13:DFFR|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.447      ;
+--------+------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                 ;
+-------+-------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.893 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.018      ;
; 0.893 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.018      ;
; 0.893 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.018      ;
; 0.998 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.254      ; 1.336      ;
; 1.020 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.146      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_12|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:2:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.024 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.150      ;
; 1.051 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_6|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.176      ;
; 1.051 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:26:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 1.175      ;
; 1.051 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 1.181      ;
; 1.051 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 1.181      ;
; 1.054 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:24:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.182      ;
; 1.054 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.182      ;
; 1.054 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.182      ;
; 1.054 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:24:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.182      ;
; 1.061 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:29:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:29:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.033      ; 1.178      ;
; 1.062 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_4|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 1.192      ;
; 1.062 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:26:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 1.192      ;
; 1.091 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.033      ; 1.208      ;
; 1.091 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.033      ; 1.208      ;
; 1.092 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 1.206      ;
; 1.092 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:17:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 1.206      ;
; 1.092 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:16:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 1.206      ;
; 1.102 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.227      ;
; 1.102 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.227      ;
; 1.102 ; EXMEM:EXMEMRegisters|dffg:x3_11|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 1.227      ;
; 1.105 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:14:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.218      ;
; 1.105 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:15:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.218      ;
; 1.105 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:12:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.218      ;
; 1.105 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:13:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.218      ;
; 1.105 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:10:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.218      ;
; 1.105 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.218      ;
; 1.110 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:22:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.256      ;
; 1.110 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:13:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.256      ;
; 1.110 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:12:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.256      ;
; 1.110 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:10:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.256      ;
; 1.119 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:2:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.266      ;
; 1.119 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.266      ;
; 1.119 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:20:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.266      ;
; 1.119 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:9:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.266      ;
; 1.119 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:8:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.266      ;
; 1.119 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:3:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.266      ;
; 1.127 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:17:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.274      ;
; 1.127 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:0:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.274      ;
; 1.144 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:6:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.290      ;
; 1.144 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:7:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.290      ;
; 1.144 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:6:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 1.290      ;
; 1.159 ; MEMWB:MEMWBRegisters|dffg:x3_9|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.285      ;
; 1.159 ; MEMWB:MEMWBRegisters|dffg:x3_9|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:5:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.285      ;
; 1.159 ; MEMWB:MEMWBRegisters|dffg:x3_9|s_Q  ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:1:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.285      ;
; 1.160 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 1.309      ;
; 1.160 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 1.309      ;
; 1.168 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:18:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 1.313      ;
; 1.168 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:28:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 1.313      ;
; 1.178 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:9:DFFR|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.306      ;
; 1.178 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:23:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.306      ;
; 1.178 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:25:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.306      ;
; 1.179 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:8:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.302      ;
; 1.179 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:6:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.302      ;
; 1.179 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:9:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.302      ;
; 1.179 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:7:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.302      ;
; 1.179 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:10:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.302      ;
; 1.179 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:11:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.302      ;
; 1.181 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:0:DFFR|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.303      ;
; 1.181 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:2:DFFR|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.303      ;
; 1.181 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:4:DFFR|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.303      ;
; 1.181 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:1:DFFR|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.303      ;
; 1.181 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg5:x2_1|dffg:\G_5bit_DFFG:3:DFFR|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.303      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:14:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:12:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:0:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:13:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:24:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:22:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:23:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.188 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:30:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 1.310      ;
; 1.192 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:5:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 1.312      ;
; 1.192 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:1:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 1.312      ;
; 1.196 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; mem:IMem|ram~43                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 1.317      ;
; 1.200 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_10|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 1.320      ;
; 1.200 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg:x3_5|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 1.320      ;
; 1.205 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:30:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.034      ; 1.323      ;
; 1.208 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:23:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.359      ;
; 1.210 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:27:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 1.331      ;
; 1.211 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:31:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.327      ;
; 1.211 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:29:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.327      ;
; 1.211 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:28:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.327      ;
; 1.211 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:27:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.327      ;
; 1.211 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:25:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.327      ;
; 1.211 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; IFID:IFIDRegisters|dffg32:pc_dffg|dffg:\G_32bit_DFFG:26:DFFR|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.327      ;
; 1.214 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:18:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 1.328      ;
; 1.214 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:21:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 1.328      ;
; 1.214 ; MEMWB:MEMWBRegisters|dffg:x3_10|s_Q ; EXMEM:EXMEMRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 1.328      ;
+-------+-------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.279 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.506 ; 0.098 ; 1.101    ; 0.893   ; 9.374               ;
;  iCLK            ; 2.506 ; 0.098 ; 1.101    ; 0.893   ; 9.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 2543299  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 2543299  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1908174  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 1908174  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1574  ; 1574 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec 10 15:17:17 2022
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.506               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 iCLK 
Info (332146): Worst-case recovery slack is 1.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.101               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.839               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.631               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.530 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.506
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.506 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115): To Node      : EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.106      3.106  R        clock network delay
    Info (332115):      3.338      0.232     uTco  IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115):      3.338      0.000 FF  CELL  IDEXRegisters|alusrc|s_Q|q
    Info (332115):      4.322      0.984 FF    IC  ImmMux|o_O[31]~0|datad
    Info (332115):      4.447      0.125 FF  CELL  ImmMux|o_O[31]~0|combout
    Info (332115):      4.741      0.294 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:0:AddingfirstAdder|and2|o_F|datac
    Info (332115):      5.022      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:0:AddingfirstAdder|and2|o_F|combout
    Info (332115):      5.315      0.293 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F~0|datab
    Info (332115):      5.740      0.425 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      5.989      0.249 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:2:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      6.114      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:2:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      6.364      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      6.489      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      6.909      0.420 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      7.034      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      7.284      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:5:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      7.409      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:5:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      7.668      0.259 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):      7.949      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      8.203      0.254 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:7:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):      8.484      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:7:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      8.733      0.249 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      8.858      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      9.108      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      9.233      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      9.490      0.257 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:10:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):      9.771      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:10:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     10.020      0.249 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:11:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     10.145      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:11:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     10.396      0.251 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     10.521      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     10.779      0.258 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:13:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     11.060      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:13:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     11.319      0.259 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:14:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     11.600      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:14:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     11.848      0.248 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     11.973      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     12.223      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     12.348      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     12.598      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     12.723      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     12.975      0.252 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:18:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     13.100      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:18:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     13.349      0.249 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     13.474      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     13.959      0.485 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     14.084      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     14.336      0.252 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:21:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     14.461      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:21:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     14.714      0.253 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:22:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     14.839      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:22:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     15.081      0.242 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:23:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     15.206      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:23:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     15.454      0.248 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:24:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     15.579      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:24:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     15.828      0.249 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:25:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     15.953      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:25:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     16.208      0.255 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:26:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     16.489      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:26:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     16.739      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:27:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     16.864      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:27:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     17.114      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:28:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     17.239      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:28:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     17.495      0.256 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:29:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     17.776      0.281 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:29:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     18.026      0.250 FF    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:30:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     18.151      0.125 FF  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:30:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     18.389      0.238 FF    IC  ALUDesign|ALUMulti|Mux31~27|datad
    Info (332115):     18.514      0.125 FF  CELL  ALUDesign|ALUMulti|Mux31~27|combout
    Info (332115):     18.748      0.234 FF    IC  ALUDesign|ALUMulti|Mux0~0|datac
    Info (332115):     19.029      0.281 FF  CELL  ALUDesign|ALUMulti|Mux0~0|combout
    Info (332115):     19.265      0.236 FF    IC  ALUDesign|ALUMulti|Mux0~1|datac
    Info (332115):     19.546      0.281 FF  CELL  ALUDesign|ALUMulti|Mux0~1|combout
    Info (332115):     20.245      0.699 FF    IC  ALUDesign|ALUMulti|Mux0~15|datad
    Info (332115):     20.370      0.125 FF  CELL  ALUDesign|ALUMulti|Mux0~15|combout
    Info (332115):     20.370      0.000 FF    IC  EXMEMRegisters|x1_5|\G_32bit_DFFG:31:DFFR|s_Q|d
    Info (332115):     20.474      0.104 FF  CELL  EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.974      2.974  R        clock network delay
    Info (332115):     22.982      0.008           clock pessimism removed
    Info (332115):     22.962     -0.020           clock uncertainty
    Info (332115):     22.980      0.018     uTsu  EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.474
    Info (332115): Data Required Time :    22.980
    Info (332115): Slack              :     2.506 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.276 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.994      2.994  R        clock network delay
    Info (332115):      3.226      0.232     uTco  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q
    Info (332115):      3.226      0.000 RR  CELL  EXMEMRegisters|x1_3|\G_32bit_DFFG:4:DFFR|s_Q|q
    Info (332115):      3.860      0.634 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a1|portadatain[3]
    Info (332115):      3.932      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.466      3.466  R        clock network delay
    Info (332115):      3.434     -0.032           clock pessimism removed
    Info (332115):      3.434      0.000           clock uncertainty
    Info (332115):      3.656      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.932
    Info (332115): Data Required Time :     3.656
    Info (332115): Slack              :     0.276 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.101
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.101 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115): To Node      : IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.106      3.106  R        clock network delay
    Info (332115):      3.338      0.232     uTco  IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115):      3.338      0.000 FF  CELL  IDEXRegisters|alusrc|s_Q|q
    Info (332115):      4.322      0.984 FF    IC  ImmMux|o_O[0]~29|datad
    Info (332115):      4.472      0.150 FR  CELL  ImmMux|o_O[0]~29|combout
    Info (332115):      5.266      0.794 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|datac
    Info (332115):      5.536      0.270 RF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|combout
    Info (332115):      5.790      0.254 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|datac
    Info (332115):      6.071      0.281 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|combout
    Info (332115):      6.322      0.251 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|datad
    Info (332115):      6.447      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|combout
    Info (332115):      6.698      0.251 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|datad
    Info (332115):      6.823      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|combout
    Info (332115):      7.073      0.250 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~0|datad
    Info (332115):      7.198      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~0|combout
    Info (332115):      7.425      0.227 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~1|datad
    Info (332115):      7.550      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~1|combout
    Info (332115):      7.811      0.261 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~0|datad
    Info (332115):      7.936      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~0|combout
    Info (332115):      8.170      0.234 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~1|datac
    Info (332115):      8.451      0.281 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~1|combout
    Info (332115):      8.704      0.253 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~0|datad
    Info (332115):      8.829      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~0|combout
    Info (332115):      9.057      0.228 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~1|datad
    Info (332115):      9.182      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~1|combout
    Info (332115):      9.421      0.239 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F|datad
    Info (332115):      9.546      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F|combout
    Info (332115):     10.014      0.468 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F|datad
    Info (332115):     10.139      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F|combout
    Info (332115):     10.399      0.260 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|and2|o_F|datad
    Info (332115):     10.524      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|and2|o_F|combout
    Info (332115):     10.762      0.238 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F|datad
    Info (332115):     10.887      0.125 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F|combout
    Info (332115):     11.862      0.975 FF    IC  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:21:AddingfirstAdder|xor2|o_F|datad
    Info (332115):     12.012      0.150 FR  CELL  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:21:AddingfirstAdder|xor2|o_F|combout
    Info (332115):     12.974      0.962 RR    IC  ALUDesign|bneIns|Equal0~6|datad
    Info (332115):     13.113      0.139 RF  CELL  ALUDesign|bneIns|Equal0~6|combout
    Info (332115):     13.341      0.228 FF    IC  ALUDesign|bneIns|Equal0~7|datad
    Info (332115):     13.466      0.125 FF  CELL  ALUDesign|bneIns|Equal0~7|combout
    Info (332115):     13.699      0.233 FF    IC  ALUDesign|bneIns|Equal0~8|datac
    Info (332115):     13.980      0.281 FF  CELL  ALUDesign|bneIns|Equal0~8|combout
    Info (332115):     14.396      0.416 FF    IC  ALUDesign|bneIns|Equal0~10|datac
    Info (332115):     14.677      0.281 FF  CELL  ALUDesign|bneIns|Equal0~10|combout
    Info (332115):     14.913      0.236 FF    IC  ALUDesign|ALUMulti|Mux31~17|datac
    Info (332115):     15.194      0.281 FF  CELL  ALUDesign|ALUMulti|Mux31~17|combout
    Info (332115):     15.422      0.228 FF    IC  ALUDesign|ALUMulti|Mux31~18|datad
    Info (332115):     15.547      0.125 FF  CELL  ALUDesign|ALUMulti|Mux31~18|combout
    Info (332115):     15.775      0.228 FF    IC  ALUDesign|ALUMulti|Mux31~20|datad
    Info (332115):     15.925      0.150 FR  CELL  ALUDesign|ALUMulti|Mux31~20|combout
    Info (332115):     16.130      0.205 RR    IC  ALUDesign|ALUMulti|Mux31~21|datad
    Info (332115):     16.285      0.155 RR  CELL  ALUDesign|ALUMulti|Mux31~21|combout
    Info (332115):     16.488      0.203 RR    IC  ALUDesign|ALUMulti|Mux31~24|datad
    Info (332115):     16.627      0.139 RF  CELL  ALUDesign|ALUMulti|Mux31~24|combout
    Info (332115):     16.883      0.256 FF    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~2|datac
    Info (332115):     17.143      0.260 FR  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~2|combout
    Info (332115):     17.348      0.205 RR    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3|datad
    Info (332115):     17.503      0.155 RR  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3|combout
    Info (332115):     19.579      2.076 RR    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3clkctrl|inclk[0]
    Info (332115):     19.579      0.000 RR  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3clkctrl|outclk
    Info (332115):     21.496      1.917 RR    IC  IDEXRegisters|Inst|\G_32bit_DFFG:19:DFFR|s_Q|clrn
    Info (332115):     22.265      0.769 RF  CELL  IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.360      3.360  R        clock network delay
    Info (332115):     23.368      0.008           clock pessimism removed
    Info (332115):     23.348     -0.020           clock uncertainty
    Info (332115):     23.366      0.018     uTsu  IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.265
    Info (332115): Data Required Time :    23.366
    Info (332115): Slack              :     1.101 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.839
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.839 
    Info (332115): ===================================================================
    Info (332115): From Node    : MEMWB:MEMWBRegisters|dffg:x3_10|s_Q
    Info (332115): To Node      : EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.983      2.983  R        clock network delay
    Info (332115):      3.215      0.232     uTco  MEMWB:MEMWBRegisters|dffg:x3_10|s_Q
    Info (332115):      3.215      0.000 FF  CELL  MEMWBRegisters|x3_10|s_Q|q
    Info (332115):      3.215      0.000 FF    IC  HazardUnitNew|o_stall[1]~13|datac
    Info (332115):      3.588      0.373 FR  CELL  HazardUnitNew|o_stall[1]~13|combout
    Info (332115):      3.792      0.204 RR    IC  FLushSelMux|\G_5Bit_MUX:1:MUXI|g_or3|o_F~2|datad
    Info (332115):      3.925      0.133 RF  CELL  FLushSelMux|\G_5Bit_MUX:1:MUXI|g_or3|o_F~2|combout
    Info (332115):      4.349      0.424 FF    IC  EXMEMRegisters|x1_3|\G_32bit_DFFG:11:DFFR|s_Q|clrn
    Info (332115):      5.088      0.739 FR  CELL  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.095      3.095  R        clock network delay
    Info (332115):      3.063     -0.032           clock pessimism removed
    Info (332115):      3.063      0.000           clock uncertainty
    Info (332115):      3.249      0.186      uTh  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.088
    Info (332115): Data Required Time :     3.249
    Info (332115): Slack              :     1.839 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 3.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.961               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 iCLK 
Info (332146): Worst-case recovery slack is 2.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.747               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.653               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.650               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.816 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.961
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.961 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115): To Node      : EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.821      2.821  R        clock network delay
    Info (332115):      3.034      0.213     uTco  IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115):      3.034      0.000 FF  CELL  IDEXRegisters|alusrc|s_Q|q
    Info (332115):      3.914      0.880 FF    IC  ImmMux|o_O[31]~0|datad
    Info (332115):      4.048      0.134 FR  CELL  ImmMux|o_O[31]~0|combout
    Info (332115):      4.277      0.229 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:0:AddingfirstAdder|and2|o_F|datac
    Info (332115):      4.542      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:0:AddingfirstAdder|and2|o_F|combout
    Info (332115):      4.782      0.240 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F~0|datab
    Info (332115):      5.146      0.364 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      5.355      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:2:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      5.499      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:2:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      5.709      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      5.853      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      6.241      0.388 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      6.385      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      6.594      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:5:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      6.738      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:5:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      6.947      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):      7.212      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      7.417      0.205 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:7:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):      7.682      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:7:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      7.891      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      8.035      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      8.244      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      8.388      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      8.595      0.207 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:10:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):      8.860      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:10:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      9.069      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:11:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      9.213      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:11:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      9.423      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):      9.567      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):      9.775      0.208 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:13:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     10.040      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:13:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     10.249      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:14:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     10.514      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:14:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     10.722      0.208 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     10.866      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     11.076      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     11.220      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     11.430      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     11.574      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     11.785      0.211 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:18:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     11.929      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:18:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     12.138      0.209 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     12.282      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     12.720      0.438 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     12.864      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     13.075      0.211 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:21:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     13.219      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:21:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     13.431      0.212 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:22:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     13.575      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:22:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     13.773      0.198 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:23:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     13.917      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:23:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     14.125      0.208 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:24:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     14.269      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:24:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     14.477      0.208 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:25:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     14.621      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:25:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     14.827      0.206 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:26:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     15.092      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:26:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     15.302      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:27:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     15.446      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:27:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     15.656      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:28:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     15.800      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:28:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     16.007      0.207 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:29:AddingfirstAdder|or1|o_F~0|datac
    Info (332115):     16.272      0.265 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:29:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     16.482      0.210 RR    IC  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:30:AddingfirstAdder|or1|o_F~0|datad
    Info (332115):     16.626      0.144 RR  CELL  ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:30:AddingfirstAdder|or1|o_F~0|combout
    Info (332115):     16.821      0.195 RR    IC  ALUDesign|ALUMulti|Mux31~27|datad
    Info (332115):     16.965      0.144 RR  CELL  ALUDesign|ALUMulti|Mux31~27|combout
    Info (332115):     17.151      0.186 RR    IC  ALUDesign|ALUMulti|Mux0~0|datac
    Info (332115):     17.416      0.265 RR  CELL  ALUDesign|ALUMulti|Mux0~0|combout
    Info (332115):     17.603      0.187 RR    IC  ALUDesign|ALUMulti|Mux0~1|datac
    Info (332115):     17.868      0.265 RR  CELL  ALUDesign|ALUMulti|Mux0~1|combout
    Info (332115):     18.523      0.655 RR    IC  ALUDesign|ALUMulti|Mux0~15|datad
    Info (332115):     18.667      0.144 RR  CELL  ALUDesign|ALUMulti|Mux0~15|combout
    Info (332115):     18.667      0.000 RR    IC  EXMEMRegisters|x1_5|\G_32bit_DFFG:31:DFFR|s_Q|d
    Info (332115):     18.747      0.080 RR  CELL  EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.702      2.702  R        clock network delay
    Info (332115):     22.709      0.007           clock pessimism removed
    Info (332115):     22.689     -0.020           clock uncertainty
    Info (332115):     22.708      0.019     uTsu  EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.747
    Info (332115): Data Required Time :    22.708
    Info (332115): Slack              :     3.961 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.278 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.723      2.723  R        clock network delay
    Info (332115):      2.936      0.213     uTco  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q
    Info (332115):      2.936      0.000 FF  CELL  EXMEMRegisters|x1_3|\G_32bit_DFFG:4:DFFR|s_Q|q
    Info (332115):      3.515      0.579 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a1|portadatain[3]
    Info (332115):      3.594      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.143      3.143  R        clock network delay
    Info (332115):      3.115     -0.028           clock pessimism removed
    Info (332115):      3.115      0.000           clock uncertainty
    Info (332115):      3.316      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.594
    Info (332115): Data Required Time :     3.316
    Info (332115): Slack              :     0.278 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.747
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.747 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115): To Node      : IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.821      2.821  R        clock network delay
    Info (332115):      3.034      0.213     uTco  IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115):      3.034      0.000 FF  CELL  IDEXRegisters|alusrc|s_Q|q
    Info (332115):      3.913      0.879 FF    IC  ImmMux|o_O[0]~29|datad
    Info (332115):      4.023      0.110 FF  CELL  ImmMux|o_O[0]~29|combout
    Info (332115):      4.745      0.722 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|datac
    Info (332115):      4.983      0.238 FR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|combout
    Info (332115):      5.188      0.205 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|datac
    Info (332115):      5.453      0.265 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|combout
    Info (332115):      5.663      0.210 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|datad
    Info (332115):      5.807      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|combout
    Info (332115):      6.017      0.210 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|datad
    Info (332115):      6.161      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|combout
    Info (332115):      6.370      0.209 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~0|datad
    Info (332115):      6.514      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~0|combout
    Info (332115):      6.702      0.188 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~1|datad
    Info (332115):      6.846      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:9:AddingfirstAdder|and2|o_F~1|combout
    Info (332115):      7.062      0.216 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~0|datad
    Info (332115):      7.206      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~0|combout
    Info (332115):      7.392      0.186 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~1|datac
    Info (332115):      7.657      0.265 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:12:AddingfirstAdder|and2|o_F~1|combout
    Info (332115):      7.861      0.204 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~0|datad
    Info (332115):      8.005      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~0|combout
    Info (332115):      8.193      0.188 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~1|datad
    Info (332115):      8.337      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:15:AddingfirstAdder|and2|o_F~1|combout
    Info (332115):      8.532      0.195 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F|datad
    Info (332115):      8.676      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:16:AddingfirstAdder|or1|o_F|combout
    Info (332115):      9.097      0.421 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F|datad
    Info (332115):      9.241      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:17:AddingfirstAdder|or1|o_F|combout
    Info (332115):      9.456      0.215 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|and2|o_F|datad
    Info (332115):      9.600      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:19:AddingfirstAdder|and2|o_F|combout
    Info (332115):      9.795      0.195 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F|datad
    Info (332115):      9.939      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:20:AddingfirstAdder|or1|o_F|combout
    Info (332115):     10.149      0.210 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:22:AddingfirstAdder|and2|o_F|datad
    Info (332115):     10.293      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:22:AddingfirstAdder|and2|o_F|combout
    Info (332115):     10.502      0.209 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:23:AddingfirstAdder|or1|o_F|datad
    Info (332115):     10.646      0.144 RR  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:23:AddingfirstAdder|or1|o_F|combout
    Info (332115):     11.343      0.697 RR    IC  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:24:AddingfirstAdder|xor2|o_F|datad
    Info (332115):     11.487      0.144 RR  CELL  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:24:AddingfirstAdder|xor2|o_F|combout
    Info (332115):     12.085      0.598 RR    IC  ALUDesign|bneIns|Equal0~7|datac
    Info (332115):     12.328      0.243 RF  CELL  ALUDesign|bneIns|Equal0~7|combout
    Info (332115):     12.540      0.212 FF    IC  ALUDesign|bneIns|Equal0~8|datac
    Info (332115):     12.792      0.252 FF  CELL  ALUDesign|bneIns|Equal0~8|combout
    Info (332115):     13.162      0.370 FF    IC  ALUDesign|bneIns|Equal0~10|datac
    Info (332115):     13.414      0.252 FF  CELL  ALUDesign|bneIns|Equal0~10|combout
    Info (332115):     13.629      0.215 FF    IC  ALUDesign|ALUMulti|Mux31~17|datac
    Info (332115):     13.881      0.252 FF  CELL  ALUDesign|ALUMulti|Mux31~17|combout
    Info (332115):     14.089      0.208 FF    IC  ALUDesign|ALUMulti|Mux31~18|datad
    Info (332115):     14.199      0.110 FF  CELL  ALUDesign|ALUMulti|Mux31~18|combout
    Info (332115):     14.406      0.207 FF    IC  ALUDesign|ALUMulti|Mux31~20|datad
    Info (332115):     14.540      0.134 FR  CELL  ALUDesign|ALUMulti|Mux31~20|combout
    Info (332115):     14.729      0.189 RR    IC  ALUDesign|ALUMulti|Mux31~21|datad
    Info (332115):     14.873      0.144 RR  CELL  ALUDesign|ALUMulti|Mux31~21|combout
    Info (332115):     15.060      0.187 RR    IC  ALUDesign|ALUMulti|Mux31~24|datad
    Info (332115):     15.185      0.125 RF  CELL  ALUDesign|ALUMulti|Mux31~24|combout
    Info (332115):     15.419      0.234 FF    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~2|datac
    Info (332115):     15.656      0.237 FR  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~2|combout
    Info (332115):     15.845      0.189 RR    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3|datad
    Info (332115):     15.989      0.144 RR  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3|combout
    Info (332115):     17.921      1.932 RR    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3clkctrl|inclk[0]
    Info (332115):     17.921      0.000 RR  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3clkctrl|outclk
    Info (332115):     19.624      1.703 RR    IC  IDEXRegisters|Inst|\G_32bit_DFFG:19:DFFR|s_Q|clrn
    Info (332115):     20.314      0.690 RF  CELL  IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.055      3.055  R        clock network delay
    Info (332115):     23.062      0.007           clock pessimism removed
    Info (332115):     23.042     -0.020           clock uncertainty
    Info (332115):     23.061      0.019     uTsu  IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.314
    Info (332115): Data Required Time :    23.061
    Info (332115): Slack              :     2.747 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.653
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.653 
    Info (332115): ===================================================================
    Info (332115): From Node    : MEMWB:MEMWBRegisters|dffg:x3_10|s_Q
    Info (332115): To Node      : EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.711      2.711  R        clock network delay
    Info (332115):      2.924      0.213     uTco  MEMWB:MEMWBRegisters|dffg:x3_10|s_Q
    Info (332115):      2.924      0.000 FF  CELL  MEMWBRegisters|x3_10|s_Q|q
    Info (332115):      2.924      0.000 FF    IC  HazardUnitNew|o_stall[1]~13|datac
    Info (332115):      3.257      0.333 FR  CELL  HazardUnitNew|o_stall[1]~13|combout
    Info (332115):      3.445      0.188 RR    IC  FLushSelMux|\G_5Bit_MUX:1:MUXI|g_or3|o_F~2|datad
    Info (332115):      3.565      0.120 RF  CELL  FLushSelMux|\G_5Bit_MUX:1:MUXI|g_or3|o_F~2|combout
    Info (332115):      3.943      0.378 FF    IC  EXMEMRegisters|x1_3|\G_32bit_DFFG:11:DFFR|s_Q|clrn
    Info (332115):      4.606      0.663 FR  CELL  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.810      2.810  R        clock network delay
    Info (332115):      2.782     -0.028           clock pessimism removed
    Info (332115):      2.782      0.000           clock uncertainty
    Info (332115):      2.953      0.171      uTh  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.606
    Info (332115): Data Required Time :     2.953
    Info (332115): Slack              :     1.653 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 11.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.382               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.098               0.000 iCLK 
Info (332146): Worst-case recovery slack is 10.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.458               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.893               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.279 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.382
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.382 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115): To Node      : EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.667      1.667  R        clock network delay
    Info (332115):      1.772      0.105     uTco  IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115):      1.772      0.000 FF  CELL  IDEXRegisters|alusrc|s_Q|q
    Info (332115):      2.298      0.526 FF    IC  ImmMux|o_O[0]~29|datad
    Info (332115):      2.370      0.072 FR  CELL  ImmMux|o_O[0]~29|combout
    Info (332115):      2.735      0.365 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|datac
    Info (332115):      2.860      0.125 RF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|combout
    Info (332115):      2.982      0.122 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|datac
    Info (332115):      3.115      0.133 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|combout
    Info (332115):      3.236      0.121 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|datad
    Info (332115):      3.299      0.063 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|combout
    Info (332115):      3.419      0.120 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|datad
    Info (332115):      3.482      0.063 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|combout
    Info (332115):      4.033      0.551 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F|datad
    Info (332115):      4.096      0.063 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F|combout
    Info (332115):      4.416      0.320 FF    IC  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|xor2|o_F|datad
    Info (332115):      4.488      0.072 FR  CELL  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|xor2|o_F|combout
    Info (332115):      4.603      0.115 RR    IC  ALUDesign|bneIns|Equal0~2|datab
    Info (332115):      4.780      0.177 RF  CELL  ALUDesign|bneIns|Equal0~2|combout
    Info (332115):      5.338      0.558 FF    IC  ALUDesign|bneIns|Equal0~3|dataa
    Info (332115):      5.511      0.173 FF  CELL  ALUDesign|bneIns|Equal0~3|combout
    Info (332115):      5.621      0.110 FF    IC  ALUDesign|bneIns|Equal0~4|datac
    Info (332115):      5.754      0.133 FF  CELL  ALUDesign|bneIns|Equal0~4|combout
    Info (332115):      6.279      0.525 FF    IC  ALUDesign|bneIns|Equal0~5|datad
    Info (332115):      6.342      0.063 FF  CELL  ALUDesign|bneIns|Equal0~5|combout
    Info (332115):      6.472      0.130 FF    IC  ALUDesign|bneIns|Equal0~6|datab
    Info (332115):      6.646      0.174 FF  CELL  ALUDesign|bneIns|Equal0~6|combout
    Info (332115):      6.755      0.109 FF    IC  ALUDesign|bneIns|Equal0~7|datad
    Info (332115):      6.818      0.063 FF  CELL  ALUDesign|bneIns|Equal0~7|combout
    Info (332115):      6.929      0.111 FF    IC  ALUDesign|bneIns|Equal0~8|datac
    Info (332115):      7.062      0.133 FF  CELL  ALUDesign|bneIns|Equal0~8|combout
    Info (332115):      7.271      0.209 FF    IC  ALUDesign|bneIns|Equal0~10|datac
    Info (332115):      7.404      0.133 FF  CELL  ALUDesign|bneIns|Equal0~10|combout
    Info (332115):      7.517      0.113 FF    IC  ALUDesign|ALUMulti|Mux31~17|datac
    Info (332115):      7.650      0.133 FF  CELL  ALUDesign|ALUMulti|Mux31~17|combout
    Info (332115):      7.759      0.109 FF    IC  ALUDesign|ALUMulti|Mux31~18|datad
    Info (332115):      7.822      0.063 FF  CELL  ALUDesign|ALUMulti|Mux31~18|combout
    Info (332115):      7.930      0.108 FF    IC  ALUDesign|ALUMulti|Mux31~20|datad
    Info (332115):      7.993      0.063 FF  CELL  ALUDesign|ALUMulti|Mux31~20|combout
    Info (332115):      8.102      0.109 FF    IC  ALUDesign|ALUMulti|Mux31~21|datad
    Info (332115):      8.165      0.063 FF  CELL  ALUDesign|ALUMulti|Mux31~21|combout
    Info (332115):      8.272      0.107 FF    IC  ALUDesign|ALUMulti|Mux31~24|datad
    Info (332115):      8.344      0.072 FR  CELL  ALUDesign|ALUMulti|Mux31~24|combout
    Info (332115):      8.554      0.210 RR    IC  HazardUnitNew|o_flush[1]~2|datad
    Info (332115):      8.620      0.066 RF  CELL  HazardUnitNew|o_flush[1]~2|combout
    Info (332115):      8.774      0.154 FF    IC  HazardUnitNew|o_stall[1]~20|dataa
    Info (332115):      8.978      0.204 FF  CELL  HazardUnitNew|o_stall[1]~20|combout
    Info (332115):      9.902      0.924 FF    IC  EXMEMRegisters|x1_5|\G_32bit_DFFG:16:DFFR|s_Q|ena
    Info (332115):     10.225      0.323 FF  CELL  EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.600      1.600  R        clock network delay
    Info (332115):     21.620      0.020           clock pessimism removed
    Info (332115):     21.600     -0.020           clock uncertainty
    Info (332115):     21.607      0.007     uTsu  EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:16:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.225
    Info (332115): Data Required Time :    21.607
    Info (332115): Slack              :    11.382 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.098
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.098 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.607      1.607  R        clock network delay
    Info (332115):      1.712      0.105     uTco  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:4:DFFR|s_Q
    Info (332115):      1.712      0.000 RR  CELL  EXMEMRegisters|x1_3|\G_32bit_DFFG:4:DFFR|s_Q|q
    Info (332115):      1.998      0.286 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a1|portadatain[3]
    Info (332115):      2.034      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.852      1.852  R        clock network delay
    Info (332115):      1.832     -0.020           clock pessimism removed
    Info (332115):      1.832      0.000           clock uncertainty
    Info (332115):      1.936      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.034
    Info (332115): Data Required Time :     1.936
    Info (332115): Slack              :     0.098 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.458
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.458 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115): To Node      : IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.667      1.667  R        clock network delay
    Info (332115):      1.772      0.105     uTco  IDEX:IDEXRegisters|dffg:alusrc|s_Q
    Info (332115):      1.772      0.000 FF  CELL  IDEXRegisters|alusrc|s_Q|q
    Info (332115):      2.298      0.526 FF    IC  ImmMux|o_O[0]~29|datad
    Info (332115):      2.370      0.072 FR  CELL  ImmMux|o_O[0]~29|combout
    Info (332115):      2.735      0.365 RR    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|datac
    Info (332115):      2.860      0.125 RF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:1:AddingfirstAdder|or1|o_F|combout
    Info (332115):      2.982      0.122 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|datac
    Info (332115):      3.115      0.133 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:3:AddingfirstAdder|and2|o_F|combout
    Info (332115):      3.236      0.121 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|datad
    Info (332115):      3.299      0.063 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:4:AddingfirstAdder|or1|o_F|combout
    Info (332115):      3.419      0.120 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|datad
    Info (332115):      3.482      0.063 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|and2|o_F|combout
    Info (332115):      4.033      0.551 FF    IC  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F|datad
    Info (332115):      4.096      0.063 FF  CELL  ALUDesign|Slti|Adder|RippleAdderTime|\G_NBit_Adder_1:6:AddingfirstAdder|or1|o_F|combout
    Info (332115):      4.416      0.320 FF    IC  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|xor2|o_F|datad
    Info (332115):      4.488      0.072 FR  CELL  ALUDesign|bneIns|Adder|RippleAdderTime|\G_NBit_Adder_1:8:AddingfirstAdder|xor2|o_F|combout
    Info (332115):      4.603      0.115 RR    IC  ALUDesign|bneIns|Equal0~2|datab
    Info (332115):      4.780      0.177 RF  CELL  ALUDesign|bneIns|Equal0~2|combout
    Info (332115):      5.338      0.558 FF    IC  ALUDesign|bneIns|Equal0~3|dataa
    Info (332115):      5.511      0.173 FF  CELL  ALUDesign|bneIns|Equal0~3|combout
    Info (332115):      5.621      0.110 FF    IC  ALUDesign|bneIns|Equal0~4|datac
    Info (332115):      5.754      0.133 FF  CELL  ALUDesign|bneIns|Equal0~4|combout
    Info (332115):      6.279      0.525 FF    IC  ALUDesign|bneIns|Equal0~5|datad
    Info (332115):      6.342      0.063 FF  CELL  ALUDesign|bneIns|Equal0~5|combout
    Info (332115):      6.472      0.130 FF    IC  ALUDesign|bneIns|Equal0~6|datab
    Info (332115):      6.646      0.174 FF  CELL  ALUDesign|bneIns|Equal0~6|combout
    Info (332115):      6.755      0.109 FF    IC  ALUDesign|bneIns|Equal0~7|datad
    Info (332115):      6.818      0.063 FF  CELL  ALUDesign|bneIns|Equal0~7|combout
    Info (332115):      6.929      0.111 FF    IC  ALUDesign|bneIns|Equal0~8|datac
    Info (332115):      7.062      0.133 FF  CELL  ALUDesign|bneIns|Equal0~8|combout
    Info (332115):      7.271      0.209 FF    IC  ALUDesign|bneIns|Equal0~10|datac
    Info (332115):      7.404      0.133 FF  CELL  ALUDesign|bneIns|Equal0~10|combout
    Info (332115):      7.517      0.113 FF    IC  ALUDesign|ALUMulti|Mux31~17|datac
    Info (332115):      7.650      0.133 FF  CELL  ALUDesign|ALUMulti|Mux31~17|combout
    Info (332115):      7.759      0.109 FF    IC  ALUDesign|ALUMulti|Mux31~18|datad
    Info (332115):      7.822      0.063 FF  CELL  ALUDesign|ALUMulti|Mux31~18|combout
    Info (332115):      7.930      0.108 FF    IC  ALUDesign|ALUMulti|Mux31~20|datad
    Info (332115):      7.993      0.063 FF  CELL  ALUDesign|ALUMulti|Mux31~20|combout
    Info (332115):      8.102      0.109 FF    IC  ALUDesign|ALUMulti|Mux31~21|datad
    Info (332115):      8.165      0.063 FF  CELL  ALUDesign|ALUMulti|Mux31~21|combout
    Info (332115):      8.272      0.107 FF    IC  ALUDesign|ALUMulti|Mux31~24|datad
    Info (332115):      8.344      0.072 FR  CELL  ALUDesign|ALUMulti|Mux31~24|combout
    Info (332115):      8.445      0.101 RR    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~2|datac
    Info (332115):      8.570      0.125 RF  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~2|combout
    Info (332115):      8.678      0.108 FF    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3|datad
    Info (332115):      8.741      0.063 FF  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3|combout
    Info (332115):      9.846      1.105 FF    IC  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3clkctrl|inclk[0]
    Info (332115):      9.846      0.000 FF  CELL  FLushSelMux|\G_5Bit_MUX:2:MUXI|g_or3|o_F~3clkctrl|outclk
    Info (332115):     10.920      1.074 FF    IC  IDEXRegisters|Inst|\G_32bit_DFFG:19:DFFR|s_Q|clrn
    Info (332115):     11.311      0.391 FR  CELL  IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.777      1.777  R        clock network delay
    Info (332115):     21.782      0.005           clock pessimism removed
    Info (332115):     21.762     -0.020           clock uncertainty
    Info (332115):     21.769      0.007     uTsu  IDEX:IDEXRegisters|dffg32:Inst|dffg:\G_32bit_DFFG:19:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.311
    Info (332115): Data Required Time :    21.769
    Info (332115): Slack              :    10.458 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.893
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.893 
    Info (332115): ===================================================================
    Info (332115): From Node    : MEMWB:MEMWBRegisters|dffg:x3_10|s_Q
    Info (332115): To Node      : EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.599      1.599  R        clock network delay
    Info (332115):      1.704      0.105     uTco  MEMWB:MEMWBRegisters|dffg:x3_10|s_Q
    Info (332115):      1.704      0.000 FF  CELL  MEMWBRegisters|x3_10|s_Q|q
    Info (332115):      1.704      0.000 FF    IC  HazardUnitNew|o_stall[1]~13|datac
    Info (332115):      1.882      0.178 FR  CELL  HazardUnitNew|o_stall[1]~13|combout
    Info (332115):      1.973      0.091 RR    IC  FLushSelMux|\G_5Bit_MUX:1:MUXI|g_or3|o_F~2|datad
    Info (332115):      2.037      0.064 RF  CELL  FLushSelMux|\G_5Bit_MUX:1:MUXI|g_or3|o_F~2|combout
    Info (332115):      2.251      0.214 FF    IC  EXMEMRegisters|x1_3|\G_32bit_DFFG:11:DFFR|s_Q|clrn
    Info (332115):      2.617      0.366 FR  CELL  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.660      1.660  R        clock network delay
    Info (332115):      1.640     -0.020           clock pessimism removed
    Info (332115):      1.640      0.000           clock uncertainty
    Info (332115):      1.724      0.084      uTh  EXMEM:EXMEMRegisters|dffg32:x1_3|dffg:\G_32bit_DFFG:11:DFFR|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.617
    Info (332115): Data Required Time :     1.724
    Info (332115): Slack              :     0.893 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 877 megabytes
    Info: Processing ended: Sat Dec 10 15:17:19 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


