

================================================================
== Vitis HLS Report for 'needwun_Pipeline_fill_in'
================================================================
* Date:           Sat Oct  4 21:45:12 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      676|      676|  6.760 us|  6.760 us|  676|  676|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_in  |      674|      674|        40|          5|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     8|       -|       -|    -|
|Expression       |        -|     -|       0|    2907|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|    3220|    2468|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     161|    -|
|Register         |        -|     -|    1617|     384|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    11|    4837|    5920|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |add_32ns_32ns_32_1_1_U25    |add_32ns_32ns_32_1_1    |        0|   1|    0|    0|    0|
    |add_32ns_32s_32_1_1_U26     |add_32ns_32s_32_1_1     |        0|   1|    0|    0|    0|
    |add_32ns_32s_32_1_1_U28     |add_32ns_32s_32_1_1     |        0|   1|    0|    0|    0|
    |mux_21_8_1_1_U18            |mux_21_8_1_1            |        0|   0|    0|    9|    0|
    |mux_22_32_1_1_U23           |mux_22_32_1_1           |        0|   0|    0|    9|    0|
    |mux_22_32_1_1_U24           |mux_22_32_1_1           |        0|   0|    0|    9|    0|
    |mux_22_32_1_1_U27           |mux_22_32_1_1           |        0|   0|    0|    9|    0|
    |urem_14ns_14ns_14_18_1_U19  |urem_14ns_14ns_14_18_1  |        0|   0|  517|  389|    0|
    |urem_14ns_14ns_14_18_1_U20  |urem_14ns_14ns_14_18_1  |        0|   0|  517|  389|    0|
    |urem_14ns_14ns_14_18_1_U21  |urem_14ns_14ns_14_18_1  |        0|   0|  517|  389|    0|
    |urem_14ns_14ns_14_18_1_U22  |urem_14ns_14ns_14_18_1  |        0|   0|  517|  389|    0|
    |urem_15ns_15ns_14_19_1_U16  |urem_15ns_15ns_14_19_1  |        0|   0|  576|  438|    0|
    |urem_15ns_15ns_15_19_1_U17  |urem_15ns_15ns_15_19_1  |        0|   0|  576|  438|    0|
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                       |                        |        0|   3| 3220| 2468|    0|
    +----------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_14ns_15ns_29_4_1_U30  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U32  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U35  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_15ns_29_4_1_U36  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    |mul_mul_15ns_16ns_31_4_1_U29  |mul_mul_15ns_16ns_31_4_1  |    i0 * i1|
    |mul_mul_15ns_16ns_31_4_1_U31  |mul_mul_15ns_16ns_31_4_1  |    i0 * i1|
    |mul_mul_15ns_16ns_31_4_1_U33  |mul_mul_15ns_16ns_31_4_1  |    i0 * i1|
    |mul_mul_15ns_16ns_31_4_1_U34  |mul_mul_15ns_16ns_31_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln31_fu_529_p2        |         +|   0|  0|   15|           8|           1|
    |add_ln32_2_fu_345_p2      |         +|   0|  0|   13|           5|           2|
    |add_ln32_3_fu_387_p2      |         +|   0|  0|   14|           6|           2|
    |add_ln32_4_fu_393_p2      |         +|   0|  0|   14|           7|           2|
    |add_ln32_fu_335_p2        |         +|   0|  0|   15|           8|           2|
    |add_ln41_1_fu_475_p2      |         +|   0|  0|   21|          14|          13|
    |add_ln41_fu_461_p2        |         +|   0|  0|   22|          15|          15|
    |add_ln42_1_fu_509_p2      |         +|   0|  0|   21|          14|          13|
    |add_ln42_fu_495_p2        |         +|   0|  0|   22|          15|          15|
    |add_ln43_fu_357_p2        |         +|   0|  0|   22|          15|          15|
    |add_ln47_fu_369_p2        |         +|   0|  0|   22|          15|          15|
    |and_ln47_2_fu_901_p2      |       and|   0|  0|   64|          64|          64|
    |and_ln47_fu_939_p2        |       and|   0|  0|   64|          64|          64|
    |and_ln50_2_fu_1046_p2     |       and|   0|  0|   16|          16|          16|
    |and_ln50_fu_984_p2        |       and|   0|  0|    2|           1|           1|
    |addr_cmp_fu_725_p2        |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln31_fu_321_p2       |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln32_fu_783_p2       |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln41_fu_469_p2       |      icmp|   0|  0|   12|          15|          14|
    |icmp_ln42_fu_503_p2       |      icmp|   0|  0|   12|          15|          14|
    |icmp_ln45_1_fu_866_p2     |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln45_fu_855_p2       |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln48_fu_961_p2       |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln50_fu_973_p2       |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln32_3_fu_441_p2     |      lshr|   0|  0|   35|          16|          16|
    |lshr_ln32_4_fu_774_p2     |      lshr|   0|  0|   35|          16|          16|
    |lshr_ln32_fu_427_p2       |      lshr|   0|  0|   35|          16|          16|
    |lshr_ln41_2_fu_650_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln41_fu_636_p2       |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln42_2_fu_739_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln42_fu_680_p2       |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_2_fu_830_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_fu_817_p2       |      lshr|   0|  0|  182|          64|          64|
    |M_0_d0                    |        or|   0|  0|   64|          64|          64|
    |M_1_d0                    |        or|   0|  0|   64|          64|          64|
    |or_ln50_2_fu_1052_p2      |        or|   0|  0|   16|          16|          16|
    |or_ln50_fu_998_p2         |        or|   0|  0|    2|           1|           1|
    |grp_fu_489_p0             |    select|   0|  0|   14|           1|          14|
    |grp_fu_523_p0             |    select|   0|  0|   14|           1|          14|
    |max_fu_871_p3             |    select|   0|  0|   32|           1|          32|
    |reuse_select_fu_1029_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln45_fu_861_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln50_1_fu_1004_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln50_fu_990_p3     |    select|   0|  0|    7|           1|           7|
    |up_left_fu_796_p1         |    select|   0|  0|    2|           1|           1|
    |shl_ln47_5_fu_948_p2      |       shl|   0|  0|  182|          64|          64|
    |shl_ln47_6_fu_889_p2      |       shl|   0|  0|  182|          32|          64|
    |shl_ln47_7_fu_910_p2      |       shl|   0|  0|  182|          64|          64|
    |shl_ln47_fu_927_p2        |       shl|   0|  0|  182|          32|          64|
    |shl_ln50_2_fu_1020_p2     |       shl|   0|  0|   35|          16|          16|
    |shl_ln50_fu_1035_p2       |       shl|   0|  0|   35|           8|          16|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln47_2_fu_895_p2      |       xor|   0|  0|   64|          64|           2|
    |xor_ln47_fu_933_p2        |       xor|   0|  0|   64|          64|           2|
    |xor_ln48_fu_978_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln50_fu_1040_p2       |       xor|   0|  0|   16|          16|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2907|        1452|        1474|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_0_address0             |  17|          4|   13|         52|
    |M_0_address1             |  13|          3|   13|         39|
    |M_1_address0             |  17|          4|   13|         52|
    |M_1_address1             |  13|          3|   13|         39|
    |a_idx_2_fu_146           |   9|          2|    8|         16|
    |ap_NS_fsm                |  25|          6|    1|          6|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_idx   |   9|          2|    8|         16|
    |ptr_address0             |  13|          3|   14|         42|
    |reuse_addr_reg_fu_138    |   9|          2|   64|        128|
    |reuse_reg_fu_142         |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         37|  166|        428|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |M_0_addr_reg_1368                 |  13|   0|   13|          0|
    |M_0_load_4_reg_1398               |  64|   0|   64|          0|
    |M_0_load_reg_1408                 |  64|   0|   64|          0|
    |M_1_addr_4_reg_1373               |  13|   0|   13|          0|
    |M_1_load_4_reg_1413               |  64|   0|   64|          0|
    |a_idx_2_fu_146                    |   8|   0|    8|          0|
    |a_idx_reg_1156                    |   8|   0|    8|          0|
    |add_ln41_reg_1204                 |  15|   0|   15|          0|
    |add_ln42_reg_1215                 |  15|   0|   15|          0|
    |add_ln43_reg_1187                 |  15|   0|   15|          0|
    |add_ln47_reg_1193                 |  15|   0|   15|          0|
    |addr_cmp_reg_1383                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_1163                |   1|   0|    1|          0|
    |icmp_ln45_reg_1441                |   1|   0|    1|          0|
    |left_reg_1435                     |  32|   0|   32|          0|
    |p_cast15_cast_reg_1150            |  14|   0|   15|          1|
    |ptr_addr_reg_1378                 |  14|   0|   14|          0|
    |ptr_load_reg_1418                 |  16|   0|   16|          0|
    |reg_295                           |  64|   0|   64|          0|
    |reuse_addr_reg_fu_138             |  64|   0|   64|          0|
    |reuse_reg_fu_142                  |  16|   0|   16|          0|
    |select_ln41_reg_1209              |  14|   0|   14|          0|
    |select_ln42_reg_1220              |  14|   0|   14|          0|
    |shl_ln2_reg_1338                  |   1|   0|    6|          5|
    |shl_ln50_2_reg_1451               |  16|   0|   16|          0|
    |tmp_11_reg_1388                   |  32|   0|   32|          0|
    |tmp_27_reg_1283                   |   2|   0|    2|          0|
    |tmp_28_reg_1288                   |   1|   0|    1|          0|
    |tmp_29_reg_1313                   |   2|   0|    2|          0|
    |tmp_30_reg_1318                   |   1|   0|    1|          0|
    |tmp_31_reg_1348                   |   2|   0|    2|          0|
    |tmp_32_reg_1393                   |   1|   0|    1|          0|
    |tmp_33_reg_1363                   |   1|   0|    1|          0|
    |tmp_34_reg_1403                   |   1|   0|    1|          0|
    |tmp_5_reg_1199                    |   8|   0|    8|          0|
    |tmp_9_reg_1333                    |  32|   0|   32|          0|
    |trunc_ln42_3_reg_1343             |  32|   0|   32|          0|
    |trunc_ln43_reg_1236               |  14|   0|   14|          0|
    |trunc_ln47_reg_1247               |  14|   0|   14|          0|
    |up_left_reg_1423                  |  32|   0|   32|          0|
    |up_reg_1429                       |  32|   0|   32|          0|
    |urem_ln41_reg_1226                |  14|   0|   14|          0|
    |urem_ln42_reg_1231                |  14|   0|   14|          0|
    |urem_ln47_reg_1242                |  15|   0|   15|          0|
    |zext_ln31_reg_1167                |   8|   0|   15|          7|
    |zext_ln32_reg_1172                |   8|   0|   15|          7|
    |zext_ln50_reg_1446                |   1|   0|   16|         15|
    |add_ln41_reg_1204                 |  64|  32|   15|          0|
    |add_ln42_reg_1215                 |  64|  32|   15|          0|
    |add_ln43_reg_1187                 |  64|  32|   15|          0|
    |add_ln47_reg_1193                 |  64|  32|   15|          0|
    |select_ln41_reg_1209              |  64|  32|   14|          0|
    |select_ln42_reg_1220              |  64|  32|   14|          0|
    |tmp_5_reg_1199                    |  64|  32|    8|          0|
    |trunc_ln43_reg_1236               |  64|  32|   14|          0|
    |trunc_ln47_reg_1247               |  64|  32|   14|          0|
    |urem_ln41_reg_1226                |  64|  32|   14|          0|
    |urem_ln42_reg_1231                |  64|  32|   14|          0|
    |urem_ln47_reg_1242                |  64|  32|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1617| 384| 1051|         35|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ptr_address0     |  out|   14|   ap_memory|                       ptr|         array|
|ptr_ce0          |  out|    1|   ap_memory|                       ptr|         array|
|ptr_we0          |  out|    1|   ap_memory|                       ptr|         array|
|ptr_d0           |  out|   16|   ap_memory|                       ptr|         array|
|ptr_q0           |   in|   16|   ap_memory|                       ptr|         array|
|M_0_address0     |  out|   13|   ap_memory|                       M_0|         array|
|M_0_ce0          |  out|    1|   ap_memory|                       M_0|         array|
|M_0_we0          |  out|    1|   ap_memory|                       M_0|         array|
|M_0_d0           |  out|   64|   ap_memory|                       M_0|         array|
|M_0_q0           |   in|   64|   ap_memory|                       M_0|         array|
|M_0_address1     |  out|   13|   ap_memory|                       M_0|         array|
|M_0_ce1          |  out|    1|   ap_memory|                       M_0|         array|
|M_0_q1           |   in|   64|   ap_memory|                       M_0|         array|
|SEQA_0_address0  |  out|    5|   ap_memory|                    SEQA_0|         array|
|SEQA_0_ce0       |  out|    1|   ap_memory|                    SEQA_0|         array|
|SEQA_0_q0        |   in|   16|   ap_memory|                    SEQA_0|         array|
|SEQA_1_address0  |  out|    5|   ap_memory|                    SEQA_1|         array|
|SEQA_1_ce0       |  out|    1|   ap_memory|                    SEQA_1|         array|
|SEQA_1_q0        |   in|   16|   ap_memory|                    SEQA_1|         array|
|SEQB_load        |   in|   16|     ap_none|                 SEQB_load|        scalar|
|p_cast21         |   in|    4|     ap_none|                  p_cast21|        scalar|
|p_cast15         |   in|   14|     ap_none|                  p_cast15|        scalar|
|M_1_address0     |  out|   13|   ap_memory|                       M_1|         array|
|M_1_ce0          |  out|    1|   ap_memory|                       M_1|         array|
|M_1_we0          |  out|    1|   ap_memory|                       M_1|         array|
|M_1_d0           |  out|   64|   ap_memory|                       M_1|         array|
|M_1_q0           |   in|   64|   ap_memory|                       M_1|         array|
|M_1_address1     |  out|   13|   ap_memory|                       M_1|         array|
|M_1_ce1          |  out|    1|   ap_memory|                       M_1|         array|
|M_1_q1           |   in|   64|   ap_memory|                       M_1|         array|
|empty            |   in|   15|     ap_none|                     empty|        scalar|
+-----------------+-----+-----+------------+--------------------------+--------------+

