Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Jul 07 15:42:35 2017
| Host         : D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    72 |
| Minimum Number of register sites lost to control set restrictions |   177 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           22 |
| No           | No                    | Yes                    |             160 |           68 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1342 |          630 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_BUFG                                     |                                                 | processor/register_file/RF_DATA[31][31]_i_3_n_1 |                1 |              1 |
|  clk_BUFG                                     | processor/peripheral/led[7]_i_1_n_1             | processor/peripheral/digi_reg[0]_0              |                1 |              1 |
|  sysclk_IBUF_BUFG                             |                                                 |                                                 |                1 |              1 |
|  clk_BUFG                                     | processor/PC_0[31]_i_1_n_1                      | processor/peripheral/UART_TX_reg_0              |                1 |              1 |
|  clk_BUFG                                     | processor/ALU_mod/shift/E[0]                    | processor/peripheral/baud/baud_state_reg[4]_0   |                1 |              1 |
|  clk_BUFG                                     | processor/PC_0[31]_i_1_n_1                      | processor/peripheral/receive_state_reg_0        |                1 |              1 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[1][31]_i_1_n_1  | processor/register_file/RF_DATA_reg[1][31]_0    |                1 |              1 |
|  clk_BUFG                                     | processor/peripheral/digi[11]_i_1_n_1           | processor/peripheral/digi_reg[0]_0              |                1 |              1 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[30][31]_i_1_n_1 | processor/register_file/RF_DATA[31][31]_i_3_n_1 |                2 |              2 |
|  sysclk_IBUF_BUFG                             |                                                 | processor/peripheral/UART_TX_reg_0              |                2 |              2 |
|  sysclk_IBUF_BUFG                             |                                                 | processor/peripheral/receive_state_reg_0        |                2 |              2 |
|  clk_BUFG                                     | processor/ALU_mod/shift/PC4_1_reg[31]_0[0]      | processor/peripheral/baud/baud_state_reg[4]_0   |                1 |              2 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[24][31]_i_1_n_1 | processor/register_file/RF_DATA[24][2]_i_1_n_1  |                3 |              3 |
|  clk_BUFG                                     | processor/PC_0[31]_i_1_n_1                      | processor/register_file/RF_DATA_reg[1][31]_0    |                4 |              6 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[25][31]_i_1_n_1 | processor/register_file/RF_DATA[25][6]_i_1_n_1  |                3 |              7 |
|  clk_BUFG                                     |                                                 | processor/register_file/RF_DATA_reg[1][31]_0    |                4 |              7 |
|  clk_BUFG                                     |                                                 | processor/peripheral/receive_state_reg_0        |                3 |              7 |
|  clk_BUFG                                     | processor/peripheral/led[7]_i_1_n_1             | processor/peripheral/UART_TX_reg_0              |                2 |              7 |
|  processor/peripheral/baud/rdata_state_reg[7] |                                                 | processor/peripheral/rdata_state[7]_i_2_n_1     |                2 |              8 |
|  sysclk_IBUF_BUFG                             |                                                 | processor/peripheral/digi_reg[0]_0              |                4 |              8 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[16][31]_i_1_n_1 | processor/register_file/RF_DATA[16][7]_i_1_n_1  |                6 |              8 |
|  processor/peripheral/baud/rdata_state_reg[7] |                                                 | processor/peripheral/wdata_state[7]_i_2_n_1     |                3 |              8 |
|  clk_BUFG                                     | processor/peripheral/UART_TXD                   | processor/peripheral/UART_TX_reg_0              |                2 |              8 |
|  clk_BUFG                                     |                                                 | processor/peripheral/UART_TX_reg_0              |                5 |              9 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[1][31]_i_1_n_1  | processor/register_file/RF_DATA[9][16]_i_1_n_1  |                3 |             10 |
|  clk_BUFG                                     | processor/peripheral/digi[11]_i_1_n_1           | processor/peripheral/UART_TX_reg_0              |                3 |             11 |
|  sysclk_IBUF_BUFG                             |                                                 | processor/peripheral/baud/baud_state_reg[4]_0   |                4 |             11 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[17][31]_i_1_n_1 | processor/register_file/RF_DATA[17][11]_i_1_n_1 |                7 |             12 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[8][31]_i_1_n_1  | processor/register_file/RF_DATA_reg[1][31]_0    |                9 |             13 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[9][31]_i_1_n_1  | processor/register_file/RF_DATA[17][11]_i_1_n_1 |                9 |             15 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[9][31]_i_1_n_1  | processor/register_file/RF_DATA[9][16]_i_1_n_1  |               11 |             17 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[8][31]_i_1_n_1  | processor/register_file/RF_DATA[16][7]_i_1_n_1  |               11 |             19 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[17][31]_i_1_n_1 | processor/register_file/RF_DATA[25][6]_i_1_n_1  |               10 |             20 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[1][31]_i_1_n_1  | processor/peripheral/UART_TX_reg_0              |               12 |             21 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[16][31]_i_1_n_1 | processor/register_file/RF_DATA[24][2]_i_1_n_1  |               15 |             24 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[25][31]_i_1_n_1 | processor/register_file/RF_DATA[31][31]_i_3_n_1 |               10 |             25 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[24][31]_i_1_n_1 | processor/register_file/RF_DATA[30][29]_i_1_n_1 |                9 |             29 |
|  clk_BUFG                                     |                                                 | processor/PC_0[1]_i_2_n_1                       |                9 |             29 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[30][31]_i_1_n_1 | processor/register_file/RF_DATA[30][29]_i_1_n_1 |               19 |             30 |
|  clk_BUFG                                     | processor/ALU_mod/shift/PC4_1_reg[31]_0[0]      | processor/PC_0[1]_i_2_n_1                       |                6 |             30 |
|  clk_BUFG                                     | processor/ALU_mod/shift/E[0]                    | processor/PC_0[1]_i_2_n_1                       |                7 |             31 |
|  clk_BUFG                                     | processor/register_file/p_0_in[0]               | processor/register_file/RF_DATA[31][31]_i_3_n_1 |               10 |             31 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[19][31]_i_1_n_1 | processor/register_file/RF_DATA[25][6]_i_1_n_1  |               16 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[15][31]_i_1_n_1 | processor/register_file/RF_DATA[17][11]_i_1_n_1 |               15 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA                 | processor/register_file/RF_DATA[31][31]_i_3_n_1 |               20 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[10][31]_i_1_n_1 | processor/register_file/RF_DATA[16][7]_i_1_n_1  |               15 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[26][31]_i_1_n_1 | processor/register_file/RF_DATA[30][29]_i_1_n_1 |               12 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[6][31]_i_1_n_1  | processor/register_file/RF_DATA_reg[1][31]_0    |               22 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[20][31]_i_1_n_1 | processor/register_file/RF_DATA[24][2]_i_1_n_1  |               17 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[4][31]_i_1_n_1  | processor/register_file/RF_DATA_reg[1][31]_0    |               17 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[29][31]_i_1_n_1 | processor/register_file/RF_DATA[31][31]_i_3_n_1 |               15 |             32 |
|  clk_BUFG                                     | processor/peripheral/TL[31]_i_1_n_1             | processor/peripheral/UART_TX_reg_0              |               16 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[21][31]_i_1_n_1 | processor/register_file/RF_DATA[25][6]_i_1_n_1  |               14 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[28][31]_i_1_n_1 | processor/register_file/RF_DATA[30][29]_i_1_n_1 |               15 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[2][31]_i_1_n_1  | processor/register_file/RF_DATA_reg[1][31]_0    |               13 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[18][31]_i_1_n_1 | processor/register_file/RF_DATA[24][2]_i_1_n_1  |               15 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[3][31]_i_1_n_1  | processor/register_file/RF_DATA[9][16]_i_1_n_1  |               13 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[22][31]_i_1_n_1 | processor/register_file/RF_DATA[24][2]_i_1_n_1  |               18 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[12][31]_i_1_n_1 | processor/register_file/RF_DATA[16][7]_i_1_n_1  |               14 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[7][31]_i_1_n_1  | processor/register_file/RF_DATA[9][16]_i_1_n_1  |               20 |             32 |
|  clk_BUFG                                     | processor/peripheral/TH                         | processor/peripheral/UART_TX_reg_0              |                9 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[13][31]_i_1_n_1 | processor/register_file/RF_DATA[17][11]_i_1_n_1 |               14 |             32 |
|  n_0_2199_BUFG                                |                                                 |                                                 |               21 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[14][31]_i_1_n_1 | processor/register_file/RF_DATA[16][7]_i_1_n_1  |               17 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[11][31]_i_1_n_1 | processor/register_file/RF_DATA[17][11]_i_1_n_1 |               14 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[23][31]_i_1_n_1 | processor/register_file/RF_DATA[25][6]_i_1_n_1  |               20 |             32 |
|  clk_BUFG                                     | processor/register_file/RF_DATA[5][31]_i_1_n_1  | processor/register_file/RF_DATA[9][16]_i_1_n_1  |               16 |             32 |
|  clk_BUFG                                     | processor/PC_0[31]_i_1_n_1                      | processor/PC_0[1]_i_2_n_1                       |               15 |             33 |
|  clk_BUFG                                     | processor/PC_0[31]_i_1_n_1                      | processor/peripheral/digi_reg[0]_0              |               18 |             45 |
|  clk_BUFG                                     |                                                 | processor/peripheral/digi_reg[0]_0              |               29 |             68 |
|  clk_BUFG                                     | processor/PC_0[31]_i_1_n_1                      | processor/peripheral/baud/baud_state_reg[4]_0   |               40 |            109 |
|  clk_BUFG                                     | processor/data_memory/p_1_in                    |                                                 |               32 |            128 |
+-----------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+


