Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 15 12:54:59 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13045)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10426)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13045)
----------------------------
 There are 862 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1980 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1980 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1980 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1980 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1980 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1980 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10426)
----------------------------------------------------
 There are 10426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10451          inf        0.000                      0                10451           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10451 Endpoints
Min Delay         10451 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.966ns  (logic 5.311ns (23.125%)  route 17.655ns (76.875%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.612    20.041    Blue_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.925    22.966 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.966    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.880ns  (logic 5.307ns (23.193%)  route 17.573ns (76.807%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.530    19.959    Blue_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.921    22.880 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.880    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.777ns  (logic 5.290ns (23.225%)  route 17.487ns (76.775%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.444    19.873    Blue_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.904    22.777 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.777    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.691ns  (logic 5.290ns (23.313%)  route 17.401ns (76.687%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.357    19.787    Blue_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.904    22.691 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.691    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.641ns  (logic 5.326ns (23.523%)  route 17.315ns (76.477%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.271    19.701    Blue_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.940    22.641 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.641    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.551ns  (logic 5.322ns (23.601%)  route 17.229ns (76.399%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.185    19.615    Blue_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         2.936    22.551 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.551    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.457ns  (logic 5.315ns (23.666%)  route 17.143ns (76.334%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.099    19.529    Blue_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.929    22.457 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.457    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.368ns  (logic 5.311ns (23.745%)  route 17.057ns (76.255%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.013    19.443    Blue_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.925    22.368 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.368    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.269ns  (logic 5.298ns (23.793%)  route 16.970ns (76.207%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.927    19.356    Blue_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         2.912    22.269 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.269    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.183ns  (logic 5.299ns (23.888%)  route 16.884ns (76.112%))
  Logic Levels:           25  (CARRY4=4 FDRE=1 LUT2=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[0]/C
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/h_count_reg[0]/Q
                         net (fo=23, routed)          0.634     0.857    U11/vga_controller/h_count_reg[0]
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.049     0.906 r  U11/vga_controller/display_data_reg_0_63_0_2_i_23/O
                         net (fo=6, routed)           0.776     1.682    U11/vga_controller/display_data_reg_0_63_0_2_i_23_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I1_O)        0.136     1.818 r  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           0.387     2.205    U11/vga_controller/h_count_reg[6]_0
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.043     2.248 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.435     2.683    U11/vga_controller/h_count_reg[8]_1
    SLICE_X93Y99         LUT5 (Prop_lut5_I4_O)        0.043     2.726 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.384     3.110    U11/vga_controller/h_count_reg[8]_0
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.153 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.327     3.480    U11/vga_display/C__0[1]
    SLICE_X92Y99         LUT4 (Prop_lut4_I0_O)        0.043     3.523 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.523    U11/vga_controller/S[0]
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.633 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=447, routed)         3.322     6.955    U11/vga_display/display_data_reg_576_639_0_2/ADDRB4
    SLICE_X92Y115        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     7.080 r  U11/vga_display/display_data_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.597     7.677    U11/vga_display/display_data_reg_576_639_0_2_n_1
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.043     7.720 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.720    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I0_O)      0.107     7.827 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.827    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I1_O)      0.043     7.870 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.717     8.587    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I5_O)        0.126     8.713 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.700     9.414    U11/vga_display/text_ascii0[1]
    SLICE_X85Y100        LUT2 (Prop_lut2_I0_O)        0.043     9.457 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.457    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.739 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.541    10.280    U11/vga_display/font_addr0[2]
    SLICE_X84Y99         LUT2 (Prop_lut2_I0_O)        0.122    10.402 r  U11/vga_display/g0_b0_i_5/O
                         net (fo=1, routed)           0.000    10.402    U11/vga_display/g0_b0_i_5_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.595 r  U11/vga_display/g0_b0_i_4/CO[3]
                         net (fo=1, routed)           0.001    10.595    U11/vga_display/g0_b0_i_4_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.706 r  U11/vga_display/Red_OBUF[3]_inst_i_37/O[0]
                         net (fo=115, routed)         3.610    14.317    U11/vga_controller/sel[4]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  U11/vga_controller/Red_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.785    15.225    U11/vga_controller/Red_OBUF[3]_inst_i_73_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043    15.268 r  U11/vga_controller/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    15.268    U11/vga_display/Red_OBUF[3]_inst_i_9_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.120    15.388 r  U11/vga_display/Red_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000    15.388    U11/vga_display/Red_OBUF[3]_inst_i_19_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.045    15.433 r  U11/vga_display/Red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.517    15.950    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[4]
    SLICE_X87Y98         LUT5 (Prop_lut5_I0_O)        0.126    16.076 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.311    16.387    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X85Y98         LUT5 (Prop_lut5_I1_O)        0.043    16.430 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.841    19.270    Blue_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.913    22.183 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.183    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/ExMa_mem_2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_2_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y122        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_2_reg_reg[1]/C
    SLICE_X95Y122        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_2_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_mem_2_reg[1]
    SLICE_X95Y122        FDCE                                         r  U1/U2/MaWb_mem_2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[12]/C
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[12]/Q
                         net (fo=2, routed)           0.062     0.162    U1/U2/ExMa_inst[12]
    SLICE_X83Y119        FDCE                                         r  U1/U2/MaWb_inst_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/M2/buffer_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE                         0.000     0.000 r  U6/M2/buffer_reg[22]/C
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[22]/Q
                         net (fo=1, routed)           0.055     0.155    U6/M2/in10[21]
    SLICE_X104Y109       LUT6 (Prop_lut6_I0_O)        0.028     0.183 r  U6/M2/buffer[21]_i_1/O
                         net (fo=1, routed)           0.000     0.183    U6/M2/buffer[21]
    SLICE_X104Y109       FDRE                                         r  U6/M2/buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[17]/C
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U10/counter0_Lock_reg[17]/Q
                         net (fo=2, routed)           0.064     0.164    U10/counter0_Lock_reg_n_0_[17]
    SLICE_X104Y116       LUT6 (Prop_lut6_I0_O)        0.028     0.192 r  U10/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.192    U10/counter0[17]_i_1_n_0
    SLICE_X104Y116       FDCE                                         r  U10/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[17]/C
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U10/counter0_Lock_reg[17]/Q
                         net (fo=2, routed)           0.065     0.165    U10/counter0_Lock_reg_n_0_[17]
    SLICE_X104Y116       LUT6 (Prop_lut6_I3_O)        0.028     0.193 r  U10/counter0[16]_i_1/O
                         net (fo=1, routed)           0.000     0.193    U10/counter0[16]_i_1_n_0
    SLICE_X104Y116       FDCE                                         r  U10/counter0_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_mem_type_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_mem_type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y121        FDCE                         0.000     0.000 r  U1/U2/IdEx_mem_type_reg[1]/C
    SLICE_X99Y121        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/IdEx_mem_type_reg[1]/Q
                         net (fo=1, routed)           0.095     0.195    U1/U2/IdEx_mem_type[1]
    SLICE_X99Y120        FDCE                                         r  U1/U2/ExMa_mem_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[15]/C
    SLICE_X83Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[15]/Q
                         net (fo=2, routed)           0.095     0.195    U1/U2/ExMa_inst_reg[31]_0[3]
    SLICE_X83Y123        FDCE                                         r  U1/U2/MaWb_inst_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_mem_type_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_type_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_type_reg[0]/C
    SLICE_X97Y120        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_type_reg[0]/Q
                         net (fo=1, routed)           0.095     0.195    U1/U2/ExMa_mem_type[0]
    SLICE_X97Y120        FDCE                                         r  U1/U2/MaWb_mem_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_mem_type_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_mem_type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y120        FDCE                         0.000     0.000 r  U1/U2/ExMa_mem_type_reg[1]/C
    SLICE_X99Y120        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_mem_type_reg[1]/Q
                         net (fo=1, routed)           0.095     0.195    U1/U2/ExMa_mem_type[1]
    SLICE_X99Y120        FDCE                                         r  U1/U2/MaWb_mem_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_imm_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_imm_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.118ns (60.328%)  route 0.078ns (39.672%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDCE                         0.000     0.000 r  U1/U2/IdEx_imm_reg[28]/C
    SLICE_X88Y127        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/IdEx_imm_reg[28]/Q
                         net (fo=4, routed)           0.078     0.196    U1/U2/IdEx_imm[28]
    SLICE_X88Y127        FDCE                                         r  U1/U2/ExMa_imm_reg[28]/D
  -------------------------------------------------------------------    -------------------





