ALU.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/ALU.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
CMP.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/CMP.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
Controller.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/Controller.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
DASM.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/DASM.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
DM.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/DM.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
DecodeExec.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/DecodeExec.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
EXT.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/EXT.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
ExecMem.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/ExecMem.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
FetchDecode.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/FetchDecode.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
GRF.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/GRF.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
IM.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/IM.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
MemWB.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/MemWB.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
MultDiv.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/MultDiv.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
NPC.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/NPC.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
PC.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/PC.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
mips.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new/mips.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
mips_tb.v,verilog,xil_defaultlib,C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sim_1/new/mips_tb.v,incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"
glbl.v,Verilog,xil_defaultlib,C:/Users/tanta/AppData/Roaming/Xilinx/Vivado/incdir="C:/Users/tanta/Documents/Personal/Studies/Undergraduate/ComputerOrganization/Lab/Verilog/PipelineMipsCPU/PipelineMipsCPU.srcs/sources_1/new"/glbl.v
