WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 43 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 21427602 heartbeat IPC: 0.528331 cumulative IPC: 0.528331 (Simulation time: 0 hr 2 min 54 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 40283432 heartbeat IPC: 0.530341 cumulative IPC: 0.529334 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 59207433 heartbeat IPC: 0.52843 cumulative IPC: 0.529032 (Simulation time: 0 hr 7 min 9 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 78134023 heartbeat IPC: 0.528358 cumulative IPC: 0.528863 (Simulation time: 0 hr 9 min 15 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 97046347 heartbeat IPC: 0.528756 cumulative IPC: 0.528842 (Simulation time: 0 hr 11 min 19 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 94546304 cumulative IPC: 0.528842 (Simulation time: 0 hr 11 min 19 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 94546304 (Simulation time: 0 hr 11 min 19 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.528842 instructions: 50000003 cycles: 94546304
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 21.5629 Average ROB Occupancy at Mispredict: 20.9119
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.5518
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     892363  HIT:       2207  MISS:     890156
LLC LOAD         ACCESS:     889205  HIT:        970  MISS:     888235
LLC RFO          ACCESS:        396  HIT:          0  MISS:        396
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1014  HIT:       1014  MISS:          0
LLC TRANSLATION  ACCESS:       1748  HIT:        223  MISS:       1525
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 81.672 cycles
cpu0_DTLB TOTAL       ACCESS:    9542169  HIT:    9474946  MISS:      67223
cpu0_DTLB LOAD         ACCESS:    9542169  HIT:    9474946  MISS:      67223
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 54.6912 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14063580  HIT:   11249856  MISS:    2813724
cpu0_L1D LOAD         ACCESS:    9732609  HIT:    6921596  MISS:    2811013
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4315589  HIT:    4315193  MISS:        396
cpu0_L1D TRANSLATION  ACCESS:      15382  HIT:      13067  MISS:       2315
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.0964 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206612  HIT:     315263  MISS:     891349
cpu0_L2C LOAD         ACCESS:    1201287  HIT:     312082  MISS:     889205
cpu0_L2C RFO          ACCESS:        396  HIT:          0  MISS:        396
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2622  HIT:       2622  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2307  HIT:        559  MISS:       1748
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 102.562 cycles
cpu0_STLB TOTAL       ACCESS:      16261  HIT:       1043  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16261  HIT:       1043  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 232.039 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     838365
  ROW_BUFFER_MISS:      51791
 AVG DBUS CONGESTED CYCLE:    3.84711
 WQ ROW_BUFFER_HIT:        812
  ROW_BUFFER_MISS:        207  FULL:          0

