

================================================================
== Vivado HLS Report for 'pix_average'
================================================================
* Date:           Tue Jan 23 17:37:09 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.616|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10251|  10251|  10251|  10251|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- ImageLoop  |  10248|  10248|        10|          1|          1|  10240|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     391|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     976|      16|
|Memory           |      104|      -|     168|       0|
|Multiplexer      |        -|      -|       -|     489|
|Register         |        0|      -|    1193|     179|
+-----------------+---------+-------+--------+--------+
|Total            |      104|     16|    2337|    1075|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        9|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |                Instance                |               Module               | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |myproject_axi_mul_23ns_21ns_44_6_1_U5   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U6   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U7   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U8   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U9   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U10  |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U11  |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U12  |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |Total                                   |                                    |        0|     16|  976|  16|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |sum_V_0_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_1_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_2_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_3_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_4_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_5_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_6_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_7_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |Total      |                     |      104| 168|   0|  81920|  168|     8|      1720320|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_485_p2                      |     +    |      0|  0|  21|          14|           1|
    |ret_V_7_1_fu_629_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_2_fu_648_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_3_fu_667_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_4_fu_686_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_5_fu_705_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_6_fu_724_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_7_fu_743_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_fu_610_p2                  |     +    |      0|  0|  28|          21|          21|
    |tmp_5_fu_1087_p2                   |     +    |      0|  0|  39|          32|           1|
    |StreamIn_V_Data_V0_status          |    and   |      0|  0|   2|           1|           1|
    |StreamOut_V_Data_V1_status         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1196                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1199                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_166                   |    and   |      0|  0|   2|           1|           1|
    |tmp_6_fu_467_p2                    |   icmp   |      0|  0|  20|          32|           9|
    |tmp_8_fu_473_p2                    |   icmp   |      0|  0|  20|          32|           9|
    |tmp_s_fu_479_p2                    |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |storemerge_fu_1092_p3              |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 391|         305|         215|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n                |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n                |   9|          2|    1|          2|
    |StreamOut_V_Data_V_blk_n               |   9|          2|    1|          2|
    |StreamOut_V_User_V_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                |   9|          2|    1|          2|
    |ap_phi_mux_output_buf_4_phi_fu_422_p6  |  21|          4|  132|        528|
    |i_reg_408                              |   9|          2|   14|         28|
    |real_start                             |   9|          2|    1|          2|
    |sum_V_0_address0                       |  15|          3|   14|         42|
    |sum_V_0_address1                       |  15|          3|   14|         42|
    |sum_V_0_d1                             |  15|          3|   21|         63|
    |sum_V_1_address0                       |  15|          3|   14|         42|
    |sum_V_1_address1                       |  15|          3|   14|         42|
    |sum_V_1_d1                             |  15|          3|   21|         63|
    |sum_V_2_address0                       |  15|          3|   14|         42|
    |sum_V_2_address1                       |  15|          3|   14|         42|
    |sum_V_2_d1                             |  15|          3|   21|         63|
    |sum_V_3_address0                       |  15|          3|   14|         42|
    |sum_V_3_address1                       |  15|          3|   14|         42|
    |sum_V_3_d1                             |  15|          3|   21|         63|
    |sum_V_4_address0                       |  15|          3|   14|         42|
    |sum_V_4_address1                       |  15|          3|   14|         42|
    |sum_V_4_d1                             |  15|          3|   21|         63|
    |sum_V_5_address0                       |  15|          3|   14|         42|
    |sum_V_5_address1                       |  15|          3|   14|         42|
    |sum_V_5_d1                             |  15|          3|   21|         63|
    |sum_V_6_address0                       |  15|          3|   14|         42|
    |sum_V_6_address1                       |  15|          3|   14|         42|
    |sum_V_6_d1                             |  15|          3|   21|         63|
    |sum_V_7_address0                       |  15|          3|   14|         42|
    |sum_V_7_address1                       |  15|          3|   14|         42|
    |sum_V_7_d1                             |  15|          3|   21|         63|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 489|         99|  547|       1753|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |    1|   0|    1|          0|
    |cntr                     |   32|   0|   32|          0|
    |cntr_load_reg_1104       |   32|   0|   32|          0|
    |i_reg_408                |   14|   0|   14|          0|
    |output_buf_reg_396       |  132|   0|  132|          0|
    |p_Result_9_1_reg_1291    |   16|   0|   16|          0|
    |p_Result_9_2_reg_1301    |   16|   0|   16|          0|
    |p_Result_9_3_reg_1311    |   16|   0|   16|          0|
    |p_Result_9_4_reg_1321    |   16|   0|   16|          0|
    |p_Result_9_5_reg_1331    |   16|   0|   16|          0|
    |p_Result_9_6_reg_1341    |   16|   0|   16|          0|
    |p_Result_9_7_reg_1351    |   16|   0|   16|          0|
    |reg_431                  |   21|   0|   21|          0|
    |reg_435                  |   21|   0|   21|          0|
    |reg_439                  |   21|   0|   21|          0|
    |reg_443                  |   21|   0|   21|          0|
    |reg_447                  |   21|   0|   21|          0|
    |reg_451                  |   21|   0|   21|          0|
    |reg_455                  |   21|   0|   21|          0|
    |reg_459                  |   21|   0|   21|          0|
    |ret_V_7_1_reg_1296       |   21|   0|   21|          0|
    |ret_V_7_2_reg_1306       |   21|   0|   21|          0|
    |ret_V_7_3_reg_1316       |   21|   0|   21|          0|
    |ret_V_7_4_reg_1326       |   21|   0|   21|          0|
    |ret_V_7_5_reg_1336       |   21|   0|   21|          0|
    |ret_V_7_6_reg_1346       |   21|   0|   21|          0|
    |ret_V_7_7_reg_1356       |   21|   0|   21|          0|
    |ret_V_7_reg_1286         |   21|   0|   21|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |sum_V_0_addr_1_reg_1127  |   14|   0|   14|          0|
    |sum_V_0_addr_reg_1175    |   14|   0|   14|          0|
    |sum_V_1_addr_1_reg_1133  |   14|   0|   14|          0|
    |sum_V_1_addr_reg_1181    |   14|   0|   14|          0|
    |sum_V_2_addr_1_reg_1139  |   14|   0|   14|          0|
    |sum_V_2_addr_reg_1187    |   14|   0|   14|          0|
    |sum_V_3_addr_1_reg_1145  |   14|   0|   14|          0|
    |sum_V_3_addr_reg_1193    |   14|   0|   14|          0|
    |sum_V_4_addr_1_reg_1151  |   14|   0|   14|          0|
    |sum_V_4_addr_reg_1199    |   14|   0|   14|          0|
    |sum_V_5_addr_1_reg_1157  |   14|   0|   14|          0|
    |sum_V_5_addr_reg_1205    |   14|   0|   14|          0|
    |sum_V_6_addr_1_reg_1163  |   14|   0|   14|          0|
    |sum_V_6_addr_reg_1211    |   14|   0|   14|          0|
    |sum_V_7_addr_1_reg_1169  |   14|   0|   14|          0|
    |sum_V_7_addr_reg_1217    |   14|   0|   14|          0|
    |tmp_12_reg_1361          |   14|   0|   14|          0|
    |tmp_13_reg_1366          |   14|   0|   14|          0|
    |tmp_14_reg_1371          |   14|   0|   14|          0|
    |tmp_15_reg_1376          |   14|   0|   14|          0|
    |tmp_16_reg_1381          |   14|   0|   14|          0|
    |tmp_17_reg_1386          |   14|   0|   14|          0|
    |tmp_18_reg_1391          |   14|   0|   14|          0|
    |tmp_19_reg_1396          |   14|   0|   14|          0|
    |tmp_5_reg_1406           |   32|   0|   32|          0|
    |tmp_6_reg_1109           |    1|   0|    1|          0|
    |tmp_8_reg_1113           |    1|   0|    1|          0|
    |tmp_9_reg_1281           |   16|   0|   16|          0|
    |tmp_Data_V_reg_1223      |  128|   0|  128|          0|
    |tmp_User_V_reg_1235      |    4|   0|    4|          0|
    |tmp_s_reg_1118           |    1|   0|    1|          0|
    |p_Result_9_1_reg_1291    |    0|   8|   16|          0|
    |p_Result_9_2_reg_1301    |    0|   8|   16|          0|
    |p_Result_9_3_reg_1311    |    0|   8|   16|          0|
    |p_Result_9_4_reg_1321    |    0|   8|   16|          0|
    |p_Result_9_5_reg_1331    |    0|   8|   16|          0|
    |p_Result_9_6_reg_1341    |    0|   8|   16|          0|
    |p_Result_9_7_reg_1351    |    0|   8|   16|          0|
    |sum_V_0_addr_1_reg_1127  |    0|   7|   14|          0|
    |sum_V_0_addr_reg_1175    |    0|   7|   14|          0|
    |sum_V_1_addr_1_reg_1133  |    0|   7|   14|          0|
    |sum_V_1_addr_reg_1181    |    0|   7|   14|          0|
    |sum_V_2_addr_1_reg_1139  |    0|   7|   14|          0|
    |sum_V_2_addr_reg_1187    |    0|   7|   14|          0|
    |sum_V_3_addr_1_reg_1145  |    0|   7|   14|          0|
    |sum_V_3_addr_reg_1193    |    0|   7|   14|          0|
    |sum_V_4_addr_1_reg_1151  |    0|   7|   14|          0|
    |sum_V_4_addr_reg_1199    |    0|   7|   14|          0|
    |sum_V_5_addr_1_reg_1157  |    0|   7|   14|          0|
    |sum_V_5_addr_reg_1205    |    0|   7|   14|          0|
    |sum_V_6_addr_1_reg_1163  |    0|   7|   14|          0|
    |sum_V_6_addr_reg_1211    |    0|   7|   14|          0|
    |sum_V_7_addr_1_reg_1169  |    0|   7|   14|          0|
    |sum_V_7_addr_reg_1217    |    0|   7|   14|          0|
    |tmp_9_reg_1281           |    0|   8|   16|          0|
    |tmp_User_V_reg_1235      |    0|   2|    4|          0|
    |tmp_s_reg_1118           |    0|   1|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1193| 179| 1550|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     pix_average    | return value |
|start_out                  | out |    1| ap_ctrl_hs |     pix_average    | return value |
|start_write                | out |    1| ap_ctrl_hs |     pix_average    | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamOut_V_Data_V_din     | out |  128|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_write   | out |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_User_V_din     | out |    4|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_write   | out |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

