@INPROCEEDINGS{ADeLe-SBAC2018,
  author={I. B. {Felzmann} and M. M. {Susin} and L. {Duenha} and R. {Azevedo} and L. F. {Wanner}}, 
  booktitle={2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)}, 
  title={ADeLe: Rapid Architectural Simulation for Approximate Hardware}, 
  year={2018}, 
  pages={9-16}, 
  keywords={approximation theory;formal verification;high level languages;microprocessor chips;power aware computing;6 approximate designs;ADeLe;energy-quality trade-offs;approximate hardware units;high-level language;processor model;CPUs;architectural simulation;approximation techniques;verification framework;power savings;Computational modeling;Hardware;Data models;Computer architecture;Registers;Integrated circuit modeling;Software}, 
  doi={10.1109/CAHPC.2018.8645875}, 
  ISSN={1550-6533}, 
  month={Sep.},
}
