

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Mon Sep 18 11:32:08 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.431 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   836802|   836802| 2.787 ms | 2.787 ms |  836802|  836802|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dataflow_parent_loop_proc_fu_243  |dataflow_parent_loop_proc  |   787644|   787644| 2.623 ms | 2.623 ms |  787644|  787644|   none  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_read_inp_id_l_read_inp_j      |    24576|    24576|         2|          1|          1|  24576|    yes   |
        |- l_write_outp_id_l_write_outp_j  |    24577|    24577|         3|          1|          1|  24576|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      164|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      473|   416|   169039|   134483|    -|
|Memory               |     1368|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      212|    -|
|Register             |        -|     -|      121|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1841|   416|   169160|   134859|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |      136|    13|       19|       31|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       45|     4|        6|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+
    |                Instance               |              Module             | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U3808  |Bert_layer_add_10ns_10ns_10_1_1  |        0|    0|       0|      10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U3811  |Bert_layer_add_10ns_10ns_10_1_1  |        0|    0|       0|      10|    0|
    |Bert_layer_add_15ns_15ns_15_1_1_U3806  |Bert_layer_add_15ns_15ns_15_1_1  |        0|    0|       0|      15|    0|
    |Bert_layer_add_15ns_15ns_15_1_1_U3809  |Bert_layer_add_15ns_15ns_15_1_1  |        0|    0|       0|      15|    0|
    |Bert_layer_add_6ns_6ns_6_1_1_U3807     |Bert_layer_add_6ns_6ns_6_1_1     |        0|    0|       0|       6|    0|
    |Bert_layer_add_6ns_6ns_6_1_1_U3810     |Bert_layer_add_6ns_6ns_6_1_1     |        0|    0|       0|       6|    0|
    |grp_dataflow_parent_loop_proc_fu_243   |dataflow_parent_loop_proc        |      473|  416|  169039|  134421|    0|
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+
    |Total                                  |                                 |      473|  416|  169039|  134483|    0|
    +---------------------------------------+---------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |inp_V_U   |Bert_layer_inp_V  |      684|  0|   0|    0|  24576|  512|     1|     12582912|
    |outp_V_U  |Bert_layer_inp_V  |      684|  0|   0|    0|  24576|  512|     1|     12582912|
    +----------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                  |     1368|  0|   0|    0|  49152| 1024|     2|     25165824|
    +----------+------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln276_1_fu_487_p2                                  |     +    |   0|  0|  17|          15|          15|
    |add_ln276_fu_378_p2                                    |     +    |   0|  0|  17|          15|          15|
    |sub_ln276_1_fu_478_p2                                  |     -    |   0|  0|  17|          15|          15|
    |sub_ln276_fu_369_p2                                    |     -    |   0|  0|  17|          15|          15|
    |icmp_ln123_fu_301_p2                                   |   icmp   |   0|  0|  13|          15|          15|
    |icmp_ln124_fu_319_p2                                   |   icmp   |   0|  0|  13|          10|          10|
    |icmp_ln152_fu_410_p2                                   |   icmp   |   0|  0|  13|          15|          15|
    |icmp_ln153_fu_428_p2                                   |   icmp   |   0|  0|  13|          10|          10|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_243_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_243_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |add_ln124_fu_345_p1                                    |  select  |   0|  0|  10|           1|           1|
    |add_ln153_fu_454_p1                                    |  select  |   0|  0|  10|           1|           1|
    |select_ln123_1_fu_333_p3                               |  select  |   0|  0|   6|           1|           6|
    |select_ln152_1_fu_442_p3                               |  select  |   0|  0|   6|           1|           6|
    |ap_enable_pp0                                          |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                                          |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                |    xor   |   0|  0|   2|           2|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0| 164|         122|         132|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_id_1_phi_fu_225_p4  |   9|          2|    6|         12|
    |ap_phi_mux_id_phi_fu_192_p4    |   9|          2|    6|         12|
    |id_1_reg_221                   |   9|          2|    6|         12|
    |id_reg_188                     |   9|          2|    6|         12|
    |indvar_flatten6_reg_210        |   9|          2|   15|         30|
    |indvar_flatten_reg_177         |   9|          2|   15|         30|
    |inp_V_address0                 |  15|          3|   15|         45|
    |inp_V_ce0                      |  15|          3|    1|          3|
    |j_1_reg_232                    |   9|          2|   10|         20|
    |j_reg_199                      |   9|          2|   10|         20|
    |outp_V_address0                |  15|          3|   15|         45|
    |outp_V_ce0                     |  15|          3|    1|          3|
    |outp_V_we0                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 212|         44|  111|        260|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_243_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_243_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_243_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln123_reg_529                                         |   1|   0|    1|          0|
    |icmp_ln152_reg_559                                         |   1|   0|    1|          0|
    |icmp_ln152_reg_559_pp1_iter1_reg                           |   1|   0|    1|          0|
    |id_1_reg_221                                               |   6|   0|    6|          0|
    |id_reg_188                                                 |   6|   0|    6|          0|
    |indvar_flatten6_reg_210                                    |  15|   0|   15|          0|
    |indvar_flatten_reg_177                                     |  15|   0|   15|          0|
    |j_1_reg_232                                                |  10|   0|   10|          0|
    |j_reg_199                                                  |  10|   0|   10|          0|
    |select_ln123_1_reg_543                                     |   6|   0|    6|          0|
    |select_ln123_reg_538                                       |  10|   0|   10|          0|
    |select_ln152_1_reg_573                                     |   6|   0|    6|          0|
    |select_ln152_reg_568                                       |  10|   0|   10|          0|
    |trunc_ln276_1_reg_579                                      |   5|   0|    5|          0|
    |trunc_ln276_reg_549                                        |   5|   0|    5|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 121|   0|  121|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|inp_addr          |  in |   32|   ap_none  |   inp_addr   |    pointer   |
|outp_addr         | out |   32|   ap_vld   |   outp_addr  |    pointer   |
|outp_addr_ap_vld  | out |    1|   ap_vld   |   outp_addr  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

