#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  3 11:31:06 2025
# Process ID: 13272
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_display.runs/synth_1
# Command line: vivado.exe -log VGA_Sync_Pulses.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_Sync_Pulses.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_display.runs/synth_1/VGA_Sync_Pulses.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_Sync_Pulses.tcl -notrace
Command: synth_design -top VGA_Sync_Pulses -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 995.945 ; gain = 234.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Pulses' [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_display.srcs/sources_1/new/VGA_Sync_Pulses.vhd:51]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Pulses' (1#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_display.srcs/sources_1/new/VGA_Sync_Pulses.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1068.578 ; gain = 307.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1068.578 ; gain = 307.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1068.578 ; gain = 307.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1068.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[3]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[3]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Pattern[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Red_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Grn_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Blu_Video[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_Nexys_A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_Sync_Pulses_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_Sync_Pulses_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1140.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.375 ; gain = 379.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.375 ; gain = 379.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.375 ; gain = 379.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.375 ; gain = 379.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_Sync_Pulses 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1140.375 ; gain = 379.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.641 ; gain = 383.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.996 ; gain = 402.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.996 ; gain = 402.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     3|
|5     |LUT4 |     4|
|6     |LUT5 |    10|
|7     |LUT6 |     8|
|8     |FDRE |    20|
|9     |IBUF |     1|
|10    |OBUF |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    73|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.984 ; gain = 339.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.984 ; gain = 410.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1189.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 44 Warnings, 44 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1189.727 ; gain = 730.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1189.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/myProjects/FPGA-image-interpolator/inspiration/nandland/VGA_display/VGA_display.runs/synth_1/VGA_Sync_Pulses.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_Sync_Pulses_utilization_synth.rpt -pb VGA_Sync_Pulses_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 11:31:28 2025...
