
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.180 ; gain = 5.961 ; free physical = 1845 ; free virtual = 9761
Command: link_design -top Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1619.188 ; gain = 0.000 ; free physical = 1505 ; free virtual = 9422
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/constrs_1/new/tp3.xdc]
Finished Parsing XDC File [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/constrs_1/new/tp3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.840 ; gain = 0.000 ; free physical = 1399 ; free virtual = 9316
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1839.449 ; gain = 7.609 ; free physical = 1375 ; free virtual = 9292

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a6970be2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2328.309 ; gain = 488.859 ; free physical = 962 ; free virtual = 8880

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: a6970be2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 659 ; free virtual = 8577

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: a6970be2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 659 ; free virtual = 8577
Phase 1 Initialization | Checksum: a6970be2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 659 ; free virtual = 8577

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: a6970be2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 661 ; free virtual = 8578

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: a6970be2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 661 ; free virtual = 8578
Phase 2 Timer Update And Timing Data Collection | Checksum: a6970be2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 661 ; free virtual = 8578

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 45 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f4c2f651

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 661 ; free virtual = 8578
Retarget | Checksum: f4c2f651
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 146 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f3487a94

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 661 ; free virtual = 8578
Constant propagation | Checksum: f3487a94
INFO: [Opt 31-389] Phase Constant propagation created 100 cells and removed 231 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: ec670502

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2633.145 ; gain = 0.000 ; free physical = 660 ; free virtual = 8578
Sweep | Checksum: ec670502
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 21 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ec670502

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578
BUFG optimization | Checksum: ec670502
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ec670502

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578
Shift Register Optimization | Checksum: ec670502
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: fe5cbe8d

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578
Post Processing Netlist | Checksum: fe5cbe8d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.160 ; gain = 0.000 ; free physical = 660 ; free virtual = 8578
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578
Phase 9 Finalization | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |             146  |                                              0  |
|  Constant propagation         |             100  |             231  |                                              0  |
|  Sweep                        |               3  |              21  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2665.160 ; gain = 32.016 ; free physical = 660 ; free virtual = 8578
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.160 ; gain = 0.000 ; free physical = 660 ; free virtual = 8578

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.996 ; gain = 0.000 ; free physical = 597 ; free virtual = 8515
Ending Power Optimization Task | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2805.996 ; gain = 140.836 ; free physical = 597 ; free virtual = 8515

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.996 ; gain = 0.000 ; free physical = 597 ; free virtual = 8515

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.996 ; gain = 0.000 ; free physical = 597 ; free virtual = 8515
Ending Netlist Obfuscation Task | Checksum: 18ebf2c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.996 ; gain = 0.000 ; free physical = 597 ; free virtual = 8515
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2805.996 ; gain = 974.156 ; free physical = 597 ; free virtual = 8515
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 584 ; free virtual = 8510
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 584 ; free virtual = 8510
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 584 ; free virtual = 8510
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 583 ; free virtual = 8509
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 583 ; free virtual = 8509
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 583 ; free virtual = 8509
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 583 ; free virtual = 8509
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 581 ; free virtual = 8508
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10da3fa0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 581 ; free virtual = 8508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 581 ; free virtual = 8508

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d3df661

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 577 ; free virtual = 8504

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e582c00e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 576 ; free virtual = 8503

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e582c00e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 576 ; free virtual = 8503
Phase 1 Placer Initialization | Checksum: 1e582c00e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 576 ; free virtual = 8503

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20727feb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 575 ; free virtual = 8502

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 192749891

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 575 ; free virtual = 8502

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 192749891

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 575 ; free virtual = 8502

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2d7f1816f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8500

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 58 LUTNM shape to break, 124 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 54, total 58, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 58 LUTs, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8499

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           58  |             47  |                   105  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           58  |             47  |                   105  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2bfd28753

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8500
Phase 2.4 Global Placement Core | Checksum: 24d8ff634

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8500
Phase 2 Global Placement | Checksum: 24d8ff634

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8500

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26fe63183

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8499

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b2096f5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 572 ; free virtual = 8499

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d8172dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 573 ; free virtual = 8499

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c3e78939

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 572 ; free virtual = 8499

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10c8d4cf8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8498

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22e5cd54c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 572 ; free virtual = 8498

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18b57048b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8498

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14c49e7e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8498

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f071080d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8498
Phase 3 Detail Placement | Checksum: 1f071080d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e618e02d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.247 | TNS=-3126.500 |
Phase 1 Physical Synthesis Initialization | Checksum: 21a97c322

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 570 ; free virtual = 8497
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21a97c322

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 570 ; free virtual = 8497
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e618e02d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 570 ; free virtual = 8497

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.494. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1416cb886

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497
Phase 4.1 Post Commit Optimization | Checksum: 1416cb886

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1416cb886

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1416cb886

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497
Phase 4.3 Placer Reporting | Checksum: 1416cb886

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b46f9aff

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497
Ending Placer Task | Checksum: 6a13f2fa

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 571 ; free virtual = 8497
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 570 ; free virtual = 8496
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 569 ; free virtual = 8496
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 569 ; free virtual = 8496
Wrote PlaceDB: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 560 ; free virtual = 8490
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 560 ; free virtual = 8490
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 559 ; free virtual = 8489
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 559 ; free virtual = 8489
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 559 ; free virtual = 8489
Write Physdb Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 559 ; free virtual = 8489
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 550 ; free virtual = 8478
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.03s |  WALL: 0.41s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 550 ; free virtual = 8478

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.868 | TNS=-3075.594 |
Phase 1 Physical Synthesis Initialization | Checksum: 15febb34c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 550 ; free virtual = 8478
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.868 | TNS=-3075.594 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15febb34c

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 550 ; free virtual = 8478

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.868 | TNS=-3075.594 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[14].  Re-placed instance latch_idex/rs_tmp_reg[14]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.868 | TNS=-3076.031 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[5].  Re-placed instance latch_idex/rs_tmp_reg[5]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3076.486 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[12].  Re-placed instance latch_idex/direccion_tmp_reg[12]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3076.209 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[14].  Re-placed instance latch_idex/direccion_tmp_reg[14]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3075.932 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[6].  Re-placed instance latch_idex/direccion_tmp_reg[6]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3075.655 |
INFO: [Physopt 32-663] Processed net latch_idex/o_inmediato[14].  Re-placed instance latch_idex/inmediato_tmp_reg[14]
INFO: [Physopt 32-735] Processed net latch_idex/o_inmediato[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3075.378 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[10].  Re-placed instance latch_idex/rs_tmp_reg[10]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3076.039 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[13].  Re-placed instance latch_idex/rs_tmp_reg[13]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3076.506 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[26].  Re-placed instance latch_idex/rs_tmp_reg[26]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.758 | TNS=-3077.166 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[8].  Re-placed instance latch_idex/rt_tmp_reg[8]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3077.775 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[5].  Re-placed instance latch_idex/direccion_tmp_reg[5]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3077.694 |
INFO: [Physopt 32-663] Processed net latch_idex/out[1].  Re-placed instance latch_idex/pc_tmp_reg[1]
INFO: [Physopt 32-735] Processed net latch_idex/out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3077.507 |
INFO: [Physopt 32-663] Processed net latch_idex/out[2].  Re-placed instance latch_idex/pc_tmp_reg[2]
INFO: [Physopt 32-735] Processed net latch_idex/out[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3077.320 |
INFO: [Physopt 32-663] Processed net latch_idex/out[3].  Re-placed instance latch_idex/pc_tmp_reg[3]
INFO: [Physopt 32-735] Processed net latch_idex/out[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3077.138 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[21].  Re-placed instance latch_idex/rt_tmp_reg[21]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3077.695 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[26].  Re-placed instance latch_idex/rt_tmp_reg[26]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3078.348 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[30].  Re-placed instance latch_idex/rt_tmp_reg[30]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.754 | TNS=-3079.090 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[5].  Re-placed instance latch_idex/rt_tmp_reg[5]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.746 | TNS=-3079.755 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[19].  Re-placed instance latch_idex/rt_tmp_reg[19]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.746 | TNS=-3080.543 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[20].  Re-placed instance latch_idex/rt_tmp_reg[20]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.746 | TNS=-3081.339 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[2].  Re-placed instance latch_idex/rt_tmp_reg[2]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.746 | TNS=-3081.979 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[4].  Re-placed instance latch_idex/rt_tmp_reg[4]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.731 | TNS=-3082.771 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[9].  Re-placed instance latch_idex/rs_tmp_reg[9]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.731 | TNS=-3083.425 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt_dir[4].  Re-placed instance latch_idex/rt_dir_tmp_reg[4]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt_dir[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3083.316 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[21].  Re-placed instance latch_idex/direccion_tmp_reg[21]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3083.215 |
INFO: [Physopt 32-663] Processed net latch_idex/o_inmediato[5].  Re-placed instance latch_idex/inmediato_tmp_reg[5]
INFO: [Physopt 32-735] Processed net latch_idex/o_inmediato[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3083.114 |
INFO: [Physopt 32-663] Processed net latch_idex/o_op[1].  Re-placed instance latch_idex/op_tmp_reg[1]
INFO: [Physopt 32-735] Processed net latch_idex/o_op[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3083.013 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rd_dir[4].  Re-placed instance latch_idex/rd_dir_tmp_reg[4]
INFO: [Physopt 32-735] Processed net latch_idex/o_rd_dir[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3082.912 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3082.912 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 548 ; free virtual = 8476
Phase 3 Critical Path Optimization | Checksum: 159e81e23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 548 ; free virtual = 8476

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-3082.912 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[25].  Re-placed instance latch_idex/rs_tmp_reg[25]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3083.537 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[19].  Re-placed instance latch_idex/direccion_tmp_reg[19]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3083.445 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[20].  Re-placed instance latch_idex/direccion_tmp_reg[20]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3083.434 |
INFO: [Physopt 32-663] Processed net latch_idex/o_direccion[23].  Re-placed instance latch_idex/direccion_tmp_reg[23]
INFO: [Physopt 32-735] Processed net latch_idex/o_direccion[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3083.423 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs_dir[1].  Re-placed instance latch_idex/rs_dir_tmp_reg[1]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs_dir[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3083.412 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[28].  Re-placed instance latch_idex/rs_tmp_reg[28]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3083.960 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[7].  Re-placed instance latch_idex/rs_tmp_reg[7]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3084.485 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[28].  Re-placed instance latch_idex/rt_tmp_reg[28]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.718 | TNS=-3085.046 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[31].  Re-placed instance latch_idex/rt_tmp_reg[31]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.712 | TNS=-3085.601 |
INFO: [Physopt 32-663] Processed net latch_idex/o_funct[1].  Re-placed instance latch_idex/funct_tmp_reg[1]
INFO: [Physopt 32-735] Processed net latch_idex/o_funct[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.712 | TNS=-3085.596 |
INFO: [Physopt 32-702] Processed net latch_idex/o_inmediato[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ex/rs_tmp[15].  Re-placed instance ex/rs_tmp_reg[15]
INFO: [Physopt 32-735] Processed net ex/rs_tmp[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.712 | TNS=-3082.456 |
INFO: [Physopt 32-663] Processed net latch_idex/o_inmediato[13].  Re-placed instance latch_idex/inmediato_tmp_reg[13]
INFO: [Physopt 32-735] Processed net latch_idex/o_inmediato[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.712 | TNS=-3082.416 |
INFO: [Physopt 32-702] Processed net latch_idex/o_inmediato[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_rt0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net dtu/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.612 | TNS=-3045.133 |
INFO: [Physopt 32-702] Processed net latch_idex/o_rt[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net etapa_if/mem_inst/out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net etapa_id/o_rt_inferred_i_33_n_0.  Re-placed instance etapa_id/o_rt_inferred_i_33
INFO: [Physopt 32-735] Processed net etapa_id/o_rt_inferred_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.593 | TNS=-3048.602 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rs[10].  Re-placed instance latch_idex/rs_tmp_reg[10]
INFO: [Physopt 32-735] Processed net latch_idex/o_rs[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.588 | TNS=-3048.345 |
INFO: [Physopt 32-702] Processed net etapa_id/o_rt_inferred_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net etapa_id/o_rt_inferred_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.559 | TNS=-3044.248 |
INFO: [Physopt 32-702] Processed net dtu/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dtu/o_stall_inferred_i_3_n_0.  Re-placed instance dtu/o_stall_inferred_i_3
INFO: [Physopt 32-735] Processed net dtu/o_stall_inferred_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.460 | TNS=-3009.122 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[4].  Re-placed instance latch_idex/rt_tmp_reg[4]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.460 | TNS=-3009.132 |
INFO: [Physopt 32-702] Processed net etapa_id/o_rt_inferred_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net etapa_id/gp/wb_reg_write_tmp_reg[2].  Re-placed instance etapa_id/gp/registros[31][31]_i_3
INFO: [Physopt 32-735] Processed net etapa_id/gp/wb_reg_write_tmp_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.421 | TNS=-2990.188 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[4].  Re-placed instance latch_idex/rt_tmp_reg[4]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.410 | TNS=-2990.101 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt[4].  Re-placed instance latch_idex/rt_tmp_reg[4]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.346 | TNS=-2989.789 |
INFO: [Physopt 32-663] Processed net etapa_id/gp/wb_reg_write_tmp_reg[1].  Re-placed instance etapa_id/gp/registros[31][31]_i_4
INFO: [Physopt 32-735] Processed net etapa_id/gp/wb_reg_write_tmp_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.318 | TNS=-2983.645 |
INFO: [Physopt 32-702] Processed net dtu/o_stall_inferred_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_res_inferred__1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_28_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net latch_idex/pc_tmp[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_2_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.318 | TNS=-2983.645 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8475
Phase 4 Critical Path Optimization | Checksum: 171bcf384

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8475
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8475
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.318 | TNS=-2983.645 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.550  |         91.949  |            0  |              0  |                    50  |           0  |           2  |  00:00:05  |
|  Total          |          0.550  |         91.949  |            0  |              0  |                    50  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8475
Ending Physical Synthesis Task | Checksum: 15f4bc925

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8474
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8474
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 547 ; free virtual = 8474
Wrote PlaceDB: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 531 ; free virtual = 8462
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 531 ; free virtual = 8462
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 530 ; free virtual = 8462
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 530 ; free virtual = 8461
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 529 ; free virtual = 8461
Write Physdb Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 529 ; free virtual = 8461
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 686aebe1 ConstDB: 0 ShapeSum: 75c5ab34 RouteDB: 0
Post Restoration Checksum: NetGraph: f9bdcd4 | NumContArr: c1c75326 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 256b52534

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 434 ; free virtual = 8363

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 256b52534

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 433 ; free virtual = 8362

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 256b52534

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 433 ; free virtual = 8362
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18b4887e0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 421 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.520 | TNS=-3120.381| WHS=-0.095 | THS=-1.150 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00685641 %
  Global Horizontal Routing Utilization  = 0.00468506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3127
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3126
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17b4a76b1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 415 ; free virtual = 8344

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17b4a76b1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 415 ; free virtual = 8344

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1cda296b7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 415 ; free virtual = 8344
Phase 3 Initial Routing | Checksum: 1cda296b7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 415 ; free virtual = 8344
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================+
| Launch Setup Clock | Launch Hold Clock | Pin                     |
+====================+===================+=========================+
| sys_clk_pin        | sys_clk_pin       | memwb/res_tmp_reg[12]/D |
| sys_clk_pin        | sys_clk_pin       | memwb/res_tmp_reg[22]/D |
| sys_clk_pin        | sys_clk_pin       | memwb/res_tmp_reg[27]/D |
| sys_clk_pin        | sys_clk_pin       | memwb/res_tmp_reg[30]/D |
| sys_clk_pin        | sys_clk_pin       | memwb/res_tmp_reg[16]/D |
+--------------------+-------------------+-------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1210
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.737 | TNS=-3310.454| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 260cc5c71

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 407 ; free virtual = 8337

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.800 | TNS=-3386.046| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2caf6d67b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 406 ; free virtual = 8336
Phase 4 Rip-up And Reroute | Checksum: 2caf6d67b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 406 ; free virtual = 8336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2555b8fd4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2817.012 ; gain = 0.000 ; free physical = 407 ; free virtual = 8336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.729 | TNS=-3300.036| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 195d97725

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8331

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195d97725

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8331
Phase 5 Delay and Skew Optimization | Checksum: 195d97725

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8331

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b495536e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.649 | TNS=-3274.963| WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b495536e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8330
Phase 6 Post Hold Fix | Checksum: 1b495536e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8330

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.08012 %
  Global Horizontal Routing Utilization  = 2.61478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y66 -> INT_R_X27Y66
   INT_R_X29Y65 -> INT_R_X29Y65
   INT_R_X31Y64 -> INT_R_X31Y64
   INT_R_X27Y62 -> INT_R_X27Y62
   INT_L_X28Y62 -> INT_L_X28Y62

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1b495536e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 401 ; free virtual = 8330

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b495536e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 400 ; free virtual = 8330

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19bd40c00

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 399 ; free virtual = 8329

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.649 | TNS=-3274.963| WHS=0.109  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19bd40c00

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 400 ; free virtual = 8329
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 143ed9404

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 400 ; free virtual = 8329
Ending Routing Task | Checksum: 143ed9404

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 400 ; free virtual = 8329

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2823.945 ; gain = 6.934 ; free physical = 400 ; free virtual = 8329
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
289 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 362 ; free virtual = 8295
Wrote PlaceDB: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 357 ; free virtual = 8294
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 357 ; free virtual = 8294
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 357 ; free virtual = 8294
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 357 ; free virtual = 8294
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 356 ; free virtual = 8294
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2888.879 ; gain = 0.000 ; free physical = 356 ; free virtual = 8294
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_routed.dcp' has been generated.
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3172.852 ; gain = 283.973 ; free physical = 138 ; free virtual = 8009
INFO: [Common 17-206] Exiting Vivado at Thu May 23 21:26:02 2024...
