<profile>

<section name = "Vitis HLS Report for 'Multiply_Vec'" level="0">
<item name = "Date">Tue Sep 30 15:49:32 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ffn_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.577 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3075, 3075, 12.300 us, 12.300 us, 3073, 3073, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_64_1">3073, 3073, 3, 1, 1, 3072, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 0, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 37, -</column>
<column name="Register">-, -, 49, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_1_primitive_dsp_1_U58">fmul_32ns_32ns_32_1_primitive_dsp_1, 0, 1, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_8_fu_73_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln64_fu_79_p2">icmp, 0, 0, 5, 12, 12</column>
<column name="ap_block_pp0_stage0_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">1, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">16, 2, 12, 24</column>
<column name="i_01_fu_38">16, 2, 12, 24</column>
<column name="z1_strm_blk_n">1, 2, 1, 2</column>
<column name="z2_Silu_strm_blk_n">1, 2, 1, 2</column>
<column name="z3_strm_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_01_fu_38">12, 0, 12, 0</column>
<column name="mul_reg_131">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Multiply_Vec, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Multiply_Vec, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Multiply_Vec, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Multiply_Vec, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Multiply_Vec, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Multiply_Vec, return value</column>
<column name="z1_strm_dout">in, 32, ap_fifo, z1_strm, pointer</column>
<column name="z1_strm_empty_n">in, 1, ap_fifo, z1_strm, pointer</column>
<column name="z1_strm_read">out, 1, ap_fifo, z1_strm, pointer</column>
<column name="z2_Silu_strm_dout">in, 32, ap_fifo, z2_Silu_strm, pointer</column>
<column name="z2_Silu_strm_empty_n">in, 1, ap_fifo, z2_Silu_strm, pointer</column>
<column name="z2_Silu_strm_read">out, 1, ap_fifo, z2_Silu_strm, pointer</column>
<column name="z3_strm_din">out, 32, ap_fifo, z3_strm, pointer</column>
<column name="z3_strm_full_n">in, 1, ap_fifo, z3_strm, pointer</column>
<column name="z3_strm_write">out, 1, ap_fifo, z3_strm, pointer</column>
</table>
</item>
</section>
</profile>
