#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13bf06330 .scope module, "test" "test" 2 4;
 .timescale 0 0;
v0x600003168240_0 .var "clk", 0 0;
v0x6000031682d0_0 .var/i "i", 31 0;
v0x600003168360_0 .var/i "j", 31 0;
v0x6000031683f0_0 .var/i "k", 31 0;
v0x600003168480_0 .net "rd_data_1", 7 0, L_0x600002869ce0;  1 drivers
v0x600003168510_0 .net "rd_data_2", 7 0, L_0x600002869ea0;  1 drivers
v0x6000031685a0_0 .var "rd_en", 0 0;
v0x600003168630_0 .net "rd_ready_1", 0 0, L_0x60000326c3c0;  1 drivers
v0x6000031686c0_0 .net "rd_ready_2", 0 0, L_0x600002869e30;  1 drivers
v0x600003168750_0 .net "rd_val_1", 0 0, v0x60000316ff00_0;  1 drivers
v0x6000031687e0_0 .net "rd_val_2", 0 0, v0x60000316f0f0_0;  1 drivers
v0x600003168870_0 .var "reset", 0 0;
v0x600003168900_0 .var/i "status", 31 0;
v0x600003168990_0 .var "wr_data", 7 0;
v0x600003168a20_0 .var "wr_en", 0 0;
v0x600003168ab0_0 .net "wr_ready_1", 0 0, L_0x60000326c5a0;  1 drivers
v0x600003168b40_0 .net "wr_ready_2", 0 0, L_0x600002869dc0;  1 drivers
S_0x13bf043c0 .scope module, "fifo_cycle" "fifo_cycle" 2 23, 3 1 0, S_0x13bf06330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "wr_ready";
    .port_info 7 /OUTPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "rd_val";
P_0x60000366e040 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x60000366e080 .param/l "FIFO_DEPTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x60000366e0c0 .param/l "POS_WIDTH" 1 3 15, +C4<00000000000000000000000000000011>;
L_0x600002869d50 .functor NOT 1, v0x60000316ed90_0, C4<0>, C4<0>, C4<0>;
L_0x600002869dc0 .functor OR 1, L_0x600002869d50, L_0x60000326caa0, C4<0>, C4<0>;
L_0x600002869e30 .functor OR 1, v0x60000316ed90_0, L_0x60000326cb40, C4<0>, C4<0>;
L_0x600002869ea0 .functor BUFZ 8, L_0x60000326cbe0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60000316e130_0 .net *"_ivl_0", 31 0, L_0x60000326c0a0;  1 drivers
v0x60000316e1c0_0 .net *"_ivl_10", 2 0, L_0x60000326c640;  1 drivers
L_0x130068298 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000316e250_0 .net/2u *"_ivl_12", 2 0, L_0x130068298;  1 drivers
v0x60000316e2e0_0 .net *"_ivl_16", 31 0, L_0x60000326c780;  1 drivers
L_0x1300682e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000316e370_0 .net *"_ivl_19", 28 0, L_0x1300682e0;  1 drivers
L_0x130068328 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x60000316e400_0 .net/2u *"_ivl_20", 31 0, L_0x130068328;  1 drivers
v0x60000316e490_0 .net *"_ivl_22", 0 0, L_0x60000326c820;  1 drivers
L_0x130068370 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000316e520_0 .net/2u *"_ivl_24", 2 0, L_0x130068370;  1 drivers
v0x60000316e5b0_0 .net *"_ivl_26", 2 0, L_0x60000326c960;  1 drivers
L_0x1300683b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000316e640_0 .net/2u *"_ivl_28", 2 0, L_0x1300683b8;  1 drivers
L_0x1300681c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000316e6d0_0 .net *"_ivl_3", 28 0, L_0x1300681c0;  1 drivers
v0x60000316e760_0 .net *"_ivl_32", 0 0, L_0x600002869d50;  1 drivers
v0x60000316e7f0_0 .net *"_ivl_34", 0 0, L_0x60000326caa0;  1 drivers
v0x60000316e880_0 .net *"_ivl_38", 0 0, L_0x60000326cb40;  1 drivers
L_0x130068208 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x60000316e910_0 .net/2u *"_ivl_4", 31 0, L_0x130068208;  1 drivers
v0x60000316e9a0_0 .net *"_ivl_42", 7 0, L_0x60000326cbe0;  1 drivers
v0x60000316ea30_0 .net *"_ivl_44", 4 0, L_0x60000326cc80;  1 drivers
L_0x130068400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000316eac0_0 .net *"_ivl_47", 1 0, L_0x130068400;  1 drivers
v0x60000316eb50_0 .net *"_ivl_6", 0 0, L_0x60000326c000;  1 drivers
L_0x130068250 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000316ebe0_0 .net/2u *"_ivl_8", 2 0, L_0x130068250;  1 drivers
v0x60000316ec70 .array "array", 0 7, 7 0;
v0x60000316ed00_0 .net "clk", 0 0, v0x600003168240_0;  1 drivers
v0x60000316ed90_0 .var "filled", 0 0;
v0x60000316ee20_0 .net "rd_data", 7 0, L_0x600002869ea0;  alias, 1 drivers
v0x60000316eeb0_0 .net "rd_en", 0 0, v0x6000031685a0_0;  1 drivers
v0x60000316ef40_0 .net "rd_next_pos", 2 0, L_0x60000326ca00;  1 drivers
v0x60000316efd0_0 .var "rd_pos", 2 0;
v0x60000316f060_0 .net "rd_ready", 0 0, L_0x600002869e30;  alias, 1 drivers
v0x60000316f0f0_0 .var "rd_val", 0 0;
v0x60000316f180_0 .net "reset", 0 0, v0x600003168870_0;  1 drivers
v0x60000316f210_0 .net "wr_data", 7 0, v0x600003168990_0;  1 drivers
v0x60000316f2a0_0 .net "wr_en", 0 0, v0x600003168a20_0;  1 drivers
v0x60000316f330_0 .net "wr_next_pos", 2 0, L_0x60000326c6e0;  1 drivers
v0x60000316f3c0_0 .var "wr_pos", 2 0;
v0x60000316f450_0 .net "wr_ready", 0 0, L_0x600002869dc0;  alias, 1 drivers
E_0x600000d60f30 .event posedge, v0x60000316ed00_0;
L_0x60000326c0a0 .concat [ 3 29 0 0], v0x60000316f3c0_0, L_0x1300681c0;
L_0x60000326c000 .cmp/gt 32, L_0x130068208, L_0x60000326c0a0;
L_0x60000326c640 .arith/sum 3, v0x60000316f3c0_0, L_0x130068250;
L_0x60000326c6e0 .functor MUXZ 3, L_0x130068298, L_0x60000326c640, L_0x60000326c000, C4<>;
L_0x60000326c780 .concat [ 3 29 0 0], v0x60000316efd0_0, L_0x1300682e0;
L_0x60000326c820 .cmp/gt 32, L_0x130068328, L_0x60000326c780;
L_0x60000326c960 .arith/sum 3, v0x60000316efd0_0, L_0x130068370;
L_0x60000326ca00 .functor MUXZ 3, L_0x1300683b8, L_0x60000326c960, L_0x60000326c820, C4<>;
L_0x60000326caa0 .cmp/ne 3, v0x60000316f3c0_0, v0x60000316efd0_0;
L_0x60000326cb40 .cmp/ne 3, v0x60000316efd0_0, v0x60000316f3c0_0;
L_0x60000326cbe0 .array/port v0x60000316ec70, L_0x60000326cc80;
L_0x60000326cc80 .concat [ 3 2 0 0], v0x60000316efd0_0, L_0x130068400;
S_0x13bf04530 .scope module, "fifo_shift" "fifo_shift" 2 22, 4 1 0, S_0x13bf06330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "wr_ready";
    .port_info 7 /OUTPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "rd_val";
P_0x60000366e100 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x60000366e140 .param/l "FIFO_DEPTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x60000366e180 .param/l "LEN_LENTH" 1 4 15, +C4<00000000000000000000000000000100>;
L_0x600002869ce0 .functor BUFZ 8, L_0x60000326c320, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60000316f4e0_0 .net *"_ivl_0", 31 0, L_0x60000326c500;  1 drivers
L_0x1300680a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000316f570_0 .net *"_ivl_11", 27 0, L_0x1300680a0;  1 drivers
L_0x1300680e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000316f600_0 .net/2u *"_ivl_12", 31 0, L_0x1300680e8;  1 drivers
v0x60000316f690_0 .net *"_ivl_16", 7 0, L_0x60000326c320;  1 drivers
v0x60000316f720_0 .net *"_ivl_18", 4 0, L_0x60000326c280;  1 drivers
L_0x130068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000316f7b0_0 .net *"_ivl_21", 0 0, L_0x130068130;  1 drivers
v0x60000316f840_0 .net *"_ivl_22", 4 0, L_0x60000326c1e0;  1 drivers
L_0x130068178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000316f8d0_0 .net *"_ivl_25", 3 0, L_0x130068178;  1 drivers
v0x60000316f960_0 .net *"_ivl_26", 4 0, L_0x60000326c140;  1 drivers
L_0x130068010 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000316f9f0_0 .net *"_ivl_3", 27 0, L_0x130068010;  1 drivers
L_0x130068058 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000316fa80_0 .net/2u *"_ivl_4", 31 0, L_0x130068058;  1 drivers
v0x60000316fb10_0 .net *"_ivl_8", 31 0, L_0x60000326c460;  1 drivers
v0x60000316fba0 .array "array", 0 7, 7 0;
v0x60000316fc30_0 .net "clk", 0 0, v0x600003168240_0;  alias, 1 drivers
v0x60000316fcc0_0 .var "len", 3 0;
v0x60000316fd50_0 .net "rd_data", 7 0, L_0x600002869ce0;  alias, 1 drivers
v0x60000316fde0_0 .net "rd_en", 0 0, v0x6000031685a0_0;  alias, 1 drivers
v0x60000316fe70_0 .net "rd_ready", 0 0, L_0x60000326c3c0;  alias, 1 drivers
v0x60000316ff00_0 .var "rd_val", 0 0;
v0x600003168000_0 .net "reset", 0 0, v0x600003168870_0;  alias, 1 drivers
v0x600003168090_0 .net "wr_data", 7 0, v0x600003168990_0;  alias, 1 drivers
v0x600003168120_0 .net "wr_en", 0 0, v0x600003168a20_0;  alias, 1 drivers
v0x6000031681b0_0 .net "wr_ready", 0 0, L_0x60000326c5a0;  alias, 1 drivers
L_0x60000326c500 .concat [ 4 28 0 0], v0x60000316fcc0_0, L_0x130068010;
L_0x60000326c5a0 .cmp/gt 32, L_0x130068058, L_0x60000326c500;
L_0x60000326c460 .concat [ 4 28 0 0], v0x60000316fcc0_0, L_0x1300680a0;
L_0x60000326c3c0 .cmp/gt 32, L_0x60000326c460, L_0x1300680e8;
L_0x60000326c320 .array/port v0x60000316fba0, L_0x60000326c140;
L_0x60000326c280 .concat [ 4 1 0 0], v0x60000316fcc0_0, L_0x130068130;
L_0x60000326c1e0 .concat [ 1 4 0 0], L_0x60000326c3c0, L_0x130068178;
L_0x60000326c140 .arith/sub 5, L_0x60000326c280, L_0x60000326c1e0;
S_0x13bf0fcc0 .scope generate, "loopArray[0]" "loopArray[0]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x600001661840 .param/l "i" 0 4 34, +C4<00>;
S_0x13bf0fe30 .scope generate, "genblk2" "genblk2" 4 35, 4 35 0, S_0x13bf0fcc0;
 .timescale 0 0;
S_0x13bf0ffa0 .scope generate, "loopArray[1]" "loopArray[1]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x6000016618c0 .param/l "i" 0 4 34, +C4<01>;
S_0x13bf10110 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf0ffa0;
 .timescale 0 0;
S_0x13bf10280 .scope generate, "loopArray[2]" "loopArray[2]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x600001661940 .param/l "i" 0 4 34, +C4<010>;
S_0x13bf103f0 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf10280;
 .timescale 0 0;
S_0x13bf10560 .scope generate, "loopArray[3]" "loopArray[3]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x6000016619c0 .param/l "i" 0 4 34, +C4<011>;
S_0x13bf106d0 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf10560;
 .timescale 0 0;
S_0x13bf10840 .scope generate, "loopArray[4]" "loopArray[4]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x600001661a80 .param/l "i" 0 4 34, +C4<0100>;
S_0x13bf109b0 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf10840;
 .timescale 0 0;
S_0x13bf10b20 .scope generate, "loopArray[5]" "loopArray[5]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x600001661b00 .param/l "i" 0 4 34, +C4<0101>;
S_0x13bf10c90 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf10b20;
 .timescale 0 0;
S_0x13bf10e00 .scope generate, "loopArray[6]" "loopArray[6]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x600001661b80 .param/l "i" 0 4 34, +C4<0110>;
S_0x13bf10f70 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf10e00;
 .timescale 0 0;
S_0x13bf110e0 .scope generate, "loopArray[7]" "loopArray[7]" 4 34, 4 34 0, S_0x13bf04530;
 .timescale 0 0;
P_0x600001661c00 .param/l "i" 0 4 34, +C4<0111>;
S_0x13bf11250 .scope generate, "genblk3" "genblk3" 4 35, 4 35 0, S_0x13bf110e0;
 .timescale 0 0;
    .scope S_0x13bf0fe30;
T_0 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600003168090_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13bf10110;
T_1 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13bf103f0;
T_2 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13bf106d0;
T_3 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13bf109b0;
T_4 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13bf10c90;
T_5 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13bf10f70;
T_6 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13bf11250;
T_7 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000316fba0, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316fba0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13bf04530;
T_8 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000316ff00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000316fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x60000316fe70_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x60000316ff00_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x60000316ff00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13bf04530;
T_9 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x600003168000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000316fcc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003168120_0;
    %inv;
    %load/vec4 v0x60000316fde0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000316fcc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x60000316fcc0_0;
    %subi 1, 0, 4;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x60000316fde0_0;
    %inv;
    %and;
    %load/vec4 v0x6000031681b0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x60000316fcc0_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.5, 9;
T_9.4 ; End of true expr.
    %load/vec4 v0x600003168120_0;
    %load/vec4 v0x60000316fde0_0;
    %and;
    %load/vec4 v0x60000316fcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_9.6, 10;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_9.7, 10;
T_9.6 ; End of true expr.
    %load/vec4 v0x60000316fcc0_0;
    %jmp/0 T_9.7, 10;
 ; End of false expr.
    %blend;
T_9.7;
    %jmp/0 T_9.5, 9;
 ; End of false expr.
    %blend;
T_9.5;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0x60000316fcc0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13bf043c0;
T_10 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x60000316f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x60000316f3c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x60000316ec70, 4;
    %load/vec4 v0x60000316f3c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316ec70, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000316f2a0_0;
    %load/vec4 v0x60000316f450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0x60000316f210_0;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0x60000316f3c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x60000316ec70, 4;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %load/vec4 v0x60000316f3c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000316ec70, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13bf043c0;
T_11 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x60000316f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000316f0f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60000316eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x60000316f060_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x60000316f0f0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %assign/vec4 v0x60000316f0f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13bf043c0;
T_12 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x60000316f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000316f3c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000316f2a0_0;
    %load/vec4 v0x60000316f450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %load/vec4 v0x60000316f330_0;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x60000316f3c0_0;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v0x60000316f3c0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13bf043c0;
T_13 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x60000316f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000316efd0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000316eeb0_0;
    %load/vec4 v0x60000316f060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0x60000316ef40_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x60000316efd0_0;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %assign/vec4 v0x60000316efd0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13bf043c0;
T_14 ;
    %wait E_0x600000d60f30;
    %load/vec4 v0x60000316f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000316ed90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000316f2a0_0;
    %load/vec4 v0x60000316f3c0_0;
    %load/vec4 v0x60000316efd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x60000316eeb0_0;
    %load/vec4 v0x60000316f3c0_0;
    %load/vec4 v0x60000316ef40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_14.4, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.5, 9;
T_14.4 ; End of true expr.
    %load/vec4 v0x60000316ed90_0;
    %pad/u 2;
    %jmp/0 T_14.5, 9;
 ; End of false expr.
    %blend;
T_14.5;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %pad/u 1;
    %assign/vec4 v0x60000316ed90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13bf06330;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003168240_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003168900_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x13bf06330;
T_16 ;
    %delay 5, 0;
    %load/vec4 v0x600003168240_0;
    %inv;
    %store/vec4 v0x600003168240_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13bf06330;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003168870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003168a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031685a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003168870_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031682d0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x6000031682d0_0;
    %cmpi/u 999999999, 0, 32;
    %jmp/0xz T_17.1, 5;
    %delay 10, 0;
    %vpi_func 2 35 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod;
    %assign/vec4 v0x6000031683f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003168a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003168360_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x600003168360_0;
    %load/vec4 v0x6000031683f0_0;
    %cmp/u;
    %jmp/0xz T_17.3, 5;
    %vpi_func 2 38 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x600003168990_0, 0;
    %delay 10, 0;
    %load/vec4 v0x600003168ab0_0;
    %load/vec4 v0x600003168b40_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0x600003168630_0;
    %load/vec4 v0x6000031686c0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003168900_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x600003168360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003168360_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %vpi_func 2 44 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod;
    %assign/vec4 v0x6000031683f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003168a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031685a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003168360_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x600003168360_0;
    %load/vec4 v0x6000031683f0_0;
    %cmp/u;
    %jmp/0xz T_17.7, 5;
    %delay 10, 0;
    %load/vec4 v0x600003168480_0;
    %load/vec4 v0x600003168510_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600003168630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000031686c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x600003168750_0;
    %load/vec4 v0x6000031687e0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x600003168630_0;
    %load/vec4 v0x6000031686c0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003168900_0, 0, 32;
T_17.8 ;
    %load/vec4 v0x600003168360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003168360_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031685a0_0, 0;
    %load/vec4 v0x6000031682d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031682d0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x13bf06330;
T_18 ;
    %vpi_call 2 59 "$monitor", v0x600003168480_0, " ", v0x600003168480_0, " ", v0x600003168750_0, " ", v0x6000031687e0_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x13bf06330;
T_19 ;
    %vpi_call 2 63 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x13bf06330 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x13bf06330;
T_20 ;
    %delay 2000000, 0;
    %load/vec4 v0x600003168900_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 70 "$display", "cock" {0 0 0};
    %jmp T_20.1;
T_20.0 ;
    %vpi_call 2 72 "$display", "dick" {0 0 0};
T_20.1 ;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test.v";
    "./../Lab6/fifo_cycle.v";
    "./../Lab5/fifo_shift.v";
