{"vcs1":{"timestamp_begin":1708703224.917396887, "rt":3.52, "ut":0.10, "st":0.15}}
{"vcselab":{"timestamp_begin":1708703228.489772744, "rt":1.85, "ut":0.13, "st":0.06}}
{"link":{"timestamp_begin":1708703230.411017501, "rt":0.56, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1708703224.241137856}
{"VCS_COMP_START_TIME": 1708703224.241137856}
{"VCS_COMP_END_TIME": 1708703233.047393432}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 890365}}
{"stitch_vcselab": {"peak_mem": 890443}}
