Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 15:23:07 2019
| Host         : Thomas-MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ARMv4_control_sets_placed.rpt
| Design       : ARMv4
| Device       : xczu17eg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            1 |
|      4 |            1 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             502 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             101 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|        Clock Signal       |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  STATE_MACHINE/ir_reg[24] |                                     |                                     |                1 |              1 |
|  clk_IBUF_BUFG            |                                     |                                     |                1 |              2 |
|  clk_IBUF_BUFG            | STATE_MACHINE/address[4]_i_2__0_n_0 | STATE_MACHINE/address[4]_i_1__0_n_0 |                2 |              2 |
|  clk_IBUF_BUFG            | STATE_MACHINE/address[4]_i_2__0_n_0 | STATE_MACHINE/address[2]_i_1__0_n_0 |                3 |              3 |
|  clk_IBUF_BUFG            | ir_out_OBUF[20]                     |                                     |                4 |              4 |
|  clk_IBUF_BUFG            | STATE_MACHINE/E[0]                  |                                     |               24 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/address_reg[0]_5[0]   | rst_IBUF_inst/O                     |               22 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/address_reg[0]_6[0]   | rst_IBUF_inst/O                     |               22 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[13]_2          | rst_IBUF_inst/O                     |                5 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/cs_out_OBUF[29]       |                                     |               12 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[14]_2[0]       |                                     |               22 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[12]_0[0]       |                                     |               24 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[15]_3[0]       |                                     |               26 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[12][0]         |                                     |               26 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[13]_1[0]       |                                     |               26 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[14][0]         |                                     |               24 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[14]_1[0]       |                                     |               25 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[14]_0[0]       |                                     |               25 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[13]_0[0]       |                                     |               26 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[15]_1[0]       |                                     |               24 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[13][0]         |                                     |               25 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/ir_reg[15]_2[0]       |                                     |               27 |             32 |
|  cs_out_OBUF_BUFG[34]     |                                     |                                     |               12 |             32 |
|  clk_IBUF_BUFG            | STATE_MACHINE/cs_out_OBUF[30]       |                                     |               14 |             50 |
|  cs_out_OBUF_BUFG[46]     |                                     |                                     |               12 |             64 |
+---------------------------+-------------------------------------+-------------------------------------+------------------+----------------+


