#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 27 16:30:16 2025
# Process ID: 16920
# Current directory: C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1
# Command line: vivado.exe -log top_scope_lcd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_scope_lcd.tcl
# Log file: C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1/top_scope_lcd.vds
# Journal file: C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_scope_lcd.tcl -notrace
Command: synth_design -top top_scope_lcd -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 467.922 ; gain = 100.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_scope_lcd' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/top_scope.v:3]
	Parameter CNT_1S_MAX bound to: 24'b000100110001001011010000 
	Parameter WAVE_WIDTH bound to: 10'b1100100000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT_TIME bound to: 1 - type: integer 
	Parameter S_WAIT_TRIG bound to: 2 - type: integer 
	Parameter S_SAMPLE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1/.Xil/Vivado-16920-omajily/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1/.Xil/Vivado-16920-omajily/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adc' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/adc.v:3]
	Parameter CNT_DATA_MAX bound to: 11'b10000000000 
	Parameter HYSTERESIS bound to: 8'b00000110 
INFO: [Synth 8-6155] done synthesizing module 'adc' (2#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/adc.v:3]
WARNING: [Synth 8-350] instance 'adc_inst' of module 'adc' requires 7 connections, but only 6 given [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/top_scope.v:80]
INFO: [Synth 8-6157] synthesizing module 'freq_meter' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/freq.v:1]
	Parameter CNT_1S_MAX bound to: 26'b10111110101111000001111111 
INFO: [Synth 8-6155] done synthesizing module 'freq_meter' (3#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/freq.v:1]
INFO: [Synth 8-6157] synthesizing module 'video_ram' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/video_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'video_ram' (4#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/video_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_8421' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/seg_dynamic/bcd_8421.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bcd_8421' (5#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/seg_dynamic/bcd_8421.v:10]
INFO: [Synth 8-6157] synthesizing module 'tft_ctrl' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/tft_ctrl.v:10]
	Parameter H_SYNC bound to: 11'b00000100010 
	Parameter H_BACK bound to: 11'b00000101110 
	Parameter H_LEFT bound to: 11'b00000000000 
	Parameter H_VALID bound to: 11'b01100100000 
	Parameter H_RIGHT bound to: 11'b00000000000 
	Parameter H_FRONT bound to: 11'b00011010010 
	Parameter H_TOTAL bound to: 11'b10001000010 
	Parameter V_SYNC bound to: 11'b00000001010 
	Parameter V_BACK bound to: 11'b00000010111 
	Parameter V_TOP bound to: 11'b00000000000 
	Parameter V_VALID bound to: 11'b00111100000 
	Parameter V_BOTTOM bound to: 11'b00000000000 
	Parameter V_FRONT bound to: 11'b00000010110 
	Parameter V_TOTAL bound to: 11'b01000010111 
	Parameter H_PIXEL bound to: 11'b01100100000 
	Parameter V_PIXEL bound to: 11'b00111100000 
	Parameter H_BLACK bound to: 0 - type: integer 
	Parameter V_BLACK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tft_ctrl' (6#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/tft_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'tft_pic_scope' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/tft_pic_scope.v:1]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter GRID bound to: 16'b0100001000001000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter YELLOW bound to: 16'b1111111111100000 
INFO: [Synth 8-6157] synthesizing module 'char_display' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/char_display.v:3]
	Parameter CHAR_SPACE bound to: 8'b00100000 
	Parameter CHAR_DOT bound to: 8'b00101110 
	Parameter CHAR_COLON bound to: 8'b00111010 
	Parameter CHAR_V bound to: 8'b01010110 
	Parameter CHAR_o bound to: 8'b01101111 
	Parameter CHAR_l bound to: 8'b01101100 
	Parameter CHAR_t bound to: 8'b01110100 
	Parameter CHAR_F bound to: 8'b01000110 
	Parameter CHAR_r bound to: 8'b01110010 
	Parameter CHAR_e bound to: 8'b01100101 
	Parameter CHAR_q bound to: 8'b01110001 
	Parameter CHAR_H bound to: 8'b01001000 
	Parameter CHAR_z bound to: 8'b01111010 
INFO: [Synth 8-6157] synthesizing module 'font_rom_8x16' [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/font_rom_8¡Á16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'font_rom_8x16' (7#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/font_rom_8¡Á16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'char_display' (8#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/char_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tft_pic_scope' (9#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/tft_pic_scope.v:1]
WARNING: [Synth 8-5788] Register ram_wr_data_reg in module top_scope_lcd is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/top_scope.v:183]
INFO: [Synth 8-6155] done synthesizing module 'top_scope_lcd' (10#1) [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/top_scope.v:3]
WARNING: [Synth 8-3331] design tft_pic_scope has unconnected port tft_clk
WARNING: [Synth 8-3331] design tft_pic_scope has unconnected port rst_n
WARNING: [Synth 8-3331] design top_scope_lcd has unconnected port key_start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 524.266 ; gain = 156.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin adc_inst:cal_flag to constant 0 [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/top_scope.v:80]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 524.266 ; gain = 156.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 524.266 ; gain = 156.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [c:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc]
WARNING: [Vivado 12-584] No ports matched 'sel[5]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sel[4]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sel[3]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sel[2]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sel[1]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sel[0]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sel[5]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sel[4]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sel[3]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sel[2]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sel[1]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sel[0]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'key_mode'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'key_mode'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'key_cal'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'key_cal'. [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc:64]
Finished Parsing XDC File [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_scope_lcd_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/constrs_1/new/dig_volt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_scope_lcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_scope_lcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.266 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 868.266 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 868.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.266 ; gain = 500.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.266 ; gain = 500.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.266 ; gain = 500.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "median_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/adc.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.srcs/sources_1/new/adc.v:122]
INFO: [Synth 8-5545] ROM "freq_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "unit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_scope_lcd'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_wr_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_wr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_WAIT_TIME |                              001 |                              001
             S_WAIT_TRIG |                              010 |                              010
                S_SAMPLE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_scope_lcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 868.266 ; gain = 500.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_scope_lcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 6     
Module adc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module freq_meter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module video_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module bcd_8421 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               44 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tft_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module font_rom_8x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module char_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module tft_pic_scope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "clk_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "median_en" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP volt_reg1, operation Mode is: A*B.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: Generating DSP volt_reg1, operation Mode is: A*B.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: Generating DSP volt_reg1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: Generating DSP volt_reg1, operation Mode is: A*B.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: Generating DSP volt_reg1, operation Mode is: A*B.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: Generating DSP volt_reg1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
DSP Report: operator volt_reg1 is absorbed into DSP volt_reg1.
INFO: [Synth 8-5545] ROM "freq_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_wr_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design tft_pic_scope has unconnected port tft_clk
WARNING: [Synth 8-3331] design tft_pic_scope has unconnected port rst_n
WARNING: [Synth 8-3331] design top_scope_lcd has unconnected port key_start
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM waveform_buffer/mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[27]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[26]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[25]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[24]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[23]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[22]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[21]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[20]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[19]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[18]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[17]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc_inst/volt_reg_reg[16]' (FDC) to 'adc_inst/volt_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_inst/volt_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'volt_max_temp_reg[14]' (FDCE) to 'volt_max_temp_reg[15]'
INFO: [Synth 8-3886] merging instance 'disp_volt_reg[14]' (FDCE) to 'disp_volt_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\volt_max_temp_reg[15] )
INFO: [Synth 8-3886] merging instance 'v_buf1_reg[15]' (FDC) to 'v_buf2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_buf2_reg[15] )
INFO: [Synth 8-3886] merging instance 'v_buf2_reg[15]' (FDC) to 'v_buf4_reg[15]'
INFO: [Synth 8-3886] merging instance 'v_buf3_reg[15]' (FDC) to 'v_buf4_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_buf4_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 868.266 ; gain = 500.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|font_rom_8x16 | p_0_out    | 2048x8        | LUT            | 
|tft_pic_scope | p_0_out    | 2048x8        | LUT            | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|video_ram:  | mem_reg    | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adc         | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adc         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adc         | (PCIN>>17)+A*B | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adc         | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adc         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|adc         | (PCIN>>17)+A*B | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_22/waveform_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_inst/clk_out1' to pin 'clk_gen_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 901.926 ; gain = 534.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 923.176 ; gain = 555.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|video_ram:  | mem_reg    | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance waveform_buffer/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |   223|
|4     |DSP48E1   |     6|
|5     |LUT1      |    16|
|6     |LUT2      |   401|
|7     |LUT3      |   399|
|8     |LUT4      |   186|
|9     |LUT5      |   158|
|10    |LUT6      |   514|
|11    |MUXF7     |     4|
|12    |MUXF8     |     2|
|13    |RAMB18E1  |     1|
|14    |FDCE      |   423|
|15    |FDPE      |     2|
|16    |FDRE      |     8|
|17    |IBUF      |     9|
|18    |OBUF      |    22|
+------+----------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  2377|
|2     |  adc_inst        |adc           |  1076|
|3     |  bcd_freq        |bcd_8421      |   138|
|4     |  bcd_volt        |bcd_8421_0    |   111|
|5     |  freq_meter_inst |freq_meter    |   134|
|6     |  tft_ctrl_inst   |tft_ctrl      |   524|
|7     |  tft_pic_inst    |tft_pic_scope |    25|
|8     |  waveform_buffer |video_ram     |    15|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 954.199 ; gain = 586.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 954.199 ; gain = 242.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 954.199 ; gain = 586.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 954.199 ; gain = 598.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/28608/Desktop/FPGA/keshe/Oscilloscope2/22_dig_volt/dig_volt/dig_volt.runs/synth_1/top_scope_lcd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_scope_lcd_utilization_synth.rpt -pb top_scope_lcd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 27 16:30:45 2025...
