#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan  6 15:42:44 2022
# Process ID: 15405
# Current directory: /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_Parallel_41B2_0_0_synth_1
# Command line: vivado -log Zed_SPI_PL_SPI_Parallel_41B2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zed_SPI_PL_SPI_Parallel_41B2_0_0.tcl
# Log file: /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_Parallel_41B2_0_0_synth_1/Zed_SPI_PL_SPI_Parallel_41B2_0_0.vds
# Journal file: /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_Parallel_41B2_0_0_synth_1/vivado.jou
# Running On: labish-OptiPlex-9010, OS: Linux, CPU Frequency: 3691.794 MHz, CPU Physical cores: 4, Host memory: 33558 MB
#-----------------------------------------------------------
source Zed_SPI_PL_SPI_Parallel_41B2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2642.035 ; gain = 7.953 ; free physical = 12866 ; free virtual = 24685
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/labish/Midget/SKL/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/labish/Vivado/2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top Zed_SPI_PL_SPI_Parallel_41B2_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15633
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:316]
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:317]
WARNING: [Synth 8-6901] identifier 'w_RxBuffer' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:318]
WARNING: [Synth 8-6901] identifier 'w_CMOS_Data' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:319]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 4640 ; free virtual = 16463
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zed_SPI_PL_SPI_Parallel_41B2_0_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_Parallel_41B2_0_0/synth/Zed_SPI_PL_SPI_Parallel_41B2_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_Parallel_41B29_v1_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_Parallel_41B29_v1_0_S00_AXI' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:246]
INFO: [Synth 8-226] default block is never used [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:425]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:27]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:368]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:372]
WARNING: [Synth 8-6014] Unused sequential element r_Cmd_Lim_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:145]
WARNING: [Synth 8-6014] Unused sequential element r_Reset_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:199]
WARNING: [Synth 8-6014] Unused sequential element r_Rx_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:202]
WARNING: [Synth 8-6014] Unused sequential element r_Lock_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:249]
WARNING: [Synth 8-6014] Unused sequential element r_Leading_Edge_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:125]
WARNING: [Synth 8-6014] Unused sequential element r_Trailing_Edge_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:126]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI' (1#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/src/PL_SPI_41B29.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_Parallel_41B29_v1_0_S00_AXI' (2#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-7071] port 'o_LED' of module 'PL_SPI_Parallel_41B29_v1_0_S00_AXI' is unconnected for instance 'PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0.v:57]
WARNING: [Synth 8-7023] instance 'PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst' of module 'PL_SPI_Parallel_41B29_v1_0_S00_AXI' has 28 connections declared, but only 27 given [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_Parallel_41B29_v1_0' (3#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/7c85/hdl/PL_SPI_Parallel_41B29_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Zed_SPI_PL_SPI_Parallel_41B2_0_0' (4#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_Parallel_41B2_0_0/synth/Zed_SPI_PL_SPI_Parallel_41B2_0_0.v:58]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PL_SPI_Parallel_41B29_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PL_SPI_Parallel_41B29_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PL_SPI_Parallel_41B29_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PL_SPI_Parallel_41B29_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PL_SPI_Parallel_41B29_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PL_SPI_Parallel_41B29_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 8112 ; free virtual = 19942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 8167 ; free virtual = 19994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 8167 ; free virtual = 19994
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 8129 ; free virtual = 19956
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.066 ; gain = 0.000 ; free physical = 7660 ; free virtual = 19487
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2706.066 ; gain = 0.000 ; free physical = 7682 ; free virtual = 19509
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 7971 ; free virtual = 19807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 7977 ; free virtual = 19814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 7973 ; free virtual = 19811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 7945 ; free virtual = 19792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 50    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   8 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 370   
	   3 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 69    
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module Zed_SPI_PL_SPI_Parallel_41B2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module Zed_SPI_PL_SPI_Parallel_41B2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module Zed_SPI_PL_SPI_Parallel_41B2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module Zed_SPI_PL_SPI_Parallel_41B2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module Zed_SPI_PL_SPI_Parallel_41B2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module Zed_SPI_PL_SPI_Parallel_41B2_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 8695 ; free virtual = 20557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 9893 ; free virtual = 21751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 10520 ; free virtual = 22377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 10519 ; free virtual = 22377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11044 ; free virtual = 22900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11043 ; free virtual = 22899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11053 ; free virtual = 22908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11054 ; free virtual = 22909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11046 ; free virtual = 22901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11045 ; free virtual = 22899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     6|
|3     |LUT2   |    32|
|4     |LUT3   |   276|
|5     |LUT4   |    50|
|6     |LUT5   |   218|
|7     |LUT6   |   631|
|8     |MUXF7  |   113|
|9     |MUXF8  |    32|
|10    |FDRE   |   729|
|11    |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11048 ; free virtual = 22903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 2706.066 ; gain = 0.000 ; free physical = 11109 ; free virtual = 22964
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2706.066 ; gain = 63.941 ; free physical = 11109 ; free virtual = 22964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2706.066 ; gain = 0.000 ; free physical = 11185 ; free virtual = 23040
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.066 ; gain = 0.000 ; free physical = 11123 ; free virtual = 22979
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 75db5b11
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2706.066 ; gain = 64.031 ; free physical = 11326 ; free virtual = 23183
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_Parallel_41B2_0_0_synth_1/Zed_SPI_PL_SPI_Parallel_41B2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Zed_SPI_PL_SPI_Parallel_41B2_0_0, cache-ID = 997db1ef3058eab8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_Parallel_41B2_0_0_synth_1/Zed_SPI_PL_SPI_Parallel_41B2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zed_SPI_PL_SPI_Parallel_41B2_0_0_utilization_synth.rpt -pb Zed_SPI_PL_SPI_Parallel_41B2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 15:44:30 2022...
