// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cabac_top_cabac_top,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=5523,HLS_SYN_LUT=8738,HLS_VERSION=2021_2}" *)

module cabac_top (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        m_axi_ctx_AWVALID,
        m_axi_ctx_AWREADY,
        m_axi_ctx_AWADDR,
        m_axi_ctx_AWID,
        m_axi_ctx_AWLEN,
        m_axi_ctx_AWSIZE,
        m_axi_ctx_AWBURST,
        m_axi_ctx_AWLOCK,
        m_axi_ctx_AWCACHE,
        m_axi_ctx_AWPROT,
        m_axi_ctx_AWQOS,
        m_axi_ctx_AWREGION,
        m_axi_ctx_AWUSER,
        m_axi_ctx_WVALID,
        m_axi_ctx_WREADY,
        m_axi_ctx_WDATA,
        m_axi_ctx_WSTRB,
        m_axi_ctx_WLAST,
        m_axi_ctx_WID,
        m_axi_ctx_WUSER,
        m_axi_ctx_ARVALID,
        m_axi_ctx_ARREADY,
        m_axi_ctx_ARADDR,
        m_axi_ctx_ARID,
        m_axi_ctx_ARLEN,
        m_axi_ctx_ARSIZE,
        m_axi_ctx_ARBURST,
        m_axi_ctx_ARLOCK,
        m_axi_ctx_ARCACHE,
        m_axi_ctx_ARPROT,
        m_axi_ctx_ARQOS,
        m_axi_ctx_ARREGION,
        m_axi_ctx_ARUSER,
        m_axi_ctx_RVALID,
        m_axi_ctx_RREADY,
        m_axi_ctx_RDATA,
        m_axi_ctx_RLAST,
        m_axi_ctx_RID,
        m_axi_ctx_RUSER,
        m_axi_ctx_RRESP,
        m_axi_ctx_BVALID,
        m_axi_ctx_BREADY,
        m_axi_ctx_BRESP,
        m_axi_ctx_BID,
        m_axi_ctx_BUSER,
        bitStream_TDATA,
        bitStream_TVALID,
        bitStream_TREADY,
        bitOut_TDATA,
        bitOut_TVALID,
        bitOut_TREADY,
        data_in_s_TDATA,
        data_in_s_TVALID,
        data_in_s_TREADY,
        data_out_s_TDATA,
        data_out_s_TVALID,
        data_out_s_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_CTX_ID_WIDTH = 1;
parameter    C_M_AXI_CTX_ADDR_WIDTH = 64;
parameter    C_M_AXI_CTX_DATA_WIDTH = 32;
parameter    C_M_AXI_CTX_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_WUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_RUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_BUSER_WIDTH = 1;
parameter    C_M_AXI_CTX_USER_VALUE = 0;
parameter    C_M_AXI_CTX_PROT_VALUE = 0;
parameter    C_M_AXI_CTX_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_CTX_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output   m_axi_ctx_AWVALID;
input   m_axi_ctx_AWREADY;
output  [C_M_AXI_CTX_ADDR_WIDTH - 1:0] m_axi_ctx_AWADDR;
output  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_AWID;
output  [7:0] m_axi_ctx_AWLEN;
output  [2:0] m_axi_ctx_AWSIZE;
output  [1:0] m_axi_ctx_AWBURST;
output  [1:0] m_axi_ctx_AWLOCK;
output  [3:0] m_axi_ctx_AWCACHE;
output  [2:0] m_axi_ctx_AWPROT;
output  [3:0] m_axi_ctx_AWQOS;
output  [3:0] m_axi_ctx_AWREGION;
output  [C_M_AXI_CTX_AWUSER_WIDTH - 1:0] m_axi_ctx_AWUSER;
output   m_axi_ctx_WVALID;
input   m_axi_ctx_WREADY;
output  [C_M_AXI_CTX_DATA_WIDTH - 1:0] m_axi_ctx_WDATA;
output  [C_M_AXI_CTX_WSTRB_WIDTH - 1:0] m_axi_ctx_WSTRB;
output   m_axi_ctx_WLAST;
output  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_WID;
output  [C_M_AXI_CTX_WUSER_WIDTH - 1:0] m_axi_ctx_WUSER;
output   m_axi_ctx_ARVALID;
input   m_axi_ctx_ARREADY;
output  [C_M_AXI_CTX_ADDR_WIDTH - 1:0] m_axi_ctx_ARADDR;
output  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_ARID;
output  [7:0] m_axi_ctx_ARLEN;
output  [2:0] m_axi_ctx_ARSIZE;
output  [1:0] m_axi_ctx_ARBURST;
output  [1:0] m_axi_ctx_ARLOCK;
output  [3:0] m_axi_ctx_ARCACHE;
output  [2:0] m_axi_ctx_ARPROT;
output  [3:0] m_axi_ctx_ARQOS;
output  [3:0] m_axi_ctx_ARREGION;
output  [C_M_AXI_CTX_ARUSER_WIDTH - 1:0] m_axi_ctx_ARUSER;
input   m_axi_ctx_RVALID;
output   m_axi_ctx_RREADY;
input  [C_M_AXI_CTX_DATA_WIDTH - 1:0] m_axi_ctx_RDATA;
input   m_axi_ctx_RLAST;
input  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_RID;
input  [C_M_AXI_CTX_RUSER_WIDTH - 1:0] m_axi_ctx_RUSER;
input  [1:0] m_axi_ctx_RRESP;
input   m_axi_ctx_BVALID;
output   m_axi_ctx_BREADY;
input  [1:0] m_axi_ctx_BRESP;
input  [C_M_AXI_CTX_ID_WIDTH - 1:0] m_axi_ctx_BID;
input  [C_M_AXI_CTX_BUSER_WIDTH - 1:0] m_axi_ctx_BUSER;
input  [7:0] bitStream_TDATA;
input   bitStream_TVALID;
output   bitStream_TREADY;
input  [7:0] bitOut_TDATA;
input   bitOut_TVALID;
output   bitOut_TREADY;
input  [4095:0] data_in_s_TDATA;
input   data_in_s_TVALID;
output   data_in_s_TREADY;
output  [335:0] data_out_s_TDATA;
output   data_out_s_TVALID;
input   data_out_s_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] globalCtx;
reg   [31:0] baeState_0_constprop;
reg    data_in_s_TDATA_blk_n;
reg    data_out_s_TDATA_blk_n;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
reg   [63:0] globalCtx_read_reg_1432;
reg   [0:0] data_in_s_header_slice_sao_luma_flag_reg_1520;
reg   [0:0] data_in_s_header_slice_sao_chroma_flag_reg_1525;
reg   [7:0] data_in_left_ctu_SaoTypeIdx_0_reg_1530;
reg   [7:0] data_in_left_ctu_SaoTypeIdx_1_reg_1535;
reg   [7:0] data_in_left_ctu_SaoTypeIdx_2_reg_1540;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_0_0_reg_1545;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_1_0_reg_1550;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_2_0_reg_1555;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_3_0_reg_1560;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_4_0_reg_1565;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_0_1_reg_1570;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_1_1_reg_1575;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_2_1_reg_1580;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_3_1_reg_1585;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_4_1_reg_1590;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_0_2_reg_1595;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_1_2_reg_1600;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_2_2_reg_1605;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_3_2_reg_1610;
reg   [15:0] data_in_left_ctu_SaoOffsetVal_4_2_reg_1615;
reg   [7:0] data_in_left_ctu_SaoEOClass_0_reg_1620;
reg   [7:0] data_in_left_ctu_SaoEOClass_1_reg_1625;
reg   [7:0] data_in_left_ctu_SaoEOClass_2_reg_1630;
reg   [7:0] data_in_left_ctu_sao_band_position_0_reg_1635;
reg   [7:0] data_in_left_ctu_sao_band_position_1_reg_1640;
reg   [7:0] data_in_left_ctu_sao_band_position_2_reg_1645;
reg   [0:0] data_in_left_ctu_is_available_reg_1650;
reg   [7:0] data_in_up_ctu_SaoTypeIdx_0_reg_1655;
reg   [7:0] data_in_up_ctu_SaoTypeIdx_1_reg_1660;
reg   [7:0] data_in_up_ctu_SaoTypeIdx_2_reg_1665;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_0_0_reg_1670;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_1_0_reg_1675;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_2_0_reg_1680;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_3_0_reg_1685;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_4_0_reg_1690;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_0_1_reg_1695;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_1_1_reg_1700;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_2_1_reg_1705;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_3_1_reg_1710;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_4_1_reg_1715;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_0_2_reg_1720;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_1_2_reg_1725;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_2_2_reg_1730;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_3_2_reg_1735;
reg   [15:0] data_in_up_ctu_SaoOffsetVal_4_2_reg_1740;
reg   [7:0] data_in_up_ctu_SaoEOClass_0_reg_1745;
reg   [7:0] data_in_up_ctu_SaoEOClass_1_reg_1750;
reg   [7:0] data_in_up_ctu_SaoEOClass_2_reg_1755;
reg   [7:0] data_in_up_ctu_sao_band_position_0_reg_1760;
reg   [7:0] data_in_up_ctu_sao_band_position_1_reg_1765;
reg   [7:0] data_in_up_ctu_sao_band_position_2_reg_1770;
reg   [0:0] data_in_up_ctu_is_available_reg_1775;
wire   [0:0] data_in_firstCTU_fu_1239_p3;
reg   [0:0] data_in_firstCTU_reg_1780;
wire   [0:0] icmp_ln79_fu_1289_p2;
reg   [0:0] icmp_ln79_reg_1784;
wire   [0:0] icmp_ln79_1_fu_1296_p2;
reg   [0:0] icmp_ln79_1_reg_1789;
wire   [5:0] qp_assign_fu_1329_p3;
reg   [5:0] qp_assign_reg_1794;
wire    ap_CS_fsm_state12;
wire   [7:0] tempBst_q1;
reg   [7:0] retVal_reg_1809;
wire    ap_CS_fsm_state13;
wire   [7:0] tempBst_q0;
reg   [7:0] retVal_27_reg_1814;
reg   [0:0] tmp_11_reg_1819;
wire   [8:0] trunc_ln11_2_fu_1352_p3;
reg   [8:0] trunc_ln11_2_reg_1824;
wire    ap_CS_fsm_state14;
reg   [7:0] data_out_sao_band_position_2_reg_1829;
wire    ap_CS_fsm_state15;
reg   [7:0] data_out_sao_band_position_1_reg_1834;
reg   [7:0] data_out_sao_band_position_0_reg_1839;
reg   [7:0] data_out_SaoEOClass_2_reg_1844;
reg   [7:0] data_out_SaoEOClass_1_reg_1849;
reg   [7:0] data_out_SaoEOClass_0_reg_1854;
reg   [7:0] data_out_SaoTypeIdx_0_reg_1859;
reg   [7:0] data_out_SaoTypeIdx_1_reg_1864;
reg   [7:0] data_out_SaoTypeIdx_2_reg_1869;
wire   [15:0] data_out_1_q0;
reg   [15:0] data_out_1_load_reg_1874;
wire    ap_CS_fsm_state17;
wire   [15:0] data_out_1_q1;
reg   [15:0] data_out_1_load_1_reg_1879;
wire    ap_CS_fsm_state18;
reg   [15:0] data_out_1_load_2_reg_1884;
reg   [15:0] data_out_1_load_3_reg_1889;
wire    ap_CS_fsm_state19;
reg   [15:0] data_out_1_load_4_reg_1894;
reg   [15:0] data_out_1_load_5_reg_1899;
wire    ap_CS_fsm_state20;
reg   [15:0] data_out_1_load_6_reg_1904;
reg   [15:0] data_out_1_load_7_reg_1909;
wire    ap_CS_fsm_state21;
reg   [15:0] data_out_1_load_8_reg_1914;
reg   [15:0] data_out_1_load_9_reg_1919;
wire    ap_CS_fsm_state22;
reg   [15:0] data_out_1_load_10_reg_1924;
reg   [15:0] data_out_1_load_11_reg_1929;
wire    ap_CS_fsm_state23;
reg   [15:0] data_out_1_load_12_reg_1934;
reg   [8:0] ctxTables_address0;
reg    ctxTables_ce0;
reg    ctxTables_we0;
reg   [7:0] ctxTables_d0;
wire   [7:0] ctxTables_q0;
reg   [3:0] data_out_1_address0;
reg    data_out_1_ce0;
reg    data_out_1_we0;
reg   [3:0] data_out_1_address1;
reg    data_out_1_ce1;
reg    data_out_1_we1;
reg   [2:0] tempBst_address0;
reg    tempBst_ce0;
reg    tempBst_we0;
wire   [2:0] tempBst_address1;
reg    tempBst_ce1;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_ready;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_streamCtxRAM_din;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_streamCtxRAM_write;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WVALID;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WDATA;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WSTRB;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WLAST;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WID;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_RREADY;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_BREADY;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_din;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_write;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_streamCtxRAM_read;
wire   [8:0] grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_address0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_ce0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_we0;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_d0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_bitStream_TREADY;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_address0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_ce0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_we0;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_d0;
wire    grp_sao_top_fu_618_ap_start;
wire    grp_sao_top_fu_618_ap_done;
wire    grp_sao_top_fu_618_ap_idle;
wire    grp_sao_top_fu_618_ap_ready;
wire   [3:0] grp_sao_top_fu_618_out_SaoOffsetVal_address0;
wire    grp_sao_top_fu_618_out_SaoOffsetVal_ce0;
wire    grp_sao_top_fu_618_out_SaoOffsetVal_we0;
wire   [15:0] grp_sao_top_fu_618_out_SaoOffsetVal_d0;
wire   [3:0] grp_sao_top_fu_618_out_SaoOffsetVal_address1;
wire    grp_sao_top_fu_618_out_SaoOffsetVal_ce1;
wire    grp_sao_top_fu_618_out_SaoOffsetVal_we1;
wire   [15:0] grp_sao_top_fu_618_out_SaoOffsetVal_d1;
wire   [2:0] grp_sao_top_fu_618_bStream_address0;
wire    grp_sao_top_fu_618_bStream_ce0;
wire   [8:0] grp_sao_top_fu_618_ctxTables_address0;
wire    grp_sao_top_fu_618_ctxTables_ce0;
wire    grp_sao_top_fu_618_ctxTables_we0;
wire   [7:0] grp_sao_top_fu_618_ctxTables_d0;
wire   [31:0] grp_sao_top_fu_618_baeState_0_constprop_o;
wire    grp_sao_top_fu_618_baeState_0_constprop_o_ap_vld;
wire   [7:0] grp_sao_top_fu_618_ap_return_0;
wire   [7:0] grp_sao_top_fu_618_ap_return_1;
wire   [7:0] grp_sao_top_fu_618_ap_return_2;
wire   [7:0] grp_sao_top_fu_618_ap_return_3;
wire   [7:0] grp_sao_top_fu_618_ap_return_4;
wire   [7:0] grp_sao_top_fu_618_ap_return_5;
wire   [7:0] grp_sao_top_fu_618_ap_return_6;
wire   [7:0] grp_sao_top_fu_618_ap_return_7;
wire   [7:0] grp_sao_top_fu_618_ap_return_8;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_done;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_idle;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_ready;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WVALID;
wire   [7:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WDATA;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WSTRB;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WLAST;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WID;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARVALID;
wire   [63:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARADDR;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARID;
wire   [31:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARLEN;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARSIZE;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARBURST;
wire   [1:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARLOCK;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARCACHE;
wire   [2:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARPROT;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARQOS;
wire   [3:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARREGION;
wire   [0:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARUSER;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_RREADY;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_BREADY;
wire   [8:0] grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ctxTables_address0;
wire    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ctxTables_ce0;
reg    ctx_AWVALID;
wire    ctx_AWREADY;
reg    ctx_WVALID;
wire    ctx_WREADY;
reg    ctx_ARVALID;
wire    ctx_ARREADY;
wire    ctx_RVALID;
reg    ctx_RREADY;
wire   [7:0] ctx_RDATA;
wire    ctx_RLAST;
wire   [0:0] ctx_RID;
wire   [10:0] ctx_RFIFONUM;
wire   [0:0] ctx_RUSER;
wire   [1:0] ctx_RRESP;
wire    ctx_BVALID;
reg    ctx_BREADY;
wire   [1:0] ctx_BRESP;
wire   [0:0] ctx_BID;
wire   [0:0] ctx_BUSER;
reg   [9:0] ctxWritten_reg_567;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg;
reg    ap_block_state1_ignore_call15;
wire    ap_CS_fsm_state5;
reg   [7:0] streamCtxRAM_din;
wire    streamCtxRAM_full_n;
reg    streamCtxRAM_write;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [7:0] streamCtxRAM_dout;
wire    streamCtxRAM_empty_n;
reg    streamCtxRAM_read;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_sao_top_fu_618_ap_start_reg;
reg    grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    ap_block_state1;
wire   [0:0] data_in_s_header_cabac_init_flag_fu_725_p3;
wire   [0:0] initType_1_fu_1251_p2;
wire   [31:0] data_in_s_header_slice_type_fu_715_p4;
wire   [0:0] icmp_ln69_fu_1261_p2;
wire   [1:0] zext_ln67_fu_1247_p1;
wire   [0:0] icmp_ln69_1_fu_1275_p2;
wire   [1:0] zext_ln67_1_fu_1257_p1;
wire   [1:0] initType_2_fu_1267_p3;
wire   [1:0] initType_3_fu_1281_p3;
wire   [0:0] tmp_10_fu_1303_p3;
wire   [30:0] trunc_ln_fu_733_p4;
wire   [30:0] a_assign_fu_1311_p3;
wire   [0:0] cmp_i1_i_i_i_i_i_fu_1323_p2;
wire   [5:0] empty_58_fu_1319_p1;
wire   [319:0] tmp_s_fu_1395_p26;
wire    regslice_both_data_out_s_U_apdone_blk;
reg    ap_block_state25;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    regslice_both_bitStream_U_apdone_blk;
wire   [7:0] bitStream_TDATA_int_regslice;
wire    bitStream_TVALID_int_regslice;
reg    bitStream_TREADY_int_regslice;
wire    regslice_both_bitStream_U_ack_in;
wire    regslice_both_bitOut_U_apdone_blk;
wire   [7:0] bitOut_TDATA_int_regslice;
wire    bitOut_TVALID_int_regslice;
wire    regslice_both_bitOut_U_ack_in;
wire    regslice_both_data_in_s_U_apdone_blk;
wire   [4095:0] data_in_s_TDATA_int_regslice;
wire    data_in_s_TVALID_int_regslice;
reg    data_in_s_TREADY_int_regslice;
wire    regslice_both_data_in_s_U_ack_in;
wire   [335:0] data_out_s_TDATA_int_regslice;
reg    data_out_s_TVALID_int_regslice;
wire    data_out_s_TREADY_int_regslice;
wire    regslice_both_data_out_s_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 25'd1;
#0 baeState_0_constprop = 32'd510;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg = 1'b0;
#0 grp_sao_top_fu_618_ap_start_reg = 1'b0;
#0 grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg = 1'b0;
end

cabac_top_ctxTables_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
ctxTables_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ctxTables_address0),
    .ce0(ctxTables_ce0),
    .we0(ctxTables_we0),
    .d0(ctxTables_d0),
    .q0(ctxTables_q0)
);

cabac_top_data_out_1_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
data_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_out_1_address0),
    .ce0(data_out_1_ce0),
    .we0(data_out_1_we0),
    .d0(grp_sao_top_fu_618_out_SaoOffsetVal_d0),
    .q0(data_out_1_q0),
    .address1(data_out_1_address1),
    .ce1(data_out_1_ce1),
    .we1(data_out_1_we1),
    .d1(grp_sao_top_fu_618_out_SaoOffsetVal_d1),
    .q1(data_out_1_q1)
);

cabac_top_tempBst_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
tempBst_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tempBst_address0),
    .ce0(tempBst_ce0),
    .we0(tempBst_we0),
    .d0(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_d0),
    .q0(tempBst_q0),
    .address1(tempBst_address1),
    .ce1(tempBst_ce1),
    .q1(tempBst_q1)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1 grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_ready),
    .streamCtxRAM_din(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_streamCtxRAM_din),
    .streamCtxRAM_full_n(streamCtxRAM_full_n),
    .streamCtxRAM_write(grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_streamCtxRAM_write),
    .icmp_ln79(icmp_ln79_reg_1784),
    .icmp_ln79_1(icmp_ln79_1_reg_1789),
    .zext_ln40(qp_assign_reg_1794)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1 grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_ready),
    .m_axi_ctx_AWVALID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWVALID),
    .m_axi_ctx_AWREADY(1'b0),
    .m_axi_ctx_AWADDR(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWADDR),
    .m_axi_ctx_AWID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWID),
    .m_axi_ctx_AWLEN(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWLEN),
    .m_axi_ctx_AWSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWSIZE),
    .m_axi_ctx_AWBURST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWBURST),
    .m_axi_ctx_AWLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWLOCK),
    .m_axi_ctx_AWCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWCACHE),
    .m_axi_ctx_AWPROT(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWPROT),
    .m_axi_ctx_AWQOS(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWQOS),
    .m_axi_ctx_AWREGION(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWREGION),
    .m_axi_ctx_AWUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_AWUSER),
    .m_axi_ctx_WVALID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WVALID),
    .m_axi_ctx_WREADY(1'b0),
    .m_axi_ctx_WDATA(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WDATA),
    .m_axi_ctx_WSTRB(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WSTRB),
    .m_axi_ctx_WLAST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WLAST),
    .m_axi_ctx_WID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WID),
    .m_axi_ctx_WUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_WUSER),
    .m_axi_ctx_ARVALID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARVALID),
    .m_axi_ctx_ARREADY(ctx_ARREADY),
    .m_axi_ctx_ARADDR(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARADDR),
    .m_axi_ctx_ARID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARID),
    .m_axi_ctx_ARLEN(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARLEN),
    .m_axi_ctx_ARSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARSIZE),
    .m_axi_ctx_ARBURST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARBURST),
    .m_axi_ctx_ARLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARLOCK),
    .m_axi_ctx_ARCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARCACHE),
    .m_axi_ctx_ARPROT(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARPROT),
    .m_axi_ctx_ARQOS(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARQOS),
    .m_axi_ctx_ARREGION(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARREGION),
    .m_axi_ctx_ARUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARUSER),
    .m_axi_ctx_RVALID(ctx_RVALID),
    .m_axi_ctx_RREADY(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_RREADY),
    .m_axi_ctx_RDATA(ctx_RDATA),
    .m_axi_ctx_RLAST(ctx_RLAST),
    .m_axi_ctx_RID(ctx_RID),
    .m_axi_ctx_RFIFONUM(ctx_RFIFONUM),
    .m_axi_ctx_RUSER(ctx_RUSER),
    .m_axi_ctx_RRESP(ctx_RRESP),
    .m_axi_ctx_BVALID(1'b0),
    .m_axi_ctx_BREADY(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_BREADY),
    .m_axi_ctx_BRESP(2'd0),
    .m_axi_ctx_BID(1'd0),
    .m_axi_ctx_BUSER(1'd0),
    .globalCtx(globalCtx_read_reg_1432),
    .streamCtxRAM_din(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_din),
    .streamCtxRAM_full_n(streamCtxRAM_full_n),
    .streamCtxRAM_write(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_write)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1 grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_ready),
    .streamCtxRAM_dout(streamCtxRAM_dout),
    .streamCtxRAM_empty_n(streamCtxRAM_empty_n),
    .streamCtxRAM_read(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_streamCtxRAM_read),
    .ctxWritten(ctxWritten_reg_567),
    .ctxTables_address0(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_address0),
    .ctxTables_ce0(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_ce0),
    .ctxTables_we0(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_we0),
    .ctxTables_d0(grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_d0)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1 grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_ready),
    .bitStream_TVALID(bitStream_TVALID_int_regslice),
    .bitStream_TDATA(bitStream_TDATA_int_regslice),
    .bitStream_TREADY(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_bitStream_TREADY),
    .tempBst_address0(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_address0),
    .tempBst_ce0(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_ce0),
    .tempBst_we0(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_we0),
    .tempBst_d0(grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_d0)
);

cabac_top_sao_top grp_sao_top_fu_618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sao_top_fu_618_ap_start),
    .ap_done(grp_sao_top_fu_618_ap_done),
    .ap_idle(grp_sao_top_fu_618_ap_idle),
    .ap_ready(grp_sao_top_fu_618_ap_ready),
    .p_read(data_in_s_header_slice_sao_luma_flag_reg_1520),
    .p_read1(data_in_s_header_slice_sao_chroma_flag_reg_1525),
    .p_read2(data_in_left_ctu_SaoTypeIdx_0_reg_1530),
    .p_read3(data_in_left_ctu_SaoTypeIdx_1_reg_1535),
    .p_read4(data_in_left_ctu_SaoTypeIdx_2_reg_1540),
    .p_read5(data_in_left_ctu_SaoOffsetVal_0_0_reg_1545),
    .p_read6(data_in_left_ctu_SaoOffsetVal_0_1_reg_1570),
    .p_read7(data_in_left_ctu_SaoOffsetVal_0_2_reg_1595),
    .p_read8(data_in_left_ctu_SaoOffsetVal_1_0_reg_1550),
    .p_read9(data_in_left_ctu_SaoOffsetVal_1_1_reg_1575),
    .p_read10(data_in_left_ctu_SaoOffsetVal_1_2_reg_1600),
    .p_read11(data_in_left_ctu_SaoOffsetVal_2_0_reg_1555),
    .p_read12(data_in_left_ctu_SaoOffsetVal_2_1_reg_1580),
    .p_read13(data_in_left_ctu_SaoOffsetVal_2_2_reg_1605),
    .p_read14(data_in_left_ctu_SaoOffsetVal_3_0_reg_1560),
    .p_read15(data_in_left_ctu_SaoOffsetVal_3_1_reg_1585),
    .p_read16(data_in_left_ctu_SaoOffsetVal_3_2_reg_1610),
    .p_read17(data_in_left_ctu_SaoOffsetVal_4_0_reg_1565),
    .p_read18(data_in_left_ctu_SaoOffsetVal_4_1_reg_1590),
    .p_read19(data_in_left_ctu_SaoOffsetVal_4_2_reg_1615),
    .p_read20(data_in_left_ctu_SaoEOClass_0_reg_1620),
    .p_read21(data_in_left_ctu_SaoEOClass_1_reg_1625),
    .p_read22(data_in_left_ctu_SaoEOClass_2_reg_1630),
    .p_read23(data_in_left_ctu_sao_band_position_0_reg_1635),
    .p_read24(data_in_left_ctu_sao_band_position_1_reg_1640),
    .p_read25(data_in_left_ctu_sao_band_position_2_reg_1645),
    .p_read226(data_in_left_ctu_is_available_reg_1650),
    .p_read27(data_in_up_ctu_SaoTypeIdx_0_reg_1655),
    .p_read28(data_in_up_ctu_SaoTypeIdx_1_reg_1660),
    .p_read29(data_in_up_ctu_SaoTypeIdx_2_reg_1665),
    .p_read30(data_in_up_ctu_SaoOffsetVal_0_0_reg_1670),
    .p_read31(data_in_up_ctu_SaoOffsetVal_0_1_reg_1695),
    .p_read32(data_in_up_ctu_SaoOffsetVal_0_2_reg_1720),
    .p_read33(data_in_up_ctu_SaoOffsetVal_1_0_reg_1675),
    .p_read34(data_in_up_ctu_SaoOffsetVal_1_1_reg_1700),
    .p_read35(data_in_up_ctu_SaoOffsetVal_1_2_reg_1725),
    .p_read36(data_in_up_ctu_SaoOffsetVal_2_0_reg_1680),
    .p_read37(data_in_up_ctu_SaoOffsetVal_2_1_reg_1705),
    .p_read38(data_in_up_ctu_SaoOffsetVal_2_2_reg_1730),
    .p_read39(data_in_up_ctu_SaoOffsetVal_3_0_reg_1685),
    .p_read40(data_in_up_ctu_SaoOffsetVal_3_1_reg_1710),
    .p_read41(data_in_up_ctu_SaoOffsetVal_3_2_reg_1735),
    .p_read42(data_in_up_ctu_SaoOffsetVal_4_0_reg_1690),
    .p_read43(data_in_up_ctu_SaoOffsetVal_4_1_reg_1715),
    .p_read44(data_in_up_ctu_SaoOffsetVal_4_2_reg_1740),
    .p_read45(data_in_up_ctu_SaoEOClass_0_reg_1745),
    .p_read46(data_in_up_ctu_SaoEOClass_1_reg_1750),
    .p_read47(data_in_up_ctu_SaoEOClass_2_reg_1755),
    .p_read48(data_in_up_ctu_sao_band_position_0_reg_1760),
    .p_read49(data_in_up_ctu_sao_band_position_1_reg_1765),
    .p_read50(data_in_up_ctu_sao_band_position_2_reg_1770),
    .p_read351(data_in_up_ctu_is_available_reg_1775),
    .out_SaoOffsetVal_address0(grp_sao_top_fu_618_out_SaoOffsetVal_address0),
    .out_SaoOffsetVal_ce0(grp_sao_top_fu_618_out_SaoOffsetVal_ce0),
    .out_SaoOffsetVal_we0(grp_sao_top_fu_618_out_SaoOffsetVal_we0),
    .out_SaoOffsetVal_d0(grp_sao_top_fu_618_out_SaoOffsetVal_d0),
    .out_SaoOffsetVal_address1(grp_sao_top_fu_618_out_SaoOffsetVal_address1),
    .out_SaoOffsetVal_ce1(grp_sao_top_fu_618_out_SaoOffsetVal_ce1),
    .out_SaoOffsetVal_we1(grp_sao_top_fu_618_out_SaoOffsetVal_we1),
    .out_SaoOffsetVal_d1(grp_sao_top_fu_618_out_SaoOffsetVal_d1),
    .p_read410(trunc_ln11_2_reg_1824),
    .p_read612(retVal_27_reg_1814),
    .bStream_address0(grp_sao_top_fu_618_bStream_address0),
    .bStream_ce0(grp_sao_top_fu_618_bStream_ce0),
    .bStream_q0(tempBst_q0),
    .ctxTables_address0(grp_sao_top_fu_618_ctxTables_address0),
    .ctxTables_ce0(grp_sao_top_fu_618_ctxTables_ce0),
    .ctxTables_we0(grp_sao_top_fu_618_ctxTables_we0),
    .ctxTables_d0(grp_sao_top_fu_618_ctxTables_d0),
    .ctxTables_q0(ctxTables_q0),
    .baeState_0_constprop_i(baeState_0_constprop),
    .baeState_0_constprop_o(grp_sao_top_fu_618_baeState_0_constprop_o),
    .baeState_0_constprop_o_ap_vld(grp_sao_top_fu_618_baeState_0_constprop_o_ap_vld),
    .ap_return_0(grp_sao_top_fu_618_ap_return_0),
    .ap_return_1(grp_sao_top_fu_618_ap_return_1),
    .ap_return_2(grp_sao_top_fu_618_ap_return_2),
    .ap_return_3(grp_sao_top_fu_618_ap_return_3),
    .ap_return_4(grp_sao_top_fu_618_ap_return_4),
    .ap_return_5(grp_sao_top_fu_618_ap_return_5),
    .ap_return_6(grp_sao_top_fu_618_ap_return_6),
    .ap_return_7(grp_sao_top_fu_618_ap_return_7),
    .ap_return_8(grp_sao_top_fu_618_ap_return_8)
);

cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1 grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start),
    .ap_done(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_done),
    .ap_idle(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_idle),
    .ap_ready(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_ready),
    .m_axi_ctx_AWVALID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWVALID),
    .m_axi_ctx_AWREADY(ctx_AWREADY),
    .m_axi_ctx_AWADDR(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWADDR),
    .m_axi_ctx_AWID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWID),
    .m_axi_ctx_AWLEN(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWLEN),
    .m_axi_ctx_AWSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWSIZE),
    .m_axi_ctx_AWBURST(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWBURST),
    .m_axi_ctx_AWLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWLOCK),
    .m_axi_ctx_AWCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWCACHE),
    .m_axi_ctx_AWPROT(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWPROT),
    .m_axi_ctx_AWQOS(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWQOS),
    .m_axi_ctx_AWREGION(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWREGION),
    .m_axi_ctx_AWUSER(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWUSER),
    .m_axi_ctx_WVALID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WVALID),
    .m_axi_ctx_WREADY(ctx_WREADY),
    .m_axi_ctx_WDATA(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WDATA),
    .m_axi_ctx_WSTRB(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WSTRB),
    .m_axi_ctx_WLAST(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WLAST),
    .m_axi_ctx_WID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WID),
    .m_axi_ctx_WUSER(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WUSER),
    .m_axi_ctx_ARVALID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARVALID),
    .m_axi_ctx_ARREADY(1'b0),
    .m_axi_ctx_ARADDR(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARADDR),
    .m_axi_ctx_ARID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARID),
    .m_axi_ctx_ARLEN(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARLEN),
    .m_axi_ctx_ARSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARSIZE),
    .m_axi_ctx_ARBURST(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARBURST),
    .m_axi_ctx_ARLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARLOCK),
    .m_axi_ctx_ARCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARCACHE),
    .m_axi_ctx_ARPROT(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARPROT),
    .m_axi_ctx_ARQOS(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARQOS),
    .m_axi_ctx_ARREGION(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARREGION),
    .m_axi_ctx_ARUSER(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_ARUSER),
    .m_axi_ctx_RVALID(1'b0),
    .m_axi_ctx_RREADY(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_RREADY),
    .m_axi_ctx_RDATA(8'd0),
    .m_axi_ctx_RLAST(1'b0),
    .m_axi_ctx_RID(1'd0),
    .m_axi_ctx_RFIFONUM(11'd0),
    .m_axi_ctx_RUSER(1'd0),
    .m_axi_ctx_RRESP(2'd0),
    .m_axi_ctx_BVALID(ctx_BVALID),
    .m_axi_ctx_BREADY(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_BREADY),
    .m_axi_ctx_BRESP(ctx_BRESP),
    .m_axi_ctx_BID(ctx_BID),
    .m_axi_ctx_BUSER(ctx_BUSER),
    .globalCtx(globalCtx_read_reg_1432),
    .ctxWritten(ctxWritten_reg_567),
    .ctxTables_address0(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ctxTables_address0),
    .ctxTables_ce0(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ctxTables_ce0),
    .ctxTables_q0(ctxTables_q0),
    .empty(ctxWritten_reg_567)
);

cabac_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .globalCtx(globalCtx),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

cabac_top_ctx_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CTX_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CTX_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CTX_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CTX_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CTX_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CTX_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CTX_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CTX_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CTX_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CTX_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CTX_CACHE_VALUE ))
ctx_m_axi_U(
    .AWVALID(m_axi_ctx_AWVALID),
    .AWREADY(m_axi_ctx_AWREADY),
    .AWADDR(m_axi_ctx_AWADDR),
    .AWID(m_axi_ctx_AWID),
    .AWLEN(m_axi_ctx_AWLEN),
    .AWSIZE(m_axi_ctx_AWSIZE),
    .AWBURST(m_axi_ctx_AWBURST),
    .AWLOCK(m_axi_ctx_AWLOCK),
    .AWCACHE(m_axi_ctx_AWCACHE),
    .AWPROT(m_axi_ctx_AWPROT),
    .AWQOS(m_axi_ctx_AWQOS),
    .AWREGION(m_axi_ctx_AWREGION),
    .AWUSER(m_axi_ctx_AWUSER),
    .WVALID(m_axi_ctx_WVALID),
    .WREADY(m_axi_ctx_WREADY),
    .WDATA(m_axi_ctx_WDATA),
    .WSTRB(m_axi_ctx_WSTRB),
    .WLAST(m_axi_ctx_WLAST),
    .WID(m_axi_ctx_WID),
    .WUSER(m_axi_ctx_WUSER),
    .ARVALID(m_axi_ctx_ARVALID),
    .ARREADY(m_axi_ctx_ARREADY),
    .ARADDR(m_axi_ctx_ARADDR),
    .ARID(m_axi_ctx_ARID),
    .ARLEN(m_axi_ctx_ARLEN),
    .ARSIZE(m_axi_ctx_ARSIZE),
    .ARBURST(m_axi_ctx_ARBURST),
    .ARLOCK(m_axi_ctx_ARLOCK),
    .ARCACHE(m_axi_ctx_ARCACHE),
    .ARPROT(m_axi_ctx_ARPROT),
    .ARQOS(m_axi_ctx_ARQOS),
    .ARREGION(m_axi_ctx_ARREGION),
    .ARUSER(m_axi_ctx_ARUSER),
    .RVALID(m_axi_ctx_RVALID),
    .RREADY(m_axi_ctx_RREADY),
    .RDATA(m_axi_ctx_RDATA),
    .RLAST(m_axi_ctx_RLAST),
    .RID(m_axi_ctx_RID),
    .RUSER(m_axi_ctx_RUSER),
    .RRESP(m_axi_ctx_RRESP),
    .BVALID(m_axi_ctx_BVALID),
    .BREADY(m_axi_ctx_BREADY),
    .BRESP(m_axi_ctx_BRESP),
    .BID(m_axi_ctx_BID),
    .BUSER(m_axi_ctx_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(ctx_ARVALID),
    .I_ARREADY(ctx_ARREADY),
    .I_ARADDR(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARADDR),
    .I_ARID(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARID),
    .I_ARLEN(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARLEN),
    .I_ARSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARSIZE),
    .I_ARLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARLOCK),
    .I_ARCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARCACHE),
    .I_ARQOS(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARQOS),
    .I_ARPROT(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARPROT),
    .I_ARUSER(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARUSER),
    .I_ARBURST(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARBURST),
    .I_ARREGION(grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARREGION),
    .I_RVALID(ctx_RVALID),
    .I_RREADY(ctx_RREADY),
    .I_RDATA(ctx_RDATA),
    .I_RFIFONUM(ctx_RFIFONUM),
    .I_RID(ctx_RID),
    .I_RUSER(ctx_RUSER),
    .I_RRESP(ctx_RRESP),
    .I_RLAST(ctx_RLAST),
    .I_AWVALID(ctx_AWVALID),
    .I_AWREADY(ctx_AWREADY),
    .I_AWADDR(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWADDR),
    .I_AWID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWID),
    .I_AWLEN(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWLEN),
    .I_AWSIZE(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWSIZE),
    .I_AWLOCK(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWLOCK),
    .I_AWCACHE(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWCACHE),
    .I_AWQOS(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWQOS),
    .I_AWPROT(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWPROT),
    .I_AWUSER(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWUSER),
    .I_AWBURST(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWBURST),
    .I_AWREGION(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWREGION),
    .I_WVALID(ctx_WVALID),
    .I_WREADY(ctx_WREADY),
    .I_WDATA(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WDATA),
    .I_WID(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WID),
    .I_WUSER(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WUSER),
    .I_WLAST(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WLAST),
    .I_WSTRB(grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WSTRB),
    .I_BVALID(ctx_BVALID),
    .I_BREADY(ctx_BREADY),
    .I_BRESP(ctx_BRESP),
    .I_BID(ctx_BID),
    .I_BUSER(ctx_BUSER)
);

cabac_top_fifo_w8_d512_A streamCtxRAM_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(streamCtxRAM_din),
    .if_full_n(streamCtxRAM_full_n),
    .if_write(streamCtxRAM_write),
    .if_dout(streamCtxRAM_dout),
    .if_empty_n(streamCtxRAM_empty_n),
    .if_read(streamCtxRAM_read)
);

cabac_top_regslice_both #(
    .DataWidth( 8 ))
regslice_both_bitStream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(bitStream_TDATA),
    .vld_in(bitStream_TVALID),
    .ack_in(regslice_both_bitStream_U_ack_in),
    .data_out(bitStream_TDATA_int_regslice),
    .vld_out(bitStream_TVALID_int_regslice),
    .ack_out(bitStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_bitStream_U_apdone_blk)
);

cabac_top_regslice_both #(
    .DataWidth( 8 ))
regslice_both_bitOut_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(bitOut_TDATA),
    .vld_in(bitOut_TVALID),
    .ack_in(regslice_both_bitOut_U_ack_in),
    .data_out(bitOut_TDATA_int_regslice),
    .vld_out(bitOut_TVALID_int_regslice),
    .ack_out(1'b0),
    .apdone_blk(regslice_both_bitOut_U_apdone_blk)
);

cabac_top_regslice_both #(
    .DataWidth( 4096 ))
regslice_both_data_in_s_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_s_TDATA),
    .vld_in(data_in_s_TVALID),
    .ack_in(regslice_both_data_in_s_U_ack_in),
    .data_out(data_in_s_TDATA_int_regslice),
    .vld_out(data_in_s_TVALID_int_regslice),
    .ack_out(data_in_s_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_s_U_apdone_blk)
);

cabac_top_regslice_both #(
    .DataWidth( 336 ))
regslice_both_data_out_s_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_s_TDATA_int_regslice),
    .vld_in(data_out_s_TVALID_int_regslice),
    .ack_in(data_out_s_TREADY_int_regslice),
    .data_out(data_out_s_TDATA),
    .vld_out(regslice_both_data_out_s_U_vld_out),
    .ack_out(data_out_s_TREADY),
    .apdone_blk(regslice_both_data_out_s_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((data_out_s_TREADY_int_regslice == 1'b0) | (regslice_both_data_out_s_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state25))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (data_in_firstCTU_fu_1239_p3 == 1'd1))) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg <= 1'b1;
        end else if ((grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_ready == 1'b1)) begin
            grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sao_top_fu_618_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_sao_top_fu_618_ap_start_reg <= 1'b1;
        end else if ((grp_sao_top_fu_618_ap_ready == 1'b1)) begin
            grp_sao_top_fu_618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        baeState_0_constprop <= 32'd510;
    end else if (((1'b1 == ap_CS_fsm_state15) & (grp_sao_top_fu_618_baeState_0_constprop_o_ap_vld == 1'b1))) begin
        baeState_0_constprop <= grp_sao_top_fu_618_baeState_0_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
                ctxWritten_reg_567[0] <= 1'b1;
        ctxWritten_reg_567[2] <= 1'b1;
        ctxWritten_reg_567[9] <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (data_in_firstCTU_reg_1780 == 1'd0))) begin
                ctxWritten_reg_567[0] <= 1'b0;
        ctxWritten_reg_567[2] <= 1'b0;
        ctxWritten_reg_567[9] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        data_in_firstCTU_reg_1780 <= data_in_s_TDATA_int_regslice[32'd4064];
        data_in_left_ctu_SaoEOClass_0_reg_1620 <= {{data_in_s_TDATA_int_regslice[567:560]}};
        data_in_left_ctu_SaoEOClass_1_reg_1625 <= {{data_in_s_TDATA_int_regslice[575:568]}};
        data_in_left_ctu_SaoEOClass_2_reg_1630 <= {{data_in_s_TDATA_int_regslice[583:576]}};
        data_in_left_ctu_SaoOffsetVal_0_0_reg_1545 <= {{data_in_s_TDATA_int_regslice[335:320]}};
        data_in_left_ctu_SaoOffsetVal_0_1_reg_1570 <= {{data_in_s_TDATA_int_regslice[415:400]}};
        data_in_left_ctu_SaoOffsetVal_0_2_reg_1595 <= {{data_in_s_TDATA_int_regslice[495:480]}};
        data_in_left_ctu_SaoOffsetVal_1_0_reg_1550 <= {{data_in_s_TDATA_int_regslice[351:336]}};
        data_in_left_ctu_SaoOffsetVal_1_1_reg_1575 <= {{data_in_s_TDATA_int_regslice[431:416]}};
        data_in_left_ctu_SaoOffsetVal_1_2_reg_1600 <= {{data_in_s_TDATA_int_regslice[511:496]}};
        data_in_left_ctu_SaoOffsetVal_2_0_reg_1555 <= {{data_in_s_TDATA_int_regslice[367:352]}};
        data_in_left_ctu_SaoOffsetVal_2_1_reg_1580 <= {{data_in_s_TDATA_int_regslice[447:432]}};
        data_in_left_ctu_SaoOffsetVal_2_2_reg_1605 <= {{data_in_s_TDATA_int_regslice[527:512]}};
        data_in_left_ctu_SaoOffsetVal_3_0_reg_1560 <= {{data_in_s_TDATA_int_regslice[383:368]}};
        data_in_left_ctu_SaoOffsetVal_3_1_reg_1585 <= {{data_in_s_TDATA_int_regslice[463:448]}};
        data_in_left_ctu_SaoOffsetVal_3_2_reg_1610 <= {{data_in_s_TDATA_int_regslice[543:528]}};
        data_in_left_ctu_SaoOffsetVal_4_0_reg_1565 <= {{data_in_s_TDATA_int_regslice[399:384]}};
        data_in_left_ctu_SaoOffsetVal_4_1_reg_1590 <= {{data_in_s_TDATA_int_regslice[479:464]}};
        data_in_left_ctu_SaoOffsetVal_4_2_reg_1615 <= {{data_in_s_TDATA_int_regslice[559:544]}};
        data_in_left_ctu_SaoTypeIdx_0_reg_1530 <= {{data_in_s_TDATA_int_regslice[295:288]}};
        data_in_left_ctu_SaoTypeIdx_1_reg_1535 <= {{data_in_s_TDATA_int_regslice[303:296]}};
        data_in_left_ctu_SaoTypeIdx_2_reg_1540 <= {{data_in_s_TDATA_int_regslice[311:304]}};
        data_in_left_ctu_is_available_reg_1650 <= data_in_s_TDATA_int_regslice[32'd608];
        data_in_left_ctu_sao_band_position_0_reg_1635 <= {{data_in_s_TDATA_int_regslice[591:584]}};
        data_in_left_ctu_sao_band_position_1_reg_1640 <= {{data_in_s_TDATA_int_regslice[599:592]}};
        data_in_left_ctu_sao_band_position_2_reg_1645 <= {{data_in_s_TDATA_int_regslice[607:600]}};
        data_in_s_header_slice_sao_chroma_flag_reg_1525 <= data_in_s_TDATA_int_regslice[32'd168];
        data_in_s_header_slice_sao_luma_flag_reg_1520 <= data_in_s_TDATA_int_regslice[32'd160];
        data_in_up_ctu_SaoEOClass_0_reg_1745 <= {{data_in_s_TDATA_int_regslice[2439:2432]}};
        data_in_up_ctu_SaoEOClass_1_reg_1750 <= {{data_in_s_TDATA_int_regslice[2447:2440]}};
        data_in_up_ctu_SaoEOClass_2_reg_1755 <= {{data_in_s_TDATA_int_regslice[2455:2448]}};
        data_in_up_ctu_SaoOffsetVal_0_0_reg_1670 <= {{data_in_s_TDATA_int_regslice[2207:2192]}};
        data_in_up_ctu_SaoOffsetVal_0_1_reg_1695 <= {{data_in_s_TDATA_int_regslice[2287:2272]}};
        data_in_up_ctu_SaoOffsetVal_0_2_reg_1720 <= {{data_in_s_TDATA_int_regslice[2367:2352]}};
        data_in_up_ctu_SaoOffsetVal_1_0_reg_1675 <= {{data_in_s_TDATA_int_regslice[2223:2208]}};
        data_in_up_ctu_SaoOffsetVal_1_1_reg_1700 <= {{data_in_s_TDATA_int_regslice[2303:2288]}};
        data_in_up_ctu_SaoOffsetVal_1_2_reg_1725 <= {{data_in_s_TDATA_int_regslice[2383:2368]}};
        data_in_up_ctu_SaoOffsetVal_2_0_reg_1680 <= {{data_in_s_TDATA_int_regslice[2239:2224]}};
        data_in_up_ctu_SaoOffsetVal_2_1_reg_1705 <= {{data_in_s_TDATA_int_regslice[2319:2304]}};
        data_in_up_ctu_SaoOffsetVal_2_2_reg_1730 <= {{data_in_s_TDATA_int_regslice[2399:2384]}};
        data_in_up_ctu_SaoOffsetVal_3_0_reg_1685 <= {{data_in_s_TDATA_int_regslice[2255:2240]}};
        data_in_up_ctu_SaoOffsetVal_3_1_reg_1710 <= {{data_in_s_TDATA_int_regslice[2335:2320]}};
        data_in_up_ctu_SaoOffsetVal_3_2_reg_1735 <= {{data_in_s_TDATA_int_regslice[2415:2400]}};
        data_in_up_ctu_SaoOffsetVal_4_0_reg_1690 <= {{data_in_s_TDATA_int_regslice[2271:2256]}};
        data_in_up_ctu_SaoOffsetVal_4_1_reg_1715 <= {{data_in_s_TDATA_int_regslice[2351:2336]}};
        data_in_up_ctu_SaoOffsetVal_4_2_reg_1740 <= {{data_in_s_TDATA_int_regslice[2431:2416]}};
        data_in_up_ctu_SaoTypeIdx_0_reg_1655 <= {{data_in_s_TDATA_int_regslice[2167:2160]}};
        data_in_up_ctu_SaoTypeIdx_1_reg_1660 <= {{data_in_s_TDATA_int_regslice[2175:2168]}};
        data_in_up_ctu_SaoTypeIdx_2_reg_1665 <= {{data_in_s_TDATA_int_regslice[2183:2176]}};
        data_in_up_ctu_is_available_reg_1775 <= data_in_s_TDATA_int_regslice[32'd2480];
        data_in_up_ctu_sao_band_position_0_reg_1760 <= {{data_in_s_TDATA_int_regslice[2463:2456]}};
        data_in_up_ctu_sao_band_position_1_reg_1765 <= {{data_in_s_TDATA_int_regslice[2471:2464]}};
        data_in_up_ctu_sao_band_position_2_reg_1770 <= {{data_in_s_TDATA_int_regslice[2479:2472]}};
        globalCtx_read_reg_1432 <= globalCtx;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        data_out_1_load_10_reg_1924 <= data_out_1_q1;
        data_out_1_load_9_reg_1919 <= data_out_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        data_out_1_load_11_reg_1929 <= data_out_1_q0;
        data_out_1_load_12_reg_1934 <= data_out_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        data_out_1_load_1_reg_1879 <= data_out_1_q1;
        data_out_1_load_2_reg_1884 <= data_out_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        data_out_1_load_3_reg_1889 <= data_out_1_q0;
        data_out_1_load_4_reg_1894 <= data_out_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        data_out_1_load_5_reg_1899 <= data_out_1_q0;
        data_out_1_load_6_reg_1904 <= data_out_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        data_out_1_load_7_reg_1909 <= data_out_1_q0;
        data_out_1_load_8_reg_1914 <= data_out_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        data_out_1_load_reg_1874 <= data_out_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_SaoEOClass_0_reg_1854 <= grp_sao_top_fu_618_ap_return_0;
        data_out_SaoEOClass_1_reg_1849 <= grp_sao_top_fu_618_ap_return_1;
        data_out_SaoEOClass_2_reg_1844 <= grp_sao_top_fu_618_ap_return_2;
        data_out_SaoTypeIdx_0_reg_1859 <= grp_sao_top_fu_618_ap_return_6;
        data_out_SaoTypeIdx_1_reg_1864 <= grp_sao_top_fu_618_ap_return_7;
        data_out_SaoTypeIdx_2_reg_1869 <= grp_sao_top_fu_618_ap_return_8;
        data_out_sao_band_position_0_reg_1839 <= grp_sao_top_fu_618_ap_return_3;
        data_out_sao_band_position_1_reg_1834 <= grp_sao_top_fu_618_ap_return_4;
        data_out_sao_band_position_2_reg_1829 <= grp_sao_top_fu_618_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (data_in_firstCTU_fu_1239_p3 == 1'd1))) begin
        icmp_ln79_1_reg_1789 <= icmp_ln79_1_fu_1296_p2;
        icmp_ln79_reg_1784 <= icmp_ln79_fu_1289_p2;
        qp_assign_reg_1794 <= qp_assign_fu_1329_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        retVal_27_reg_1814 <= tempBst_q0;
        retVal_reg_1809 <= tempBst_q1;
        tmp_11_reg_1819 <= tempBst_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln11_2_reg_1824 <= trunc_ln11_2_fu_1352_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_sao_top_fu_618_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((data_out_s_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if (((data_out_s_TREADY_int_regslice == 1'b0) | (regslice_both_data_out_s_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((data_out_s_TREADY_int_regslice == 1'b0) | (regslice_both_data_out_s_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_out_s_TREADY_int_regslice == 1'b0) | (regslice_both_data_out_s_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        bitStream_TREADY_int_regslice = grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_bitStream_TREADY;
    end else begin
        bitStream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ctxTables_address0 = grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ctxTables_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ctxTables_address0 = grp_sao_top_fu_618_ctxTables_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_address0 = grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_address0;
    end else begin
        ctxTables_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ctxTables_ce0 = grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ctxTables_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ctxTables_ce0 = grp_sao_top_fu_618_ctxTables_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_ce0 = grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_ce0;
    end else begin
        ctxTables_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ctxTables_d0 = grp_sao_top_fu_618_ctxTables_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_d0 = grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_d0;
    end else begin
        ctxTables_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ctxTables_we0 = grp_sao_top_fu_618_ctxTables_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ctxTables_we0 = grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ctxTables_we0;
    end else begin
        ctxTables_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        ctx_ARVALID = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_ARVALID;
    end else begin
        ctx_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        ctx_AWVALID = grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_AWVALID;
    end else begin
        ctx_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        ctx_BREADY = grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_BREADY;
    end else begin
        ctx_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        ctx_RREADY = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_m_axi_ctx_RREADY;
    end else begin
        ctx_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        ctx_WVALID = grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_m_axi_ctx_WVALID;
    end else begin
        ctx_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_in_s_TDATA_blk_n = data_in_s_TVALID_int_regslice;
    end else begin
        data_in_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_in_s_TREADY_int_regslice = 1'b1;
    end else begin
        data_in_s_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        data_out_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        data_out_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_out_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        data_out_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        data_out_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_out_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_out_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_out_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_1_address0 = grp_sao_top_fu_618_out_SaoOffsetVal_address0;
    end else begin
        data_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        data_out_1_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        data_out_1_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_out_1_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        data_out_1_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        data_out_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_out_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_out_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_1_address1 = grp_sao_top_fu_618_out_SaoOffsetVal_address1;
    end else begin
        data_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | ((grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        data_out_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_1_ce0 = grp_sao_top_fu_618_out_SaoOffsetVal_ce0;
    end else begin
        data_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | ((grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        data_out_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_1_ce1 = grp_sao_top_fu_618_out_SaoOffsetVal_ce1;
    end else begin
        data_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_1_we0 = grp_sao_top_fu_618_out_SaoOffsetVal_we0;
    end else begin
        data_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        data_out_1_we1 = grp_sao_top_fu_618_out_SaoOffsetVal_we1;
    end else begin
        data_out_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        data_out_s_TDATA_blk_n = data_out_s_TREADY_int_regslice;
    end else begin
        data_out_s_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (data_out_s_TREADY_int_regslice == 1'b1))) begin
        data_out_s_TVALID_int_regslice = 1'b1;
    end else begin
        data_out_s_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        streamCtxRAM_din = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_din;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        streamCtxRAM_din = grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_streamCtxRAM_din;
    end else begin
        streamCtxRAM_din = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        streamCtxRAM_read = grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_streamCtxRAM_read;
    end else begin
        streamCtxRAM_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        streamCtxRAM_write = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_streamCtxRAM_write;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        streamCtxRAM_write = grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_streamCtxRAM_write;
    end else begin
        streamCtxRAM_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tempBst_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tempBst_address0 = grp_sao_top_fu_618_bStream_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tempBst_address0 = grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_address0;
    end else begin
        tempBst_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tempBst_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tempBst_ce0 = grp_sao_top_fu_618_bStream_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tempBst_ce0 = grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_ce0;
    end else begin
        tempBst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tempBst_ce1 = 1'b1;
    end else begin
        tempBst_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tempBst_we0 = grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_tempBst_we0;
    end else begin
        tempBst_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (data_in_firstCTU_fu_1239_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (data_in_firstCTU_fu_1239_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_sao_top_fu_618_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (data_out_s_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if ((~((data_out_s_TREADY_int_regslice == 1'b0) | (regslice_both_data_out_s_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_assign_fu_1311_p3 = ((tmp_10_fu_1303_p3[0:0] == 1'b1) ? 31'd0 : trunc_ln_fu_733_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call15 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (data_in_s_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state25 = ((data_out_s_TREADY_int_regslice == 1'b0) | (regslice_both_data_out_s_U_apdone_blk == 1'b1));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

assign bitOut_TREADY = regslice_both_bitOut_U_ack_in;

assign bitStream_TREADY = regslice_both_bitStream_U_ack_in;

assign cmp_i1_i_i_i_i_i_fu_1323_p2 = ((a_assign_fu_1311_p3 < 31'd51) ? 1'b1 : 1'b0);

assign data_in_firstCTU_fu_1239_p3 = data_in_s_TDATA_int_regslice[32'd4064];

assign data_in_s_TREADY = regslice_both_data_in_s_U_ack_in;

assign data_in_s_header_cabac_init_flag_fu_725_p3 = data_in_s_TDATA_int_regslice[32'd224];

assign data_in_s_header_slice_type_fu_715_p4 = {{data_in_s_TDATA_int_regslice[223:192]}};

assign data_out_s_TDATA_int_regslice = tmp_s_fu_1395_p26;

assign data_out_s_TVALID = regslice_both_data_out_s_U_vld_out;

assign empty_58_fu_1319_p1 = a_assign_fu_1311_p3[5:0];

assign grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg;

assign grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start = grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg;

assign grp_sao_top_fu_618_ap_start = grp_sao_top_fu_618_ap_start_reg;

assign icmp_ln69_1_fu_1275_p2 = ((data_in_s_header_slice_type_fu_715_p4 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1261_p2 = ((data_in_s_header_slice_type_fu_715_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_1296_p2 = ((initType_3_fu_1281_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1289_p2 = ((initType_3_fu_1281_p3 == 2'd1) ? 1'b1 : 1'b0);

assign initType_1_fu_1251_p2 = (data_in_s_header_cabac_init_flag_fu_725_p3 ^ 1'd1);

assign initType_2_fu_1267_p3 = ((icmp_ln69_fu_1261_p2[0:0] == 1'b1) ? zext_ln67_fu_1247_p1 : 2'd2);

assign initType_3_fu_1281_p3 = ((icmp_ln69_1_fu_1275_p2[0:0] == 1'b1) ? zext_ln67_1_fu_1257_p1 : initType_2_fu_1267_p3);

assign qp_assign_fu_1329_p3 = ((cmp_i1_i_i_i_i_i_fu_1323_p2[0:0] == 1'b1) ? empty_58_fu_1319_p1 : 6'd51);

assign tempBst_address1 = 64'd0;

assign tmp_10_fu_1303_p3 = data_in_s_TDATA_int_regslice[32'd287];

assign tmp_s_fu_1395_p26 = {{{{{{{{{{{{{{{{{{{{{{{{{data_out_sao_band_position_2_reg_1829}, {data_out_sao_band_position_1_reg_1834}}, {data_out_sao_band_position_0_reg_1839}}, {data_out_SaoEOClass_2_reg_1844}}, {data_out_SaoEOClass_1_reg_1849}}, {data_out_SaoEOClass_0_reg_1854}}, {data_out_1_q1}}, {data_out_1_q0}}, {data_out_1_load_12_reg_1934}}, {data_out_1_load_11_reg_1929}}, {data_out_1_load_10_reg_1924}}, {data_out_1_load_9_reg_1919}}, {data_out_1_load_8_reg_1914}}, {data_out_1_load_7_reg_1909}}, {data_out_1_load_6_reg_1904}}, {data_out_1_load_5_reg_1899}}, {data_out_1_load_4_reg_1894}}, {data_out_1_load_3_reg_1889}}, {data_out_1_load_2_reg_1884}}, {data_out_1_load_1_reg_1879}}, {data_out_1_load_reg_1874}}, {8'd0}}, {data_out_SaoTypeIdx_2_reg_1869}}, {data_out_SaoTypeIdx_1_reg_1864}}, {data_out_SaoTypeIdx_0_reg_1859}};

assign trunc_ln11_2_fu_1352_p3 = {{retVal_reg_1809}, {tmp_11_reg_1819}};

assign trunc_ln_fu_733_p4 = {{data_in_s_TDATA_int_regslice[286:256]}};

assign zext_ln67_1_fu_1257_p1 = initType_1_fu_1251_p2;

assign zext_ln67_fu_1247_p1 = data_in_s_header_cabac_init_flag_fu_725_p3;

always @ (posedge ap_clk) begin
    ctxWritten_reg_567[1] <= 1'b0;
    ctxWritten_reg_567[8:3] <= 6'b000000;
end

endmodule //cabac_top
