Analysis & Synthesis report for S4PU-16
Sat Oct 27 00:42:36 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state
 11. Registers Protected by Synthesis
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux
 20. Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux
 21. Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001
 22. Source assignments for S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
 23. Source assignments for S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
 24. Source assignments for S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated
 25. Source assignments for S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated
 26. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_ebab:s4pu_ebab
 27. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator
 28. Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator
 29. Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator
 30. Parameter Settings for User Entity Instance: integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator
 31. Parameter Settings for User Entity Instance: integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator
 32. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent
 33. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
 34. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 35. Parameter Settings for User Entity Instance: integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 36. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent
 37. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 38. Parameter Settings for User Entity Instance: integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 39. Parameter Settings for User Entity Instance: integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode
 40. Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode
 41. Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode
 42. Parameter Settings for User Entity Instance: integration:u0|altera_reset_controller:rst_controller
 43. Parameter Settings for User Entity Instance: integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 45. Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 46. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter
 47. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter
 48. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001
 50. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001
 51. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter_002
 52. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter
 53. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_003
 55. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001
 56. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1
 57. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU
 58. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK
 59. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK
 60. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU
 61. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A
 62. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG
 63. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK
 64. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG
 66. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP
 67. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR
 68. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET
 69. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN
 70. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK
 71. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG
 73. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP
 74. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR
 75. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN
 76. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG
 77. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D
 78. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG
 79. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST
 80. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR
 81. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:ADDR_REG
 84. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG
 85. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_IN_REG
 86. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG
 87. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_READ_REG
 88. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG
 89. altsyncram Parameter Settings by Entity Instance
 90. Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG"
 91. Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:AVALON_IN_REG"
 92. Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG"
 93. Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:ADDR_REG"
 94. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG"
 95. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D"
 96. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG"
 97. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK"
 98. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET"
 99. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG"
100. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A"
101. Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"
102. Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_003"
103. Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter_002"
104. Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"
105. Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001"
106. Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
107. Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter"
108. Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter"
109. Port Connectivity Checks: "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
110. Port Connectivity Checks: "integration:u0|altera_reset_controller:rst_controller"
111. Port Connectivity Checks: "integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode"
112. Port Connectivity Checks: "integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode"
113. Port Connectivity Checks: "integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
114. Port Connectivity Checks: "integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent"
115. Port Connectivity Checks: "integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
116. Port Connectivity Checks: "integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
117. Port Connectivity Checks: "integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent"
118. Port Connectivity Checks: "integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator"
119. Port Connectivity Checks: "integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"
120. Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator"
121. Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"
122. Port Connectivity Checks: "integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator"
123. Port Connectivity Checks: "integration:u0"
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages
126. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 27 00:42:36 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; S4PU-16                                         ;
; Top-level Entity Name              ; FPGA                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 883                                             ;
;     Total combinational functions  ; 826                                             ;
;     Dedicated logic registers      ; 258                                             ;
; Total registers                    ; 258                                             ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 335,872                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; FPGA               ; S4PU-16            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                          ; Library     ;
+---------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; vhdl/s4pu/S4PU_Datapath.vhd                                   ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd                                   ;             ;
; vhdl/combinatorial/Multiplexer.vhd                            ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd                            ;             ;
; vhdl/sequential/Reg.vhd                                       ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd                                       ;             ;
; vhdl/combinatorial/ALU_16.vhd                                 ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd                                 ;             ;
; vhdl/sequential/LIFO_Stack.vhd                                ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd                                ;             ;
; magic/onchip_ram/onchip_ram.vhd                               ; yes             ; User Wizard-Generated File       ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd                               ;             ;
; vhdl/s4pu/S4PU_Control.vhd                                    ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd                                    ;             ;
; vhdl/s4pu/S4PU.vhd                                            ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd                                            ;             ;
; vhdl/s4pu/S4PU_Daughterboard.vhd                              ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd                              ;             ;
; magic/main_ram/main_ram.vhd                                   ; yes             ; User Wizard-Generated File       ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd                                   ;             ;
; magic/prog_rom/prog_rom.vhd                                   ; yes             ; User Wizard-Generated File       ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd                                   ;             ;
; memory/prog.mif                                               ; yes             ; User Memory Initialization File  ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/memory/prog.mif                                               ;             ;
; vhdl/FPGA.vhd                                                 ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd                                                 ;             ;
; qsys/synthesis/integration.vhd                                ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd                                ; integration ;
; qsys/synthesis/integration_pio_led_s1_translator.vhd          ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd          ; integration ;
; qsys/synthesis/integration_pio_sw_s1_translator.vhd           ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd           ; integration ;
; qsys/synthesis/integration_width_adapter.vhd                  ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter.vhd                  ; integration ;
; qsys/synthesis/integration_width_adapter_001.vhd              ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter_001.vhd              ; integration ;
; qsys/synthesis/submodules/altera_merlin_width_adapter.sv      ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_width_adapter.sv      ; integration ;
; qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv ; integration ;
; qsys/synthesis/submodules/altera_merlin_arbitrator.sv         ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_arbitrator.sv         ; integration ;
; qsys/synthesis/submodules/integration_rsp_xbar_mux.sv         ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_mux.sv         ; integration ;
; qsys/synthesis/submodules/integration_rsp_xbar_demux.sv       ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_demux.sv       ; integration ;
; qsys/synthesis/submodules/integration_cmd_xbar_demux.sv       ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_cmd_xbar_demux.sv       ; integration ;
; qsys/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File            ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_reset_controller.v           ; integration ;
; qsys/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File            ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_reset_synchronizer.v         ; integration ;
; qsys/synthesis/submodules/integration_id_router.sv            ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv            ; integration ;
; qsys/synthesis/submodules/integration_addr_router.sv          ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv          ; integration ;
; qsys/synthesis/submodules/altera_avalon_sc_fifo.v             ; yes             ; User Verilog HDL File            ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_avalon_sc_fifo.v             ; integration ;
; qsys/synthesis/submodules/altera_merlin_slave_agent.sv        ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_agent.sv        ; integration ;
; qsys/synthesis/submodules/altera_merlin_master_agent.sv       ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_agent.sv       ; integration ;
; qsys/synthesis/submodules/altera_merlin_slave_translator.sv   ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_translator.sv   ; integration ;
; qsys/synthesis/submodules/altera_merlin_master_translator.sv  ; yes             ; User SystemVerilog HDL File      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_translator.sv  ; integration ;
; qsys/synthesis/submodules/integration_pio_sw.v                ; yes             ; User Verilog HDL File            ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_pio_sw.v                ; integration ;
; qsys/synthesis/submodules/integration_pio_led.v               ; yes             ; User Verilog HDL File            ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_pio_led.v               ; integration ;
; qsys/synthesis/submodules/integration_s4pu_ebab.v             ; yes             ; User Verilog HDL File            ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_s4pu_ebab.v             ; integration ;
; altsyncram.tdf                                                ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;             ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;             ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;             ;
; lpm_decode.inc                                                ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;             ;
; aglobal130.inc                                                ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                    ;             ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;             ;
; altrom.inc                                                    ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                        ;             ;
; altram.inc                                                    ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                        ;             ;
; altdpram.inc                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                      ;             ;
; db/altsyncram_vsa1.tdf                                        ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_vsa1.tdf                                        ;             ;
; db/altsyncram_l1b1.tdf                                        ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf                                        ;             ;
; db/decode_4oa.tdf                                             ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/decode_4oa.tdf                                             ;             ;
; db/mux_3kb.tdf                                                ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/mux_3kb.tdf                                                ;             ;
; db/altsyncram_oh81.tdf                                        ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_oh81.tdf                                        ;             ;
+---------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 883      ;
;                                             ;          ;
; Total combinational functions               ; 826      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 480      ;
;     -- 3 input functions                    ; 251      ;
;     -- <=2 input functions                  ; 95       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 702      ;
;     -- arithmetic mode                      ; 124      ;
;                                             ;          ;
; Total registers                             ; 258      ;
;     -- Dedicated logic registers            ; 258      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 36       ;
; Total memory bits                           ; 335872   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 370      ;
; Total fan-out                               ; 5198     ;
; Average fan-out                             ; 4.22     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA                                                                                                 ; 826 (0)           ; 258 (0)      ; 335872      ; 0            ; 0       ; 0         ; 36   ; 0            ; |FPGA                                                                                                                                                                       ; work         ;
;    |S4PU_Daughterboard:U1|                                                                            ; 712 (90)          ; 167 (0)      ; 335872      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1                                                                                                                                                 ; work         ;
;       |Reg:ADDR_REG|                                                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|Reg:ADDR_REG                                                                                                                                    ; work         ;
;       |Reg:AVALON_ADDR_REG|                                                                           ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG                                                                                                                             ; work         ;
;       |Reg:AVALON_IN_REG|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|Reg:AVALON_IN_REG                                                                                                                               ; work         ;
;       |Reg:AVALON_OUT_REG|                                                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG                                                                                                                              ; work         ;
;       |Reg:AVALON_READ_REG|                                                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|Reg:AVALON_READ_REG                                                                                                                             ; work         ;
;       |Reg:AVALON_WRITE_REG|                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG                                                                                                                            ; work         ;
;       |S4PU:CPU|                                                                                      ; 583 (0)           ; 103 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU                                                                                                                                        ; work         ;
;          |S4PU_Control:CONTROL_BLOCK|                                                                 ; 117 (117)         ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK                                                                                                             ; work         ;
;          |S4PU_Datapath:OPERATIVE_BLOCK|                                                              ; 466 (0)           ; 64 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK                                                                                                          ; work         ;
;             |ALU_16:ALU|                                                                              ; 189 (189)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU                                                                                               ; work         ;
;             |LIFO_Stack:DATA_STACK|                                                                   ; 43 (35)           ; 8 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK                                                                                    ; work         ;
;                |Reg:TOS_POINTER_REG|                                                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG                                                                ; work         ;
;                |onchip_ram:MEMORY|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY                                                                  ; work         ;
;                   |altsyncram:altsyncram_component|                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                  ; work         ;
;                      |altsyncram_vsa1:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated   ; work         ;
;             |LIFO_Stack:RETURN_STACK|                                                                 ; 35 (27)           ; 8 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK                                                                                  ; work         ;
;                |Reg:TOS_POINTER_REG|                                                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG                                                              ; work         ;
;                |onchip_ram:MEMORY|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY                                                                ; work         ;
;                   |altsyncram:altsyncram_component|                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                ; work         ;
;                      |altsyncram_vsa1:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ; work         ;
;             |Multiplexer:MUX_ADDR|                                                                    ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR                                                                                     ; work         ;
;             |Multiplexer:MUX_ALU_A|                                                                   ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A                                                                                    ; work         ;
;             |Multiplexer:MUX_DS_IN|                                                                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN                                                                                    ; work         ;
;             |Multiplexer:MUX_DS_OFFSET|                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET                                                                                ; work         ;
;             |Multiplexer:MUX_INST|                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST                                                                                     ; work         ;
;             |Multiplexer:MUX_PC_D|                                                                    ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D                                                                                     ; work         ;
;             |Multiplexer:MUX_RS_IN|                                                                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN                                                                                    ; work         ;
;             |Reg:CIR_REG|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG                                                                                              ; work         ;
;             |Reg:PC_REG|                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG                                                                                               ; work         ;
;             |Reg:TOS_REG|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG                                                                                              ; work         ;
;       |main_ram:MAIN_MEMORY|                                                                          ; 39 (0)            ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                                                            ; 39 (0)            ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                                                            ; work         ;
;             |altsyncram_l1b1:auto_generated|                                                          ; 39 (0)            ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated                                                             ; work         ;
;                |decode_4oa:decode3|                                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:decode3                                          ; work         ;
;                |decode_4oa:deep_decode|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:deep_decode                                      ; work         ;
;                |mux_3kb:mux2|                                                                         ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|mux_3kb:mux2                                                ; work         ;
;       |prog_rom:PROGRAM_MEMORY|                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                                                         ; work         ;
;             |altsyncram_oh81:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated                                                          ; work         ;
;    |integration:u0|                                                                                   ; 114 (0)           ; 91 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0                                                                                                                                                        ; integration  ;
;       |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                    ; integration  ;
;       |altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                     ; integration  ;
;       |altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent| ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent                                                          ; integration  ;
;       |altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|                            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator                                                                                     ; integration  ;
;       |altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent                                                                          ; integration  ;
;       |altera_reset_controller:rst_controller|                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_reset_controller:rst_controller                                                                                                                 ; integration  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                      ; integration  ;
;       |integration_addr_router:addr_router|                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_addr_router:addr_router                                                                                                                    ; integration  ;
;       |integration_pio_led:pio_led|                                                                   ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_pio_led:pio_led                                                                                                                            ; integration  ;
;       |integration_pio_led_s1_translator:pio_led_s1_translator|                                       ; 5 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator                                                                                                ; integration  ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                       ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator                                           ; integration  ;
;       |integration_pio_sw:pio_sw|                                                                     ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_pio_sw:pio_sw                                                                                                                              ; integration  ;
;       |integration_pio_sw_s1_translator:pio_sw_s1_translator|                                         ; 6 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator                                                                                                  ; integration  ;
;          |altera_merlin_slave_translator:pio_sw_s1_translator|                                        ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator                                              ; integration  ;
;       |integration_rsp_xbar_mux:rsp_xbar_mux|                                                         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux                                                                                                                  ; integration  ;
;       |integration_s4pu_ebab:s4pu_ebab|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_s4pu_ebab:s4pu_ebab                                                                                                                        ; integration  ;
;       |integration_width_adapter:width_adapter|                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_width_adapter:width_adapter                                                                                                                ; integration  ;
;          |altera_merlin_width_adapter:width_adapter|                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                      ; integration  ;
+-------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------+
; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096   ; None              ;
; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096   ; None              ;
; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144 ; None              ;
; S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM         ; 4096         ; 16           ; --           ; --           ; 65536  ; ./memory/prog.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                          ; IP Include File                                                                         ;
+--------+---------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Altera ; Qsys                            ; 13.0sp1     ; N/A          ; N/A          ; |FPGA|integration:u0                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_addr_router:addr_router                                                                                                 ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode                                       ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux                                                                                           ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_id_router:id_router                                                                                                     ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode                                             ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_id_router:id_router_001                                                                                                 ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode                                         ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_pio_led:pio_led                                                                                                         ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator                                                                             ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator                        ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                                                      ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor        ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                 ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_pio_sw:pio_sw                                                                                                           ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator                                                                               ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator                           ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent                                                       ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor         ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                  ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux                                                                                           ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001                                                                                       ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux                                                                                               ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                  ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_reset_controller:rst_controller                                                                                              ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                   ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_s4pu_ebab:s4pu_ebab                                                                                                     ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator                                                                  ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent                                       ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter:width_adapter                                                                                             ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_width_adapter     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                   ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor     ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter_001:width_adapter_001                                                                                     ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_width_adapter     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                       ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter:width_adapter_002                                                                                         ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_width_adapter     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter                                               ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter_001:width_adapter_003                                                                                     ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; altera_merlin_width_adapter     ; 13.0        ; N/A          ; N/A          ; |FPGA|integration:u0|integration_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001                                       ; qsys/synthesis/../../integration.qsys                                                   ;
; Altera ; RAM: 1-PORT                     ; 13.0        ; N/A          ; N/A          ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY                                               ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd ;
; Altera ; RAM: 1-PORT                     ; 13.0        ; N/A          ; N/A          ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY                                             ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd ;
; Altera ; RAM: 1-PORT                     ; 13.0        ; N/A          ; N/A          ; |FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY                                                                                                         ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd     ;
; Altera ; ROM: 1-PORT                     ; 13.0        ; N/A          ; N/A          ; |FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY                                                                                                      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd     ;
+--------+---------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+
; Name                   ; curr_state.ALU_SBR ; curr_state.ALU_SBL ; curr_state.SWAP_1 ; curr_state.SWAP_0 ; curr_state.DUP ; curr_state.ALU_SAR ; curr_state.ALU_SAL ; curr_state.ALU_POS ; curr_state.ALU_NEG ; curr_state.ALU_ZER ; curr_state.ALU_GREATER ; curr_state.ALU_LESS ; curr_state.ALU_EQUAL ; curr_state.ALU_DEC ; curr_state.ALU_INC ; curr_state.ALU_SUB ; curr_state.ALU_ADD ; curr_state.ALU_XOR ; curr_state.ALU_AND ; curr_state.ALU_OR ; curr_state.ALU_NOT ; curr_state.R_FROM ; curr_state.TO_R ; curr_state.PICK_1 ; curr_state.PICK_0 ; curr_state.LIT ; curr_state.DROP ; curr_state.RET ; curr_state.BRANCH ; curr_state.IF_TRUE ; curr_state.IF_FALSE ; curr_state.STORE_1 ; curr_state.STORE_0 ; curr_state.LOAD_1 ; curr_state.LOAD_0 ; curr_state.CALL ; curr_state.DECODE ; curr_state.FETCH ; curr_state.RESET ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+
; curr_state.RESET       ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 0                ;
; curr_state.FETCH       ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 1                ; 1                ;
; curr_state.DECODE      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 1                 ; 0                ; 1                ;
; curr_state.CALL        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1               ; 0                 ; 0                ; 1                ;
; curr_state.LOAD_0      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.LOAD_1      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.STORE_0     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.STORE_1     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.IF_FALSE    ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.IF_TRUE     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 1                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.BRANCH      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 1                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.RET         ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 1              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.DROP        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 1               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.LIT         ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 1              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.PICK_0      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 1                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.PICK_1      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 1                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.TO_R        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.R_FROM      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_NOT     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_OR      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_AND     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_XOR     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_ADD     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SUB     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_INC     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_DEC     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_EQUAL   ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_LESS    ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 1                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_GREATER ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_ZER     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_NEG     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_POS     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SAL     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SAR     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.DUP         ; 0                  ; 0                  ; 0                 ; 0                 ; 1              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.SWAP_0      ; 0                  ; 0                  ; 0                 ; 1                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.SWAP_1      ; 0                  ; 0                  ; 1                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SBL     ; 0                  ; 1                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SBR     ; 1                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                     ;
+--------------------------------------------------------------+---+
; Logic Cell Name                                              ;   ;
+--------------------------------------------------------------+---+
; S4PU_Daughterboard:U1|cpu_readdata~1                         ;   ;
; S4PU_Daughterboard:U1|cpu_readdata~2                         ;   ;
; integration:u0|integration_s4pu_ebab:s4pu_ebab|acknowledge~0 ;   ;
; Number of logic cells representing combinational loops       ; 3 ;
+--------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[16..31]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_pio_sw:pio_sw|readdata[16..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[16..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[35]                                                                ; Lost fanout                                                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[35]                                                                    ; Lost fanout                                                                                                                                                                              ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                              ; Lost fanout                                                                                                                                                                              ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ; Lost fanout                                                                                                                                                                              ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                             ; Lost fanout                                                                                                                                                                              ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                             ; Lost fanout                                                                                                                                                                              ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                    ; Merged with integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|waitrequest_reset_override                          ;
; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|waitrequest_reset_override                                       ; Merged with integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                ;
; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|address_reg_a[1]                                                                ; Merged with S4PU_Daughterboard:U1|Reg:ADDR_REG|curr_state[13]                                                                                                                            ;
; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|address_reg_a[0]                                                                ; Merged with S4PU_Daughterboard:U1|Reg:ADDR_REG|curr_state[12]                                                                                                                            ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0]                                                               ; Merged with integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                      ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[1]                                                             ; Merged with integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                      ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[1]                                                               ; Merged with integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                      ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_bwrap_field[0]                                                                ; Merged with integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                      ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0,2]                                                           ; Merged with integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                 ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[17]                                                                ; Merged with integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[18]                                                   ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[1]                                                                 ; Merged with integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                          ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_bwrap_field[0]                                                                    ; Merged with integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                          ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0,1]                                                                 ; Merged with integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                          ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0,2]                                                               ; Merged with integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                     ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[17]                                                                    ; Merged with integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[18]                                                       ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                              ; Merged with integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                 ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                             ; Merged with integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                              ; Merged with integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                 ;
; integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]               ; Merged with integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                             ; Merged with integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                ;
; integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ; Merged with integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]    ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..3]    ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]        ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..3]        ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1..15]                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[18,19]                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..15] ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..15]                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1..15]                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[18,19]                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..15]     ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|byteen_reg[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[0..15]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0..3]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                              ; Merged with integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                 ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                              ; Merged with integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                 ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                             ; Merged with integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                             ; Merged with integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[15]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                             ; Merged with integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                              ; Merged with integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                 ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                             ; Merged with integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                              ; Merged with integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                 ;
; Total Number of Removed Registers = 236                                                                                                                                                   ;                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                      ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],      ;
;                                                                                                                                                                          ; due to stuck port clock_enable ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],      ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[8],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[2],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[0],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3],                                                                         ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2],                                                                         ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1],                                                                         ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                          ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                        ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],        ;
;                                                                                                                                                                          ; due to stuck port data_in      ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],        ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],        ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],        ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[14],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[13],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[19],                                                                 ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],      ;
;                                                                                                                                                                          ;                                ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83],                                                                          ;
;                                                                                                                                                                          ;                                ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                           ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                  ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],  ;
;                                                                                                                                                                          ; due to stuck port clock_enable ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],  ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|byteen_reg[3],                                                                     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|byteen_reg[2],                                                                     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|byteen_reg[1],                                                                     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                      ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                    ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],    ;
;                                                                                                                                                                          ; due to stuck port data_in      ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],    ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],    ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],    ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[19],                                                             ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],  ;
;                                                                                                                                                                          ;                                ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83],                                                                           ;
;                                                                                                                                                                          ;                                ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                            ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                             ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15], ;
;                                                                                                                                                                          ; due to stuck port data_in      ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14], ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13], ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12], ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11], ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]  ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                 ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],     ;
;                                                                                                                                                                          ; due to stuck port data_in      ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],     ;
;                                                                                                                                                                          ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]      ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                             ; Stuck at GND                   ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                           ;
;                                                                                                                                                                          ; due to stuck port data_in      ; integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],            ;
;                                                                                                                                                                          ;                                ; integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]             ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                            ; Stuck at GND                   ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                          ;
;                                                                                                                                                                          ; due to stuck port data_in      ; integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],           ;
;                                                                                                                                                                          ;                                ; integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]            ;
; integration:u0|integration_pio_sw:pio_sw|readdata[31]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[31]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[30]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[30]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[29]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[29]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[28]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[28]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[27]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[27]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[26]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[26]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[25]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[25]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[24]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[24]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[23]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[23]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[22]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[22]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[21]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[21]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[20]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[20]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[19]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[19]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[18]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[18]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[17]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[17]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_pio_sw:pio_sw|readdata[16]                                                                                                                    ; Stuck at GND                   ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[16]                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]     ;
;                                                                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                                                                                         ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ; Stuck at GND                   ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]         ;
;                                                                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                                                                                         ;
; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                             ; Stuck at GND                   ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                            ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                            ; Stuck at GND                   ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                           ;
;                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 258   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 109   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 117   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                   ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[2]                                                                                   ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[4]                                                                                   ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[5]                                                                                   ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[8]                                                                                   ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[12]                                                                                  ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[13]                                                                                  ; 2       ;
; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 88      ;
; integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest            ; 6       ;
; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 11                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |FPGA|integration:u0|integration_pio_led:pio_led|data_out[0]                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FPGA|integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR|Mux0                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR|Mux7                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|cpu_readdata[14]                                                                                                              ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux6                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux7                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D|Mux5                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.IF_TRUE                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux1                                                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux8                                                                        ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux10                                                                       ;
; 34:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; No         ; |FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.ALU_SBR                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_ebab:s4pu_ebab ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; AW             ; 15    ; Signed Integer                                                     ;
; DW             ; 15    ; Signed Integer                                                     ;
; BW             ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                           ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; av_address_w                   ; 2     ; Signed Integer                                                             ;
; av_data_w                      ; 32    ; Signed Integer                                                             ;
; uav_data_w                     ; 32    ; Signed Integer                                                             ;
; av_burstcount_w                ; 1     ; Signed Integer                                                             ;
; av_byteenable_w                ; 1     ; Signed Integer                                                             ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                             ;
; uav_address_w                  ; 16    ; Signed Integer                                                             ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                             ;
; av_readlatency                 ; 0     ; Signed Integer                                                             ;
; use_readdatavalid              ; 0     ; Signed Integer                                                             ;
; use_waitrequest                ; 0     ; Signed Integer                                                             ;
; use_uav_clken                  ; 0     ; Signed Integer                                                             ;
; use_readresponse               ; 0     ; Signed Integer                                                             ;
; use_writeresponse              ; 0     ; Signed Integer                                                             ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                             ;
; av_address_symbols             ; 0     ; Signed Integer                                                             ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                             ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                             ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                             ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                             ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                             ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                             ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                             ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                             ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------+
; av_address_w                   ; 2     ; Signed Integer                                                           ;
; av_data_w                      ; 32    ; Signed Integer                                                           ;
; uav_data_w                     ; 32    ; Signed Integer                                                           ;
; av_burstcount_w                ; 1     ; Signed Integer                                                           ;
; av_byteenable_w                ; 1     ; Signed Integer                                                           ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                           ;
; uav_address_w                  ; 16    ; Signed Integer                                                           ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                           ;
; av_readlatency                 ; 0     ; Signed Integer                                                           ;
; use_readdatavalid              ; 0     ; Signed Integer                                                           ;
; use_waitrequest                ; 0     ; Signed Integer                                                           ;
; use_uav_clken                  ; 0     ; Signed Integer                                                           ;
; use_readresponse               ; 0     ; Signed Integer                                                           ;
; use_writeresponse              ; 0     ; Signed Integer                                                           ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                           ;
; av_address_symbols             ; 0     ; Signed Integer                                                           ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                           ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                           ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                           ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                           ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                           ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                           ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                           ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                           ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 52    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 52    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 50    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 50    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 49    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 49    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 62    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 59    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 55    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 55    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 51    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 58    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 56    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 39    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 38    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 35    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 37    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 53    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 53    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 54    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 54    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 63    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 64    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 65    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                        ;
+-------------------------------+-------+-------------------------------------------------------------+
; in_pkt_addr_h                 ; 33    ; Signed Integer                                              ;
; in_pkt_addr_l                 ; 18    ; Signed Integer                                              ;
; in_pkt_data_h                 ; 15    ; Signed Integer                                              ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                              ;
; in_pkt_byteen_h               ; 17    ; Signed Integer                                              ;
; in_pkt_byteen_l               ; 16    ; Signed Integer                                              ;
; in_pkt_byte_cnt_h             ; 42    ; Signed Integer                                              ;
; in_pkt_byte_cnt_l             ; 40    ; Signed Integer                                              ;
; in_pkt_trans_compressed_read  ; 34    ; Signed Integer                                              ;
; in_pkt_burstwrap_h            ; 43    ; Signed Integer                                              ;
; in_pkt_burstwrap_l            ; 43    ; Signed Integer                                              ;
; in_pkt_burst_size_h           ; 46    ; Signed Integer                                              ;
; in_pkt_burst_size_l           ; 44    ; Signed Integer                                              ;
; in_pkt_response_status_h      ; 64    ; Signed Integer                                              ;
; in_pkt_response_status_l      ; 63    ; Signed Integer                                              ;
; in_pkt_trans_exclusive        ; 39    ; Signed Integer                                              ;
; in_pkt_burst_type_h           ; 48    ; Signed Integer                                              ;
; in_pkt_burst_type_l           ; 47    ; Signed Integer                                              ;
; in_st_data_w                  ; 65    ; Signed Integer                                              ;
; out_pkt_addr_h                ; 51    ; Signed Integer                                              ;
; out_pkt_addr_l                ; 36    ; Signed Integer                                              ;
; out_pkt_data_h                ; 31    ; Signed Integer                                              ;
; out_pkt_data_l                ; 0     ; Signed Integer                                              ;
; out_pkt_byteen_h              ; 35    ; Signed Integer                                              ;
; out_pkt_byteen_l              ; 32    ; Signed Integer                                              ;
; out_pkt_byte_cnt_h            ; 60    ; Signed Integer                                              ;
; out_pkt_byte_cnt_l            ; 58    ; Signed Integer                                              ;
; out_pkt_trans_compressed_read ; 52    ; Signed Integer                                              ;
; out_pkt_burst_size_h          ; 64    ; Signed Integer                                              ;
; out_pkt_burst_size_l          ; 62    ; Signed Integer                                              ;
; out_pkt_response_status_h     ; 82    ; Signed Integer                                              ;
; out_pkt_response_status_l     ; 81    ; Signed Integer                                              ;
; out_pkt_trans_exclusive       ; 57    ; Signed Integer                                              ;
; out_pkt_burst_type_h          ; 66    ; Signed Integer                                              ;
; out_pkt_burst_type_l          ; 65    ; Signed Integer                                              ;
; out_st_data_w                 ; 83    ; Signed Integer                                              ;
; st_channel_w                  ; 2     ; Signed Integer                                              ;
; optimize_for_rsp              ; 0     ; Signed Integer                                              ;
; response_path                 ; 0     ; Signed Integer                                              ;
+-------------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                        ;
; IN_PKT_ADDR_H                 ; 33    ; Signed Integer                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 34    ; Signed Integer                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 40    ; Signed Integer                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 43    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 44    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 46    ; Signed Integer                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 63    ; Signed Integer                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 64    ; Signed Integer                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 39    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 47    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 48    ; Signed Integer                                                                                        ;
; IN_ST_DATA_W                  ; 65    ; Signed Integer                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; OUT_PKT_ADDR_H                ; 51    ; Signed Integer                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                        ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------+
; in_pkt_addr_h                 ; 51    ; Signed Integer                                                      ;
; in_pkt_addr_l                 ; 36    ; Signed Integer                                                      ;
; in_pkt_data_h                 ; 31    ; Signed Integer                                                      ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                      ;
; in_pkt_byteen_h               ; 35    ; Signed Integer                                                      ;
; in_pkt_byteen_l               ; 32    ; Signed Integer                                                      ;
; in_pkt_byte_cnt_h             ; 60    ; Signed Integer                                                      ;
; in_pkt_byte_cnt_l             ; 58    ; Signed Integer                                                      ;
; in_pkt_trans_compressed_read  ; 52    ; Signed Integer                                                      ;
; in_pkt_burstwrap_h            ; 61    ; Signed Integer                                                      ;
; in_pkt_burstwrap_l            ; 61    ; Signed Integer                                                      ;
; in_pkt_burst_size_h           ; 64    ; Signed Integer                                                      ;
; in_pkt_burst_size_l           ; 62    ; Signed Integer                                                      ;
; in_pkt_response_status_h      ; 82    ; Signed Integer                                                      ;
; in_pkt_response_status_l      ; 81    ; Signed Integer                                                      ;
; in_pkt_trans_exclusive        ; 57    ; Signed Integer                                                      ;
; in_pkt_burst_type_h           ; 66    ; Signed Integer                                                      ;
; in_pkt_burst_type_l           ; 65    ; Signed Integer                                                      ;
; in_st_data_w                  ; 83    ; Signed Integer                                                      ;
; out_pkt_addr_h                ; 33    ; Signed Integer                                                      ;
; out_pkt_addr_l                ; 18    ; Signed Integer                                                      ;
; out_pkt_data_h                ; 15    ; Signed Integer                                                      ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                      ;
; out_pkt_byteen_h              ; 17    ; Signed Integer                                                      ;
; out_pkt_byteen_l              ; 16    ; Signed Integer                                                      ;
; out_pkt_byte_cnt_h            ; 42    ; Signed Integer                                                      ;
; out_pkt_byte_cnt_l            ; 40    ; Signed Integer                                                      ;
; out_pkt_trans_compressed_read ; 34    ; Signed Integer                                                      ;
; out_pkt_burst_size_h          ; 46    ; Signed Integer                                                      ;
; out_pkt_burst_size_l          ; 44    ; Signed Integer                                                      ;
; out_pkt_response_status_h     ; 64    ; Signed Integer                                                      ;
; out_pkt_response_status_l     ; 63    ; Signed Integer                                                      ;
; out_pkt_trans_exclusive       ; 39    ; Signed Integer                                                      ;
; out_pkt_burst_type_h          ; 48    ; Signed Integer                                                      ;
; out_pkt_burst_type_l          ; 47    ; Signed Integer                                                      ;
; out_st_data_w                 ; 65    ; Signed Integer                                                      ;
; st_channel_w                  ; 2     ; Signed Integer                                                      ;
; optimize_for_rsp              ; 1     ; Signed Integer                                                      ;
; response_path                 ; 1     ; Signed Integer                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 51    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 52    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 58    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 57    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 63    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 64    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 39    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 65    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter_002 ;
+-------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------+
; in_pkt_addr_h                 ; 33    ; Signed Integer                                                  ;
; in_pkt_addr_l                 ; 18    ; Signed Integer                                                  ;
; in_pkt_data_h                 ; 15    ; Signed Integer                                                  ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                  ;
; in_pkt_byteen_h               ; 17    ; Signed Integer                                                  ;
; in_pkt_byteen_l               ; 16    ; Signed Integer                                                  ;
; in_pkt_byte_cnt_h             ; 42    ; Signed Integer                                                  ;
; in_pkt_byte_cnt_l             ; 40    ; Signed Integer                                                  ;
; in_pkt_trans_compressed_read  ; 34    ; Signed Integer                                                  ;
; in_pkt_burstwrap_h            ; 43    ; Signed Integer                                                  ;
; in_pkt_burstwrap_l            ; 43    ; Signed Integer                                                  ;
; in_pkt_burst_size_h           ; 46    ; Signed Integer                                                  ;
; in_pkt_burst_size_l           ; 44    ; Signed Integer                                                  ;
; in_pkt_response_status_h      ; 64    ; Signed Integer                                                  ;
; in_pkt_response_status_l      ; 63    ; Signed Integer                                                  ;
; in_pkt_trans_exclusive        ; 39    ; Signed Integer                                                  ;
; in_pkt_burst_type_h           ; 48    ; Signed Integer                                                  ;
; in_pkt_burst_type_l           ; 47    ; Signed Integer                                                  ;
; in_st_data_w                  ; 65    ; Signed Integer                                                  ;
; out_pkt_addr_h                ; 51    ; Signed Integer                                                  ;
; out_pkt_addr_l                ; 36    ; Signed Integer                                                  ;
; out_pkt_data_h                ; 31    ; Signed Integer                                                  ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                  ;
; out_pkt_byteen_h              ; 35    ; Signed Integer                                                  ;
; out_pkt_byteen_l              ; 32    ; Signed Integer                                                  ;
; out_pkt_byte_cnt_h            ; 60    ; Signed Integer                                                  ;
; out_pkt_byte_cnt_l            ; 58    ; Signed Integer                                                  ;
; out_pkt_trans_compressed_read ; 52    ; Signed Integer                                                  ;
; out_pkt_burst_size_h          ; 64    ; Signed Integer                                                  ;
; out_pkt_burst_size_l          ; 62    ; Signed Integer                                                  ;
; out_pkt_response_status_h     ; 82    ; Signed Integer                                                  ;
; out_pkt_response_status_l     ; 81    ; Signed Integer                                                  ;
; out_pkt_trans_exclusive       ; 57    ; Signed Integer                                                  ;
; out_pkt_burst_type_h          ; 66    ; Signed Integer                                                  ;
; out_pkt_burst_type_l          ; 65    ; Signed Integer                                                  ;
; out_st_data_w                 ; 83    ; Signed Integer                                                  ;
; st_channel_w                  ; 2     ; Signed Integer                                                  ;
; optimize_for_rsp              ; 0     ; Signed Integer                                                  ;
; response_path                 ; 0     ; Signed Integer                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                            ;
; IN_PKT_ADDR_H                 ; 33    ; Signed Integer                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 34    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 40    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 43    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 44    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 46    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 63    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 64    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 39    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 47    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 48    ; Signed Integer                                                                                            ;
; IN_ST_DATA_W                  ; 65    ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_H                ; 51    ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                            ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_003 ;
+-------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------+
; in_pkt_addr_h                 ; 51    ; Signed Integer                                                      ;
; in_pkt_addr_l                 ; 36    ; Signed Integer                                                      ;
; in_pkt_data_h                 ; 31    ; Signed Integer                                                      ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                      ;
; in_pkt_byteen_h               ; 35    ; Signed Integer                                                      ;
; in_pkt_byteen_l               ; 32    ; Signed Integer                                                      ;
; in_pkt_byte_cnt_h             ; 60    ; Signed Integer                                                      ;
; in_pkt_byte_cnt_l             ; 58    ; Signed Integer                                                      ;
; in_pkt_trans_compressed_read  ; 52    ; Signed Integer                                                      ;
; in_pkt_burstwrap_h            ; 61    ; Signed Integer                                                      ;
; in_pkt_burstwrap_l            ; 61    ; Signed Integer                                                      ;
; in_pkt_burst_size_h           ; 64    ; Signed Integer                                                      ;
; in_pkt_burst_size_l           ; 62    ; Signed Integer                                                      ;
; in_pkt_response_status_h      ; 82    ; Signed Integer                                                      ;
; in_pkt_response_status_l      ; 81    ; Signed Integer                                                      ;
; in_pkt_trans_exclusive        ; 57    ; Signed Integer                                                      ;
; in_pkt_burst_type_h           ; 66    ; Signed Integer                                                      ;
; in_pkt_burst_type_l           ; 65    ; Signed Integer                                                      ;
; in_st_data_w                  ; 83    ; Signed Integer                                                      ;
; out_pkt_addr_h                ; 33    ; Signed Integer                                                      ;
; out_pkt_addr_l                ; 18    ; Signed Integer                                                      ;
; out_pkt_data_h                ; 15    ; Signed Integer                                                      ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                      ;
; out_pkt_byteen_h              ; 17    ; Signed Integer                                                      ;
; out_pkt_byteen_l              ; 16    ; Signed Integer                                                      ;
; out_pkt_byte_cnt_h            ; 42    ; Signed Integer                                                      ;
; out_pkt_byte_cnt_l            ; 40    ; Signed Integer                                                      ;
; out_pkt_trans_compressed_read ; 34    ; Signed Integer                                                      ;
; out_pkt_burst_size_h          ; 46    ; Signed Integer                                                      ;
; out_pkt_burst_size_l          ; 44    ; Signed Integer                                                      ;
; out_pkt_response_status_h     ; 64    ; Signed Integer                                                      ;
; out_pkt_response_status_l     ; 63    ; Signed Integer                                                      ;
; out_pkt_trans_exclusive       ; 39    ; Signed Integer                                                      ;
; out_pkt_burst_type_h          ; 48    ; Signed Integer                                                      ;
; out_pkt_burst_type_l          ; 47    ; Signed Integer                                                      ;
; out_st_data_w                 ; 65    ; Signed Integer                                                      ;
; st_channel_w                  ; 2     ; Signed Integer                                                      ;
; optimize_for_rsp              ; 1     ; Signed Integer                                                      ;
; response_path                 ; 1     ; Signed Integer                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 51    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 52    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 58    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 57    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 63    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 64    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 39    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 65    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; arch           ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; arch           ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
; fan_in         ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                         ;
; addr           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_vsa1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                              ;
; fan_in         ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                              ;
; fan_in         ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                             ;
; fan_in         ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
; fan_in         ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                           ;
; addr           ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vsa1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                ;
; fan_in         ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                ;
; fan_in         ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
; fan_in         ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                        ;
; fan_in         ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                        ;
; fan_in         ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                        ;
; fan_in         ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_l1b1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ./memory/prog.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_oh81      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:ADDR_REG ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_IN_REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_READ_REG ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                      ;
; Entity Instance                           ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:AVALON_IN_REG" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                             ;
+-------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|Reg:ADDR_REG" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                       ;
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG" ;
+-------+-------+----------+---------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D" ;
+---------------+-------+----------+----------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                    ;
+---------------+-------+----------+----------------------------------------------------------------------------+
; mux_in[30..0] ; Input ; Info     ; Stuck at VCC                                                               ;
; mux_in[31]    ; Input ; Info     ; Stuck at GND                                                               ;
+---------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK" ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; offset ; Input ; Info     ; Stuck at GND                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET" ;
+--------------+-------+----------+----------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------+
; mux_in[7..0] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG" ;
+-------+-------+----------+---------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A" ;
+----------------+-------+----------+----------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------+
; mux_in[47..32] ; Input ; Info     ; Stuck at VCC                                                               ;
; mux_in[31..17] ; Input ; Info     ; Stuck at GND                                                               ;
; mux_in[15..0]  ; Input ; Info     ; Stuck at GND                                                               ;
; mux_in[16]     ; Input ; Info     ; Stuck at VCC                                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_003" ;
+----------------------+-------+----------+--------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                          ;
+----------------------+-------+----------+--------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                     ;
+----------------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+----------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                      ;
+----------------------+-------+----------+----------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                 ;
+----------------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                          ;
+----------------------+-------+----------+--------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                     ;
+----------------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                  ;
+----------------------+-------+----------+------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                             ;
+----------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_reset_controller:rst_controller"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent"          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_writedata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writedata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator"                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "integration:u0"         ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; ebab_byte_enable ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 27 00:42:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Datapath.vhd
    Info (12022): Found design unit 1: S4PU_Datapath-operative_v0
    Info (12023): Found entity 1: S4PU_Datapath
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/combinatorial/Multiplexer.vhd
    Info (12022): Found design unit 1: Multiplexer-vectorial
    Info (12023): Found entity 1: Multiplexer
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sequential/Reg.vhd
    Info (12022): Found design unit 1: Reg-canonical
    Info (12023): Found entity 1: Reg
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/combinatorial/ALU_16.vhd
    Info (12022): Found design unit 1: ALU_16-parallel
    Info (12023): Found entity 1: ALU_16
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sequential/LIFO_Stack.vhd
    Info (12022): Found design unit 1: LIFO_Stack-onchip_quartus_ram
    Info (12023): Found entity 1: LIFO_Stack
Info (12021): Found 2 design units, including 1 entities, in source file magic/onchip_ram/onchip_ram.vhd
    Info (12022): Found design unit 1: onchip_ram-SYN
    Info (12023): Found entity 1: onchip_ram
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Control.vhd
    Info (12022): Found design unit 1: S4PU_Control-fsm_v0
    Info (12023): Found entity 1: S4PU_Control
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU.vhd
    Info (12022): Found design unit 1: S4PU-composite
    Info (12023): Found entity 1: S4PU
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Daughterboard.vhd
    Info (12022): Found design unit 1: S4PU_Daughterboard-embedded_v0
    Info (12023): Found entity 1: S4PU_Daughterboard
Info (12021): Found 2 design units, including 1 entities, in source file magic/main_ram/main_ram.vhd
    Info (12022): Found design unit 1: main_ram-SYN
    Info (12023): Found entity 1: main_ram
Info (12021): Found 2 design units, including 1 entities, in source file magic/prog_rom/prog_rom.vhd
    Info (12022): Found design unit 1: prog_rom-SYN
    Info (12023): Found entity 1: prog_rom
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/FPGA.vhd
    Info (12022): Found design unit 1: FPGA-stack_computer
    Info (12023): Found entity 1: FPGA
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration.vhd
    Info (12022): Found design unit 1: integration-rtl
    Info (12023): Found entity 1: integration
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_pio_led_s1_translator.vhd
    Info (12022): Found design unit 1: integration_pio_led_s1_translator-rtl
    Info (12023): Found entity 1: integration_pio_led_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_pio_sw_s1_translator.vhd
    Info (12022): Found design unit 1: integration_pio_sw_s1_translator-rtl
    Info (12023): Found entity 1: integration_pio_sw_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_width_adapter.vhd
    Info (12022): Found design unit 1: integration_width_adapter-rtl
    Info (12023): Found entity 1: integration_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_width_adapter_001.vhd
    Info (12022): Found design unit 1: integration_width_adapter_001-rtl
    Info (12023): Found entity 1: integration_width_adapter_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_mux.sv
    Info (12023): Found entity 1: integration_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_demux.sv
    Info (12023): Found entity 1: integration_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_cmd_xbar_demux.sv
    Info (12023): Found entity 1: integration_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_id_router.sv
    Info (12023): Found entity 1: integration_id_router_default_decode
    Info (12023): Found entity 2: integration_id_router
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_addr_router.sv
    Info (12023): Found entity 1: integration_addr_router_default_decode
    Info (12023): Found entity 2: integration_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_pio_sw.v
    Info (12023): Found entity 1: integration_pio_sw
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_pio_led.v
    Info (12023): Found entity 1: integration_pio_led
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_s4pu_ebab.v
    Info (12023): Found entity 1: integration_s4pu_ebab
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Info (12128): Elaborating entity "integration" for hierarchy "integration:u0"
Info (12128): Elaborating entity "integration_s4pu_ebab" for hierarchy "integration:u0|integration_s4pu_ebab:s4pu_ebab"
Info (12128): Elaborating entity "integration_pio_led" for hierarchy "integration:u0|integration_pio_led:pio_led"
Info (12128): Elaborating entity "integration_pio_sw" for hierarchy "integration:u0|integration_pio_sw:pio_sw"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator"
Info (12128): Elaborating entity "integration_pio_led_s1_translator" for hierarchy "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(56): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(57): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(58): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(59): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(60): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator"
Info (12128): Elaborating entity "integration_pio_sw_s1_translator" for hierarchy "integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(53): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(54): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(55): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(56): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(57): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(58): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(59): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(60): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(61): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(62): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(66): used implicit default value for signal "av_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(67): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(68): used implicit default value for signal "av_writedata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "integration_addr_router" for hierarchy "integration:u0|integration_addr_router:addr_router"
Info (12128): Elaborating entity "integration_addr_router_default_decode" for hierarchy "integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "integration_id_router" for hierarchy "integration:u0|integration_id_router:id_router"
Info (12128): Elaborating entity "integration_id_router_default_decode" for hierarchy "integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "integration:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "integration_cmd_xbar_demux" for hierarchy "integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "integration_rsp_xbar_demux" for hierarchy "integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "integration_rsp_xbar_mux" for hierarchy "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "integration_width_adapter" for hierarchy "integration:u0|integration_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "integration_width_adapter_001" for hierarchy "integration:u0|integration_width_adapter_001:width_adapter_001"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "S4PU_Daughterboard" for hierarchy "S4PU_Daughterboard:U1"
Info (12128): Elaborating entity "S4PU" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU"
Info (12128): Elaborating entity "S4PU_Control" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK"
Info (12128): Elaborating entity "S4PU_Datapath" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at S4PU_Datapath.vhd(135): object "alu_overflow_sig" assigned a value but never read
Info (12128): Elaborating entity "ALU_16" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A"
Info (12128): Elaborating entity "Reg" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG"
Info (12128): Elaborating entity "LIFO_Stack" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK"
Info (12128): Elaborating entity "onchip_ram" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsa1.tdf
    Info (12023): Found entity 1: altsyncram_vsa1
Info (12128): Elaborating entity "altsyncram_vsa1" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated"
Info (12128): Elaborating entity "Reg" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN"
Info (12128): Elaborating entity "main_ram" for hierarchy "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf
    Info (12023): Found entity 1: altsyncram_l1b1
Info (12128): Elaborating entity "altsyncram_l1b1" for hierarchy "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:decode3"
Info (12128): Elaborating entity "decode_4oa" for hierarchy "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Info (12128): Elaborating entity "mux_3kb" for hierarchy "S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|mux_3kb:mux2"
Info (12128): Elaborating entity "prog_rom" for hierarchy "S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/prog.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oh81.tdf
    Info (12023): Found entity 1: altsyncram_oh81
Info (12128): Elaborating entity "altsyncram_oh81" for hierarchy "S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated"
Info (12128): Elaborating entity "Reg" for hierarchy "S4PU_Daughterboard:U1|Reg:AVALON_READ_REG"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/output_files/S4PU-16.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 1105 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 957 logic cells
    Info (21064): Implemented 112 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 688 megabytes
    Info: Processing ended: Sat Oct 27 00:42:36 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/output_files/S4PU-16.map.smsg.


