// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module jedi_multiply_float_float_mult_1_struct_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data1_address0,
        data1_ce0,
        data1_q0,
        data2_address0,
        data2_ce0,
        data2_q0,
        res_address0,
        res_ce0,
        res_we0,
        res_d0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] data1_address0;
output   data1_ce0;
input  [31:0] data1_q0;
output  [14:0] data2_address0;
output   data2_ce0;
input  [31:0] data2_q0;
output  [13:0] res_address0;
output   res_ce0;
output   res_we0;
output  [31:0] res_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data1_ce0;
reg data2_ce0;
reg res_ce0;
reg res_we0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] add_ln50_fu_170_p2;
reg   [13:0] add_ln50_reg_291;
wire    ap_CS_fsm_state2;
wire   [4:0] i_fu_182_p2;
reg   [4:0] i_reg_299;
wire   [10:0] sub_ln61_fu_212_p2;
reg   [10:0] sub_ln61_reg_304;
wire   [0:0] icmp_ln50_fu_176_p2;
wire   [9:0] j_fu_224_p2;
reg   [9:0] j_reg_312;
wire    ap_CS_fsm_state3;
wire   [14:0] zext_ln57_fu_230_p1;
reg   [14:0] zext_ln57_reg_317;
wire   [0:0] icmp_ln56_fu_218_p2;
reg   [13:0] res_addr_reg_322;
wire   [4:0] k_fu_255_p2;
reg   [4:0] k_reg_330;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln59_fu_249_p2;
wire   [14:0] add_ln61_3_fu_275_p2;
reg   [14:0] add_ln61_3_reg_340;
reg   [31:0] data1_load_reg_350;
wire    ap_CS_fsm_state5;
reg   [31:0] data2_load_reg_355;
wire   [31:0] grp_fu_166_p2;
reg   [31:0] tmp_reg_360;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_161_p2;
wire    ap_CS_fsm_state12;
reg   [4:0] i_0_reg_92;
reg   [13:0] phi_mul2_reg_103;
reg   [9:0] j_0_reg_115;
reg   [31:0] storemerge_reg_126;
reg   [4:0] k_0_reg_139;
reg   [14:0] phi_mul_reg_150;
wire   [63:0] zext_ln57_4_fu_244_p1;
wire  signed [63:0] sext_ln61_fu_270_p1;
wire   [63:0] zext_ln61_6_fu_286_p1;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state6;
wire   [9:0] tmp_3_fu_188_p3;
wire   [5:0] tmp_4_fu_200_p3;
wire   [10:0] zext_ln61_fu_196_p1;
wire   [10:0] zext_ln61_4_fu_208_p1;
wire   [13:0] zext_ln57_3_fu_234_p1;
wire   [13:0] add_ln57_fu_238_p2;
wire   [10:0] zext_ln61_5_fu_261_p1;
wire   [10:0] add_ln61_fu_265_p2;
wire   [14:0] add_ln61_2_fu_281_p2;
reg   [11:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
end

jedi_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fadd_32ns_32ns_32_4_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(storemerge_reg_126),
    .din1(tmp_reg_360),
    .ce(1'b1),
    .dout(grp_fu_161_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data1_load_reg_350),
    .din1(data2_load_reg_355),
    .ce(1'b1),
    .dout(grp_fu_166_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_92 <= i_reg_299;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_92 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_fu_249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        j_0_reg_115 <= j_reg_312;
    end else if (((icmp_ln50_fu_176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_115 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        k_0_reg_139 <= k_reg_330;
    end else if (((icmp_ln56_fu_218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        k_0_reg_139 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul2_reg_103 <= add_ln50_reg_291;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul2_reg_103 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_mul_reg_150 <= add_ln61_3_reg_340;
    end else if (((icmp_ln56_fu_218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_150 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        storemerge_reg_126 <= grp_fu_161_p2;
    end else if (((icmp_ln56_fu_218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        storemerge_reg_126 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln50_reg_291 <= add_ln50_fu_170_p2;
        i_reg_299 <= i_fu_182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln61_3_reg_340 <= add_ln61_3_fu_275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        data1_load_reg_350 <= data1_q0;
        data2_load_reg_355 <= data2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_312 <= j_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_reg_330 <= k_fu_255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        res_addr_reg_322 <= zext_ln57_4_fu_244_p1;
        zext_ln57_reg_317[9 : 0] <= zext_ln57_fu_230_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_fu_176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_ln61_reg_304[10 : 1] <= sub_ln61_fu_212_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_reg_360 <= grp_fu_166_p2;
    end
end

always @ (*) begin
    if ((((icmp_ln50_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data1_ce0 = 1'b1;
    end else begin
        data1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data2_ce0 = 1'b1;
    end else begin
        data2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        res_ce0 = 1'b1;
    end else begin
        res_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        res_we0 = 1'b1;
    end else begin
        res_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln50_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln56_fu_218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln59_fu_249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln50_fu_170_p2 = (phi_mul2_reg_103 + 14'd870);

assign add_ln57_fu_238_p2 = (phi_mul2_reg_103 + zext_ln57_3_fu_234_p1);

assign add_ln61_2_fu_281_p2 = (phi_mul_reg_150 + zext_ln57_reg_317);

assign add_ln61_3_fu_275_p2 = (phi_mul_reg_150 + 15'd870);

assign add_ln61_fu_265_p2 = (sub_ln61_reg_304 + zext_ln61_5_fu_261_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign data1_address0 = sext_ln61_fu_270_p1;

assign data2_address0 = zext_ln61_6_fu_286_p1;

assign i_fu_182_p2 = (i_0_reg_92 + 5'd1);

assign icmp_ln50_fu_176_p2 = ((i_0_reg_92 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_218_p2 = ((j_0_reg_115 == 10'd870) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_249_p2 = ((k_0_reg_139 == 5'd30) ? 1'b1 : 1'b0);

assign j_fu_224_p2 = (j_0_reg_115 + 10'd1);

assign k_fu_255_p2 = (k_0_reg_139 + 5'd1);

assign res_address0 = res_addr_reg_322;

assign res_d0 = storemerge_reg_126;

assign sext_ln61_fu_270_p1 = $signed(add_ln61_fu_265_p2);

assign sub_ln61_fu_212_p2 = (zext_ln61_fu_196_p1 - zext_ln61_4_fu_208_p1);

assign tmp_3_fu_188_p3 = {{i_0_reg_92}, {5'd0}};

assign tmp_4_fu_200_p3 = {{i_0_reg_92}, {1'd0}};

assign zext_ln57_3_fu_234_p1 = j_0_reg_115;

assign zext_ln57_4_fu_244_p1 = add_ln57_fu_238_p2;

assign zext_ln57_fu_230_p1 = j_0_reg_115;

assign zext_ln61_4_fu_208_p1 = tmp_4_fu_200_p3;

assign zext_ln61_5_fu_261_p1 = k_0_reg_139;

assign zext_ln61_6_fu_286_p1 = add_ln61_2_fu_281_p2;

assign zext_ln61_fu_196_p1 = tmp_3_fu_188_p3;

always @ (posedge ap_clk) begin
    sub_ln61_reg_304[0] <= 1'b0;
    zext_ln57_reg_317[14:10] <= 5'b00000;
end

endmodule //jedi_multiply_float_float_mult_1_struct_s
