#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 30 14:10:29 2022
# Process ID: 7780
# Current directory: /home/lsriw
# Command line: vivado
# Log file: /home/lsriw/vivado.log
# Journal file: /home/lsriw/vivado.jou
# Running On: lsriw-koscielec, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 24, Host memory: 67337 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon May 30 14:17:19 2022] Launched synth_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Mon May 30 14:17:20 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8271.188 ; gain = 0.000 ; free physical = 49675 ; free virtual = 57111
INFO: [Netlist 29-17] Analyzing 603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.50 . Memory (MB): peak = 8271.188 ; gain = 0.000 ; free physical = 49122 ; free virtual = 56558
Restored from archive | CPU: 0.900000 secs | Memory: 11.360146 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.50 . Memory (MB): peak = 8271.188 ; gain = 0.000 ; free physical = 49122 ; free virtual = 56558
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8271.188 ; gain = 0.000 ; free physical = 49122 ; free virtual = 56558
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 8491.727 ; gain = 220.539 ; free physical = 49010 ; free virtual = 56449
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:42
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-23:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279655466A
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
Reading block design file </home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>...
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from block design file </home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
Upgrading '/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : </home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : </home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Mon May 30 14:22:41 2022] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Mon May 30 14:22:41 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab8_1/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
