# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_3.srcs/sim_1/imports/full adder/full_adder_tb.vhd" \

# Do not sort compile order
nosort
