// SPDX-License-Identifier: (GPL-2.0+)

/dts-v1/;

#include "ipq5018.dtsi"
#include "ipq5018-ess.dtsi"
#include "ipq5018-qcn6122.dtsi"
#include <dt-bindings/net/qcom-ipq-ess.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "Xiaomi CR881x";
	compatible = "xiaomi,cr881x", "qcom,ipq5018";

	aliases {
		serial0 = &blsp1_uart1;

		label-mac-device = &dp1;

		ethernet0 = &dp2;

		led-boot = &led_system_blue;
		led-failsafe = &led_system_red;
		led-running = &led_system_blue;
		led-upgrade = &led_system_red;
	};

	chosen {
		// Override the root parameter from u-boot
		// Increase coherent_pool size for WiFi
		bootargs-append = " root=/dev/ubiblock0_1 coherent_pool=2M";
		stdout-path = "serial0:115200n8";
	};

};

&tlmm {
	blsp_uart0_pins: blsp_uart0_pins {
		pins =
			"gpio20", /* RX */
			"gpio21"; /* TX */
		function = "blsp0_uart0";
		drive-strength = <8>;
		bias-disable;
	};

	qspi_nand_pins: qspi_nand_pins {
		clock {
			pins = "gpio9";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		cs {
			pins = "gpio8";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		data {
			pins = "gpio4", "gpio5", "gpio6", "gpio7";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};

	mdio1_pins: mdio1_pins {
		mdc {
			pins = "gpio36";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mdio {
			pins = "gpio37";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	leds_pins: leds_pins {
		led_system_blue {
			pins = "gpio24";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};

		led_system_red {
			pins = "gpio25";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};

		led_internet_blue {
			pins = "gpio26";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};

		led_internet_red {
			pins = "gpio27";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

	button_pins: button_pins {
		button_reset {
			pins = "gpio38";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};

		button_mesh {
			pins = "gpio28";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	vddcpu: regulator-vddcpu {
		compatible = "regulator-fixed";
		regulator-name = "vddcpu";
		regulator-min-microvolt = <1100000>;
		regulator-max-microvolt = <1100000>;
		regulator-always-on;
	};
};

&sleep_clk {
	clock-frequency = <32768>;
};

&cpu0 {
	cpu-supply = <&vddcpu>;
};

&cpu1 {
	cpu-supply = <&vddcpu>;
};

&blsp1_uart1 {
	pinctrl-0 = <&blsp_uart0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	pinctrl-0 = <&qspi_nand_pins>;
	pinctrl-names = "default";
	status = "okay";

	nand@0 {
		compatible = "spi-nand";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		nand-ecc-engine = <&qpic_nand>;
		nand-bus-width = <8>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "0:SBL1";
				reg = <0x00000000 0x00080000>;
				read-only;
			};

			partition@80000 {
				label = "0:MIBIB";
				reg = <0x00080000 0x00080000>;
				read-only;
			};

			partition@100000 {
				label = "0:BOOTCONFIG";
				reg = <0x00100000 0x00040000>;
				read-only;
			};

			partition@140000 {
				label = "0:BOOTCONFIG1";
				reg = <0x00140000 0x00040000>;
				read-only;
			};

			partition@180000 {
				label = "0:QSEE";
				reg = <0x00180000 0x00100000>;
				read-only;
			};

			partition@280000 {
				label = "0:QSEE_1";
				reg = <0x00280000 0x00100000>;
				read-only;
			};

			partition@380000 {
				label = "0:DEVCFG";
				reg = <0x00380000 0x00040000>;
				read-only;
			};

			partition@3c0000 {
				label = "0:DEVCFG_1";
				reg = <0x003c0000 0x00040000>;
				read-only;
			};

			partition@400000 {
				label = "0:CDT";
				reg = <0x00400000 0x00040000>;
				read-only;
			};

			partition@440000 {
				label = "0:CDT_1";
				reg = <0x00440000 0x00040000>;
				read-only;
			};

			partition@480000 {
				label = "0:APPSBLENV";
				reg = <0x00480000 0x00080000>;
			};

			partition@500000 {
				label = "0:APPSBL";
				reg = <0x00500000 0x00140000>;
				read-only;
			};

			partition@640000 {
				label = "0:APPSBL_1";
				reg = <0x00640000 0x00140000>;
				read-only;
			};

			partition@780000 {
				label = "0:ART";
				reg = <0x00780000 0x00100000>;
				read-only;

				art: nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					mac_addr_dp1: macaddr@0 {
						reg = <0x0 0x6>;
					};

					mac_addr_dp2: macaddr@6 {
						reg = <0x6 0x6>;
					};
				};
			};

			partition@880000 {
				label = "0:TRAINING";
				reg = <0x00880000 0x00080000>;
				read-only;
			};

			partition@900000 {
				label = "bdata";
				reg = <0x00900000 0x00080000>;
			};

			partition@980000 {
				label = "crash";
				reg = <0x00980000 0x00080000>;
			};

			partition@a00000 {
				label = "crash_syslog";
				reg = <0x00a00000 0x00080000>;
			};

			partition@a80000 {
				label = "rootfs";
				reg = <0x00a80000 0x01e00000>;
			};

			partition@2880000 {
				label = "rootfs_1";
				reg = <0x02880000 0x01e00000>;
			};

			partition@4680000 {
				label = "overlay";
				reg = <0x04680000 0x03980000>;
			};
		};
	};
};

&soc {
	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&leds_pins>;
		pinctrl-names = "default";

		led_system_blue: led_system_blue {
			label = "blue:system";
			gpio = <&tlmm 24 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};

		led_system_red: led_system_red {
			label = "red:system";
			gpio = <&tlmm 25 GPIO_ACTIVE_HIGH>;
		};

		led_internet_blue: led_internet_blue {
			label = "blue:internet";
			gpio = <&tlmm 26 GPIO_ACTIVE_HIGH>;
		};

		led_internet_red: led_internet_red {
			label = "red:internet";
			gpio = <&tlmm 27 GPIO_ACTIVE_HIGH>;
		};
	};

	button {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		button_reset {
			label = "reset";
			gpios = <&tlmm 38 GPIO_ACTIVE_LOW>;
			linux,input-type = <EV_KEY>;
			linux,code = <KEY_RESTART>;
			debounce-interval = <60>;
		};

		button_mesh {
			label = "mesh";
			gpios = <&tlmm 28 GPIO_ACTIVE_LOW>;
			linux,input-type = <EV_KEY>;
			linux,code = <KEY_WPS_BUTTON>;
			debounce-interval = <60>;
		};
	};
};

&switch {
	status = "okay";

	// TODO: YT9215 supports 2500base-x
	switch_mac_mode = <MAC_MODE_SGMII_CHANNEL0>;
	switch_mac_mode1 = <MAC_MODE_DISABLED>;
	switch_mac_mode2 = <MAC_MODE_DISABLED>;

	// ESS port bitmaps (match MAC0/MAC1 usage in qcom,port_phyinfo)
	switch_cpu_bmp = <ESS_PORT0>;
	switch_wan_bmp = <ESS_PORT1>;
	switch_lan_bmp = <ESS_PORT2>;
	switch_inner_bmp = <ESS_PORT7>;

	qcom,port_phyinfo {
		// MAC0 -> GE Phy --- YT9215 Phy4
		port@0 {
			port_id = <1>;
			mdiobus = <&mdio0>;
			phy_address = <7>;
			phy_dac = <0x10 0x10>;
		};

		// MAC1 -> Uniphy --- SGMII --- YT9215 Phy8
		port@1 {
			port_id = <2>;
			forced-speed = <1000>;
			forced-duplex = <1>;
		};
	};
};

&dp1 {
	status = "okay";

	nvmem-cells = <&mac_addr_dp1 0>;
	nvmem-cell-names = "mac-address";
};

&dp2 {
	status = "okay";

	nvmem-cells = <&mac_addr_dp2 0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
		pause;
		asym-pause;
	};
};


&mdio0 {
	status = "okay";
};

// IPQ5018 GE Phy -> YT9215 Phy4
&ge_phy {
	qcom,dac-preset-short-cable;
};

&mdio1 {
	pinctrl-0 = <&mdio1_pins>;
	pinctrl-names = "default";
	status = "okay";

	// Motorcomm YT9215
	ethernet-switch@1d {
		compatible = "motorcomm,yt9215";
		reg = <0x1d>;

		reset-gpios = <&tlmm 39 GPIO_ACTIVE_LOW>;
		reset-assert-us = <10000>; /* 10ms */
		reset-deassert-us = <50000>; /* 50ms */

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			sw_phy0: phy@0 {
				reg = <0>;
			};

			sw_phy1: phy@1 {
				reg = <1>;
			};

			sw_phy2: phy@2 {
				reg = <2>;
			};

			sw_phy3: phy@3 {
				reg = <3>;
			};

			sw_phy4: phy@4 {
				reg = <4>;
			};
		};

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			// MAC0 -> Phy0 -> LAN1
			port@0 {
				reg = <0>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&sw_phy0>;
			};

			// MAC1 -> Phy1 -> LAN2
			port@1 {
				reg = <1>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&sw_phy1>;
			};

			// MAC2 -> Phy2 -> LAN3
			port@2 {
				reg = <2>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&sw_phy2>;
			};

			// MAC3 -> Phy3 -> WAN
			port@3 {
				reg = <3>;
				label = "wan";
				phy-mode = "internal";
				phy-handle = <&sw_phy3>;
			};

			// MAC4 -> Phy4 -> IPQ5018 GE Phy (unused in DSA)
			port@4 {
				reg = <4>;
				label = "cpu";
				phy-mode = "internal";
				phy-handle = <&sw_phy4>;
			};

			// MAC8 ---SGMII---> IPQ5018 MAC1 (CPU: eth1)
			port@8 {
				reg = <8>;
				phy-mode = "sgmii";
				ethernet = <&dp2>;
				fixed-link {
					speed = <1000>;
					full-duplex;
					pause;
					asym-pause;
				};
			};
		};
	};
};

&q6v5_wcss {
	memory-region = <&q6_region>;
	firmware-name = "ath11k/IPQ5018/hw1.0/q6_fw.mdt",
			"ath11k/IPQ5018/hw1.0/m3_fw.mdt",
			"ath11k/QCN6122/hw1.0/m3_fw.mdt";

	qcom,bootargs_smem = <507>;
	boot-args = </*       type: */ 0x2 /* PCIE1 */
		     /*     length: */ 4
		     /*      PD id: */ 2
		     /* reset GPIO: */ 18
		     /*   reserved: */ 0 0>;
};

&wifi {
	// IPQ5018
	qcom,rproc = <&q6_wcss_pd1>;

	qcom,board_id = <0x23>;
	qcom,ath11k-calibration-variant = "Xiaomi-CR8818";

	// qcom,ath11k-fw-memory-mode = <0>;
	// qcom,bdf-addr = <0x4c400000>;
	// qcom,caldb-addr = <0x4d200000>;
	// qcom,m3-dump-addr = <0x4d400000>;

	qcom,ath11k-fw-memory-mode = <1>;
	qcom,bdf-addr = <0x4c400000>;

	status = "okay";
};

&wifi1 {
	// QCN6102
	qcom,rproc = <&q6_wcss_pd2>;
	qcom,userpd-subsys-name = "q6v5_wcss_userpd2";

	qcom,board_id = <0x60>;
	qcom,ath11k-calibration-variant = "Xiaomi-CR8818";

	// qcom,ath11k-fw-memory-mode = <0>;
	// qcom,bdf-addr = <0x4d500000>;
	// qcom,caldb-addr = <0x4e500000>;
	// qcom,m3-dump-addr = <0x4ea00000>;

	qcom,ath11k-fw-memory-mode = <1>;
	qcom,bdf-addr = <0x4d100000>;
	qcom,m3-dump-addr = <0x4df00000>;

	status = "okay";
};
