[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS53317ARGBR production of TEXAS INSTRUMENTS from the text:BST\nSW\nPGND\nVOUTVIN\nEN\nCOMP\nVREFTPS53317A\nREFIN\nV5INPGOOD\nMODE\nGNDPGOODVTT\n5VIN\nUDG-11105PowerPADDDR VDDQ IN\nEN\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nTPS53317A 6-AOutput, D-CAP+ Mode, Synchronous Step-Down,\nIntegrated-FET Converter forDDRMemory Termination\n1Features 3Description\nThe TPS53317A device isaFET-integrated\n1•TI-Proprietary Integrated MOSFET andPackaging\nsynchronous buck regulator designed mainly forDDRTechnologytermination. Itcan provide aregulated output at½•Supports DDR Memory Termination with upto6-AVDDQ with both sink and source capability. The\nContinuous Output Source orSink Current TPS53317A device employs D-CAP+ mode operation\nthat provides ease ofuse, lowexternal component •External Tracking\ncount and fast transient response. The device can•Minimum External Components Countalso beused forother point-of-load (POL) regulation•0.9-V to6-VConversion Voltageapplications requiring upto6A.Inaddition, the\n•D-CAP+ ™Mode Architecture device supports full, 6-A, output sinking current\ncapability with tight voltage regulation. •Supports AllMLCC Output Capacitors and\nSP/POSCAP The device features twoswitching frequency settings\n(600 kHz and 1MHz), integrated droop support, •Selectable SKIP Mode orForced CCM\nexternal tracking capability, pre-bias startup, output•Optimized Efficiency atLight andHeavy Loadssoft discharge, integrated bootstrap switch, power•Selectable 600-kHz or1-MHz Switchinggood function, V5IN pin UVLO protection, andFrequencysupports both ceramic andSP/POSCAP capacitors. It\nsupports input voltages upto6.0 V,and output •Selectable Overcurrent Limit (OCL)\nvoltages adjustable from 0.45 Vto2.0V.•Overvoltage, Over-Temperature andHiccup\nUndervoltage Protection The TPS53317A device isavailable inthe3.5mm×\n4mm, 20-pin, VQFN package (Green RoHs •Adjustable Output Voltage from 0.45 Vto2V\ncompliant andPbfree) with TIproprietary Integrated•3.5mm×4mm, 20-Pin, VQFN PackageMOSFET andpackaging technology andisspecified\nfrom –40°Cto85°C.2Applications\nDevice Information(1)•Memory Termination Regulator forDDR, DDR2,\nDDR3, DDR3L, andDDR4 PART NUMBER PACKAGE BODY SIZE (NOM)\nTPS53317A VQFN (20) 3.50 mm×4.00 mm •VTT Termination\n•Low-Voltage Applications for0.9-V to6-VInput (1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet. Rails\nSimplified Application\n1\nAnIMPORTANT NOTICE attheendofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n7.4 Device Functional Modes ........................................ 15 1Features .................................................................. 1\n8Application andImplementation ........................ 19 2Applications ........................................................... 1\n8.1 Application Information ............................................ 19 3Description ............................................................. 1\n8.2 Typical Applications ............................................... 194Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 255PinConfiguration andFunctions ......................... 3\n10Layout ................................................................... 256Specifications ......................................................... 4\n10.1 Layout Guidelines ................................................. 256.1 Absolute Maximum Ratings ...................................... 4\n10.2 Layout Example .................................................... 256.2 ESD Ratings .............................................................. 4\n10.3 Mounting andThermal Profile Recommendation.. 266.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 27 6.4 Thermal Information .................................................. 5\n11.1 Community Resources .......................................... 27 6.5 Electrical Characteristics ........................................... 5\n11.2 Trademarks ........................................................... 27 6.6 Typical Characteristics .............................................. 7\n11.3 Electrostatic Discharge Caution ............................ 277Detailed Description ............................................ 10\n11.4 Glossary ................................................................ 277.1 Overview ................................................................. 10\n12Mechanical, Packaging, andOrderable 7.2 Functional Block Diagram ....................................... 10\nInformation ........................................................... 277.3 Feature Description ................................................. 11\n4Revision History\nChanges from Original (November 2015) toRevision A Page\n•Updated document status from Product Preview toProduction Data ................................................................................... 1\n2 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\n15\n14\n13\n12\n111\n2\n3\n4\n5\n6SWSW\nSWSW\nSW VINVINPGNDPGNDPGND\nGND7 8 9 1020 19 18 17 16\nVREF\nCOMPREFIN\nVOUTV5INPGOODMODEENBST\nExposed \nThermal Pad\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\n5PinConfiguration andFunctions\nRGB Package\n20-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\nPower supply forinternal high-side gate driver. Connect a0.1-µFbootstrap capacitor between\nBST 16 I thispinandtheSWpin.Include aseries boot resistor when thevoltage spike onswitching node\nisabove 7V.\nCOMP 8 O Connect anR-C-C network between thispinandVREF forloop compensation.\nEN 17 I Enable pin(3.3-V logic compatible).\nGND 6 – Analog ground.\nMODE 18 I Allows selection ofdifferent operation modes. (See Table 1)\n1\nPGND 2 G Power ground.\n3\nPGOOD 19 O Open drain power good output. Connect pullup resistor.\nExternal tracking reference input. Apply voltage between 0.45 Vto2.0V.Fornon-tracking mode,REFIN 9 Iconnect REFIN toVREF viaresistor divider.\n11\n12\nSW 13 I/O Switching node output.\n14\n15\nV5IN 20 I 5-Vpower supply foranalog circuits andgate drive.\n4\nVIN I Power supply input pin.\n5\nVOUT 10 I Output voltage monitor input pin.\n2.0-V reference output. Connect aceramic capacitor with avalue of0.22- µForgreater betweenVREF 7 OthispinandGND.\n(1) I=Input, O=Output, G=Ground\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS53317A\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nBST (with respect toSW), V5IN, VIN –0.3 7\nBST –0.3 14\nInput voltage range EN –0.3 7 V\nMODE, REFIN –0.3 3.6\nVOUT –1 3.6\nSW –2 7\nSW(transient 20nsandE=5µJ) –3\nOutput voltage range COMP, VREF –0.3 3.6 V\nPGOOD –0.3 7\nPGND –0.3 0.3\nOperating junction temperature, TJ –40 150 ˚C\nLead temperature 1,6mm(1/16 inch) from case for10seconds 300 ˚C\nStorage temperature, Tstg –55 150 ˚C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV(ESD) Electrostatic discharge V\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions. Pins listed as±2000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions. Pins listed as±500Vmay actually have higher performance.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nBST (with respect toSW), EN,VIN –0.1 6.5\nV5IN 4.5 6.5\nInput voltage range BST –0.1 13.5 V\nSW –1.0 6.5\nVOUT, MODE, REFIN –0.1 3.5\nCOMP –0.1 3.5\nVREF 2\nOutput voltage range V\nPGOOD –0.1 6.5\nPGND –0.1 0.1\nOperating temperature range, TA -40 85 °C\n4 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\n6.4 Thermal Information\nTPS53317A\nTHERMAL METRIC(1)RGB (VQFN) UNIT\n20PINS\nRθJA Junction-to-ambient thermal resistance 35.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 39.6 °C/W\nRθJB Junction-to-board thermal resistance 12.4 °C/W\nψJT Junction-to-top characterization parameter 0.5 °C/W\nψJB Junction-to-board characterization parameter 12.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.7 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Electrical Characteristics\nover recommended free-air temperature range, VV5IN=5.0V,PGND =GND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY: VOLTAGE, CURRENTS AND 5-VUVLO\nIVINSD VINshutdown current EN=\'LO\' 0.02 5 µA\nVV5IN V5IN supply voltage V5IN voltage range 4.5 5.0 6.5 V\nEN=’HI’,V5IN supply current, fSWIV5IN V5IN supply current 1.1 2 mA=600kHz\nIV5INSD V5IN shutdown current EN=‘LO’,V5IN shutdown current 0.2 7.0 µA\nVV5UVLO V5IN UVLO Ramp up;EN=\'HI\' 4.20 4.37 4.50 V\nVV5UVHYS V5IN UVLO hysteresis Falling hysteresis 440 mV\nVVREFUVLO REF UVLO(1)Rising edge ofVREF, EN=\'HI\' 1.8 V\nVVREFUVHYS REF UVLO hysteresis(1)100 mV\nOVP latch isreset byV5IN fallingVPOR5VFILT Reset 1.5 2.3 3.1 Vbelow thereset threshold\nVOLTAGE FEEDBACK LOOP: VREF, VOUT, AND VOLTAGE GMAMPLIFIER\nVREFIN =1V,Nodroop –1% 0% 1%\nVOUTTOL Output voltage accuracy\nVREFIN =0.6V,Nodroop –1% 0% 1%\nIVREF =0µA 1.98 2.00 2.02\nVVREF VREF V\nIVREF =50µA 1.975 2.000 2.025\nIREFSNK VREF sink current VVREF =2.05 V 2.5 mA\ngM Transconductance 1.00 mS\nVCM Common mode input voltage range(1)0 2 V\nVDM Differential mode input voltage 0 80 mV\nVCOMP =2V,(VREFIN –VOUT)=80ICOMPSNK COMP pinmaximum sinking current 80 µAmV\nICOMPSRC COMP pinmaximum sourcing current VCOMP =2V -80 µA\nVOFFSET Input offset voltage TA=25°C 0 mV\nRDSCH Output voltage discharge resistance 42 Ω\nf–3dbVL –3dB Frequency(1)4.5 6.0 7.5 MHz\nCURRENT SENSE: CURRENT SENSE AMPLIFIER, OVERCURRENT AND ZERO CROSSING\nGain from thecurrent ofthelow-\nACSINT Internal current sense gain side FET toPWM comparator 43 53 57 mV/A\nwhen PWM ="OFF"\nIOCL Positive overcurrent limit (valley) 7.6 A\nIOCL(neg) Negative overcurrent limit (valley) –9.3 A\nVZXOFF Zero crossing comp internal offset 0 mV\n(1) Ensured bydesign, notproduction tested.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS53317A\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nElectrical Characteristics (continued)\nover recommended free-air temperature range, VV5IN=5.0V,PGND =GND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPROTECTION: OVP, UVP, PGOOD, andTHERMAL SHUTDOWN\nPGOOD deassert tolower Measured attheVOUT pinwrt/VPGDLL 84%(PGOOD →Low) VREFIN\nVPGHYSHL PGOOD high hysteresis 8%\nPGOOD de-assert tohigher Measured attheVOUT pinwrt/VPGDLH 116%(PGOOD →Low) VREFIN\nVPGHYSHH PGOOD high hysteresis -8%\nMeasured attheVINpinwith a2-\nVINMINPG Minimum VINvoltage forvalid PGOOD mAsink current onPGOOD pin. 0.9 1.3 1.5 V\nV5IN isgrounded here.(2)\nMeasured attheVOUT pinwrt/VOVP OVP threshold 117% 120% 123%VREFIN, VREFIN =1V\nMeasured attheVOUT pinwrt/\nVUVP UVP threshold VREFIN ,device latches OFF, begins 65% 68% 71%\nsoft-stop, VREFIN =1V\nLatch offcontroller, attempt soft-THSD Thermal shutdown(1)145 °Cstop.\nController re-starts afterTHSD(hys) Thermal Shutdown hysteresis(1)10 °Ctemperature hasdropped\nDRIVERS: BOOT STRAP SWITCH\nRDSONBST Internal BST switch on-resistance IBST=10mA, TA=25°C 10 Ω\nIBSTLK Internal BST switch leakage current VBST=14V,VSW=7V 1 µA\nTIMERS: ON-TIME, MINIMUM OFF-TIME, SS,AND I/OTIMINGS\nVVIN=5V,VVOUT =1.05 V,fSW=1210MHz\ntONESHOTC PWM one-shot(1)ns\nVVIN=5V,VVOUT =1.05 V,fSW=310600kHz\nVVIN=5V,VVOUT =1.05 V,fSW=1\ntMIN(off) Minimum OFF time MHz, DRVL on, 270 ns\nSW=PGND, VVOUT <VREFIN\nFrom VOUTramp starting toVOUTtINT(SS) Soft-start time 1.6 ms=95%, default setting\nFrom VVREF =2VtoVOUTisreadytINT(SSDLY) Internal soft-start delay time 260 µstoramp up\nAtexternal tracking, thetime fromtPGDDLY PGOOD startup delay time 8 msVOUT isready toramp up\ntPGDPDLYH PGOOD high propagation delay time 50mVover drive, rising edge 0.8 1 1.2 ms\ntPGDPDLYL PGOOD lowpropagation delay time 50mVover drive, falling edge 10 µs\nTime from theVOUT pinoutoftOVPDLY OVP delay time 10 µs+20% ofREFIN toOVP fault\nTime from EN_INT going high to2undervoltage fault isready\ntUVDLYEN Undervoltage fault enable delay ms\nExternal tracking from VOUT ramp8starts\nTime from theVOUT pinoutoftUVPDLY UVP delay time 256 µs–32% ofREFIN toUVP fault\nLOGIC PINS: I/OVOLTAGE AND CURRENT\nPGOOD lowimpedance, ISINK=4PGOOD pull-down voltage 0.3 VmA,VV5IN=4.5V\nPGOOD high impedance, forced toPGOOD leakage current –1 0 1 µA5.5V\nENlogic high EN,VCCP logic 2 V\nENlogic low EN,VCCP logic 0.5 V\nENinput current 1 µA\n(2) IfV5IN ishigher than 1.5V,PGOOD isvalid regardless ofthevoltage applied atVIN. This isbased onbench testing.\n6 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC002 VIN = 2.5 V  \nVOUT = 0.6 V  \nfSW = 600 kHz PWM Ambient Temp TA \n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC005 VIN = 2.5 V  \nVOUT = 0.75 V  \nfSW = 600 kHz PWM Ambient Temp TA \n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC001 VIN = 1.2 V  \nVOUT = 0.6 V  \nfSW = 600 kHz PWM Ambient Temp TA \n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC004 VIN = 1.5 V  \nVOUT = 0.75 V  \nfSW = 600 kHz PWM Ambient Temp TA \nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nElectrical Characteristics (continued)\nover recommended free-air temperature range, VV5IN=5.0V,PGND =GND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nThreshold 1 80 130 180\nThreshold 2 200 250 300\nThreshold 3 370 420 470\nMODE threshold voltage(3)Threshold 4 550 600 650 mV\nThreshold 5 830 880 930\nThreshold 6 1200 1250 1300\nThreshold 7 1765 1800 1850\nMODE current 15 µA\n(3) See Table 1fordescriptions ofMODE parameters.\n6.6 Typical Characteristics\nCharacterization data tested using theTPS53317AEVM-726 where theexternal tracking input sets theoutput voltage and\noperates innon-droop mode. See SLUUBD2 fordetailed configuration.\nFigure 1.Efficiency vs.Output Current Figure 2.Efficiency vs.Output Current\nFigure 3.Efficiency vs.Output Current Figure 4.Efficiency vs.Output Current\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS53317A\n0.5900.5920.5940.5960.5980.6000.6020.6040.6060.6080.610\n±6 ±4 ±2 0 2 4 6Output Voltage (V) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC008 VIN = 2.5 V  \nfSW = 600 kHz PWM \nAmbient Temp TA \n0.7400.7420.7440.7460.7480.7500.7520.7540.7560.7580.760\n±6 ±4 ±2 0 2 4 6Output Voltage (V) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC011 VIN = 2.5 V  \nfSW = 600 kHz PWM \nAmbient Temp TA \n0.5900.5920.5940.5960.5980.6000.6020.6040.6060.6080.610\n±6 ±4 ±2 0 2 4 6Output Voltage (V) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC007 VIN = 1.2 V  \nfSW = 600 kHz PWM \nAmbient Temp TA \n0.7400.7420.7440.7460.7480.7500.7520.7540.7560.7580.760\n±6 ±4 ±2 0 2 4 6Output Voltage (V) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC010 VIN = 1.5 V  \nfSW = 600 kHz PWM \nAmbient Temp TA \n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC003 VIN = 3.3 V  \nVOUT = 0.6 V  \nfSW = 600 kHz PWM Ambient Temp TA \n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC006 VIN = 3.3 V  \nVOUT = 0.75 V  \nfSW = 600 kHz PWM Ambient Temp TA \nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nCharacterization data tested using theTPS53317AEVM-726 where theexternal tracking input sets theoutput voltage and\noperates innon-droop mode. See SLUUBD2 fordetailed configuration.\nFigure 5.Efficiency vs.Output Current Figure 6.Efficiency vs.Output Current\nFigure 7.Load Regulation Figure 8.Load Regulation\nFigure 9.Load Regulation Figure 10.Load Regulation\n8 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\n50556065707580859095\n0 1 2 3 4 5 6Efficiency (%) \nOutput Current (A) 1.8 V\n2.5 V\n3.3 V\nC013 TA = 25\x83C \nVOUT = 0.9 V  \nfSW = 600 kHz PWM VIN \nInput Voltage (V)Switching Frequency (kHz)\n0 1 2 3 4 5 60200400600800100012001400\nD001VOUT = 0.45 V, f SW = 600 kHz\nVOUT = 0.6 V, f SW = 600 kHz\nVOUT = 0.45 V, f SW = 1 MHz\nVOUT = 0.6 V, f SW = 1 MHz\n50556065707580859095\n0 1 2 3 4 5 6\nOutput Current (A)Efficiency (%)\nSkip Mode, f SW = 600 kHz\nSkip Mode, f SW =1 MHz\nPWM Mode, f SW = 600 kHz\nPWM Mode, f SW = 1 MHz\nG001 \n0.7400.7420.7440.7460.7480.7500.7520.7540.7560.7580.760\n0 1 2 3 4 5 6\nOutput Current (A)Output Voltage (V)Skip Mode, f SW = 600 kHz\nSkip Mode, f SW =1 MHz\nPWM Mode, f SW = 600 kHz\nPWM Mode, f SW = 1 MHz\nG001 \n0.5900.5920.5940.5960.5980.6000.6020.6040.6060.6080.610\n±6 ±4 ±2 0 2 4 6Output Voltage (V) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC009 VIN = 3.3 V  \nfSW = 600 kHz PWM \nAmbient Temp TA \n0.7400.7420.7440.7460.7480.7500.7520.7540.7560.7580.760\n±6 ±4 ±2 0 2 4 6Output Voltage (V) \nOutput Current (A) ±40\x83C \n0°C\n25°C\n60°C\n85°C\nC012 VIN = 3.3 V  \nfSW = 600 kHz PWM \nAmbient Temp TA \nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nCharacterization data tested using theTPS53317AEVM-726 where theexternal tracking input sets theoutput voltage and\noperates innon-droop mode. See SLUUBD2 fordetailed configuration.\nFigure 11.Load Regulation Figure 12.Load Regulation\nVIN=1.5V VOUT=0.75 V VIN=1.5V VOUT=0.75 V\nFigure 13.Efficiency vsOutput Current Figure 14.Load Regulation\nTA=25°C IOUT=2A\nFigure 15.Efficiency vs.Output Current\nFigure 16.Switching Frequency vs.Input Voltage\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS53317A\n111\nPGNDSWTPS53317A\nOC\nZCXCON16 BST\n20 V5INPWM\n1019 PGOOD\nControl Logic \nUDG-11106+\n+\nVREFIN +20%\n+\n+VOUT+\ntON\nOne-\nShotUV\nOVVREFIN ±32%\n+8 R8COMP\nR\n6GND7VREFOn-Time \nSelection15 PA\n18 MODE+\n+\nDischargeUVP\nOVP\nCurrent\nSense+VS \nAmplifier\nCurrent Sense \nAmplifier\nSWPGND4\n5VIN\nVIN\n12 SW\n13 SW\n14 SW\n15 SW\n2 PGND\n3 PGND17ENDelay\nx\x03On/Off Time\nx\x03Minimum On/Off\nx\x03SKIP/FPWM\nx\x03OCL/OVP/UVP\nx\x03Discharge+ 9REFIN\nSS\nDACRamp \nComp\nInternal Voltage \nReference\nZC Threshold \nModulation\nPGNDGNDGND\nDRVH\nDRVLVREFIN ± 16%VREFIN + 16%\nPad\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS53317A device isaD-CAP+ ™mode adaptive on-time converter. Integrated high-side and low-side\nFETs support amaximum of6-ADCoutput current. The converter automatically operates indiscontinuous\nconduction mode (DCM) tooptimize light-load efficiency. Multiple switching frequencies areprovided toenable\noptimization ofthepower train forthecost, size andefficiency requirements ofthedesign (see Table 1).\nInadaptive on-time converters, thecontroller varies theon-time asafunction ofinput and output voltage to\nmaintain anearly constant frequency during steady-state conditions. Inconventional constant on-time converters,\neach cycle begins when theoutput voltage crosses toafixed reference level. However, intheTPS53317A\ndevice, thecycle begins when thecurrent feedback reaches anerror voltage level which istheamplified\ndifference between thereference voltage andthefeedback voltage.\n7.2 Functional Block Diagram\n10 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\n/c61 /c180OUT\nON\nIN SWV 1tV f\nTime ( /c109s)Voltage (V)Current\nFeedback\ntON\ntVCS\nVCOMP\nUDG-10187VREF\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\n7.3 Feature Description\n7.3.1 PWM Operation\nReferring toFigure 17,insteady state, continuous conduction mode, theconverter operates inthefollowing way.\nStarting with thecondition thatthetopFET isoffandthebottom FET ison,thecurrent feedback (VCS)ishigher\nthan theerror amplifier output (VCOMP ).VCSfalls until ithitsVCOMP ,which contains acomponent oftheoutput\nripple voltage. VCSisnotdirectly accessible bymeasuring signals onpins ofTPS53317A device. The PWM\ncomparator senses where thetwowaveforms cross andtriggers theon-time generator.\nFigure 17.D-CAP+ ™Mode Basic Waveforms\nThecurrent feedback isanamplified andfiltered version ofthevoltage between PGND andSWduring low-side\nFET on-time. Thedevice also provides asingle-ended voltage (VOUT)feedback toincrease thesystem accuracy\nandreduce thedependence ofcircuit performance onlayout.\n7.3.2 PWM Frequency andAdaptive On-Time Control\nIngeneral, theon-time (attheSWnode) canbeestimated byEquation 1.\nwhere\n•fSWisthefrequency selected bytheconnection oftheMODE pin (1)\nThe on-time pulse issent tothetopFET. The inductor current and thecurrent feedback rises topeak value.\nEach ONpulse islatched toprevent double pulsing. Switching frequency settings areshown inTable 1.\n7.3.3 Light-Load Power Saving Features\nThe TPS53317A device hasanautomatic pulse-skipping mode toprovide excellent efficiency over awide load\nrange. Theconverter senses inductor current andprevents negative flow byshutting offthelow-side gate driver.\nThis saves power byeliminating re-circulation oftheinductor current. Further, when thebottom FET shuts off,\ntheconverter enters discontinuous mode, andtheswitching frequency decreases, thus reducing switching losses\naswell.\nThedevice also provides aspecial light-load power saving feature, called ripple reduction. Essentially, itreduces\ntheon-time inSKIP mode toeffectively reduce theoutput voltage ripple associated with using anallMLCC\ncapacitor output power stage design.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS53317A\nPower good window, \nreference to REFINEN AND \nV5IN\nVREF\nPGOODVOUT Fixed\n1.6 ms\nsoft-startPGOOD \ndelay\n1.0 ms+8%\n±8%Internal soft-start delay time\n260 µs typical400 µs typical\n±5%+16%\n±16%REFIN\nTime\nR1VREF\nREFIN7\n9\nR2TPS53317A \nOUT REFR2V VR1 R2/c61 /c180/c43\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\n7.3.4 Power Sequences\n7.3.4.1 Non-Tracking Startup\nThe TPS53317A device canbeconfigured fornon-tracking application. When non-tracking isconfigured, output\nvoltage isregulated totheREFIN voltage which taps offthevoltage dividers from the2-Vreference voltage.\nEither theENpinortheV5IN pincanbeused tostart upthedevice. Thedevice uses internal voltage servo DAC\ntoprovide a1.6-ms soft-start time during soft-start initialization. (See Figure 19.)\nInanon-tracking application, theoutput voltage isdetermined bytheresistive divider between theVREF pinand\ntheREFIN pin.\n(2)\n.\n.\nFigure 18.Non-Tracking Configuration\nFigure 19.Non-Tracking Startup Timing\n12 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nEN and \nV5IN\nREFIN\nPGOODVOUTForced \nCCM \noperationLoop \ndetermined\noperation\nPGOOD propagation\ndelay 1.0 ms450 mV450 mV400 µs typical\nVREF\nPGOOD\nstartup \nDelay\n8.0 msVOUT is ready to ramp up\n(REFIN can be applied)\n260 µs\nminimum\nR1VIN\nREFIN5\n9TPS53317A \nR2VIN4 VDDQ\nVIN\nREFIN5\n9TPS53317A \nVIN4 VIN\nR1\nR2VDDQ\nOUT VDDQ1V V2/c61 /c180\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nFeature Description (continued)\n7.3.4.2 Tracking Startup\nThe TPS53317A device canalso beconfigured fortracking application. When tracking configuration isdesired,\noutput voltage isalso regulated totheREFIN voltage which comes from anexternal power source. Inorder for\nthedevice todifferentiate between anon-tracking configuration oratracking configuration, there isaminimum\ndelay time of260µsrequired between thetime when VREF reaches 2Vtothetime when theREFIN pinvoltage\ncan beapplied, inorder forthedevice totrack properly (see Figure 22).The valid REFIN voltage range is\nbetween 0.45 Vand2V.\nInatracking application, theoutput voltage should beonehalfoftheVDDQ voltage. VDDQ canbeVINoritcan\nbeanadditional voltage rail.Thus, R1= R2both inFigure 20andFigure 21.\n(3)\nFigure 20.Tracking Configuration 1 Figure 21.Tracking Configuration 2\nFigure 22.Tracking Startup Timing\nSelect PWM mode foranapplication that requires external tracking, because theoutput voltage can notbe\ndecreased during ano-load condition when thedevice operates inSKIP mode.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS53317A\n/c40 /c41 /c40 /c41 /c45 /c61 /c43 /c180P P OCL dc OCL valley1I I I2\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\n7.3.5 Protection Features\nThe TPS53317A device offers many features toprotect theconverter power train aswell asthesystem\nelectronics.\n7.3.5.1 5-VUndervoltage Protection (UVLO)\nTheTPS53317A device continuously monitors thevoltage ontheV5IN pintoensure thatthevoltage level ishigh\nenough tobias thedevice properly andtoprovide sufficient gate drive potential tomaintain high efficiency. The\nconverter starts with approximately 4.3Vand hasanominal 440 mVofhysteresis. Ifthe5-VUVLO limit is\nreached, theconverter transitions thephase node intoanofffunction, andtheconverter remains intheoffstate\nuntil thedevice isreset bycycling the5-Vsupply until the5-VPOR isreached (2.3-V nominal). Thepower input\ndoes nothave aUVLO function.\n7.3.5.2 Power Good Signals\nThe TPS53317A device hasone open-drain power good (PGOOD) pin.During startup, there isa1-ms power\ngood high propagation delay. ThePGOOD pinde-asserts assoon astheENpinispulled loworanundervoltage\ncondition onV5IN oranyother fault isdetected.\n7.3.5.3 Output Overvoltage Protection (OVP)\nInaddition tothepower good function described above, theTPS53317A device hasadditional OVP and UVP\nthresholds andprotection circuits.\nAnOVP condition isdetected when theoutput voltage isapproximately 120% ×VREFIN .Inthis case, the\nconverter de-asserts thePGOOD signals andperforms theovervoltage protection function. During OVP, thelow-\nside FET isalways onbefore triggering anegative overcurrent. When anegative OCisalso tripped, thelow-side\nFET isnolonger continuously on,andpulsed signals aregenerated tolimit thenegative inductor current. When\ntheVOUT pinvoltage drops below 250 mV, thelow-side FET turns offand theconverter latches off.The\nconverter remains intheoffstate until thedevice isreset bycycling the5-Vsupply until the5-VPOR isreached\n(2.3-V nominal) orwhen theENpinistoggled offandon.\n7.3.5.4 Output Undervoltage Protection (UVP)\nOutput undervoltage protection works inconjunction with thecurrent protection described intheOvercurrent\nProtection andOvercurrent Limit sections. Iftheoutput voltage drops below 68% ofVREFIN ,after approximately a\n250-µsdelay, thedevice stops switching and enters hiccup mode. After ahiccup waiting time, arestart is\nattempted. Ifthefault condition isnotcleared, hiccup mode operation may continue indefinitely.\n7.3.5.5 Overcurrent Protection\nBoth positive andnegative overcurrent protection areprovided intheTPS53317A device.\n•Overcurrent Limit (OCL)\n•Negative OCL\n7.3.5.5.1 Overcurrent Limit\nIfthesensed current value isabove theOCL setting, theconverter delays thenext ONpulse until thecurrent\ndrops below theOCL limit. Current limiting occurs onapulse-by-pulse basis. The device uses avalley current\nlimiting scheme where theDCOCL trippoint istheOCL limit plus halfoftheinductor ripple current. Thetypical\nvalley OCL threshold is7.6Aor5.4A(depending onmode selection). The average output current limit\ncalculation isshown inEquation 4.\nDuring theovercurrent protection event, theoutput voltage droops iftheduty cycle cannot satisfy output voltage\nrequirements andcontinues todroop until theUVP limit isreached. Then, theconverter de-asserts thePGOOD\npin,andthen enters hiccup mode after a250-µsdelay. The converter remains inhiccup mode until thefault is\ncleared.\n(4)\n14 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\n+VSLEW\n+\n±RC\n+\nPWM \nComparatorRDS(on)gMV = 1 mS\nDriverLOUT\nESR\nCOUTROUT RLOAD\n8 k:\n+\n±+gMC= 1 mSCC\nVREFCP\nVIN\nVOUTVREF COMP\nSW\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nFeature Description (continued)\n7.3.5.5.2 Negative OCL\nThe negative OCL circuit acts when theconverter issinking current from theoutput capacitor(s). The converter\ncontinues toactinavalley mode, thetypical value ofthenegative OCL setpoint is–9.3Aor–6.5A(depending\nonmode selection).\n7.3.6 Thermal Protection\nThe TPS53317A device hasaninternal temperature sensor. When thetemperature reaches anominal 145°C,\nthedevice shuts down until thetemperature decreases byapproximately 10°C,when theconverter restarts.\n7.4 Device Functional Modes\n7.4.1 Non-Droop Configuration\nTheTPS53317A device canbeconfigured asanon-droop solution. Thebenefit ofanon-droop approach isthat\nload regulation isflat,therefore, inasystem where tight DCtolerance isdesired, thenon-droop approach is\nrecommended. FortheIntel system agent application, non-droop isrecommended asthestandard configuration.\nThenon-droop approach canbeimplemented byconnecting aresistor andacapacitor between theCOMP and\ntheVREF pins. Thepurpose ofthetype IIcompensation istoobtain high DCfeedback gain while minimizing the\nphase delay atunity gain cross over frequency oftheconverter.\nThevalue oftheresistor (RC)canbecalculated using thedesired unity gain bandwidth oftheconverter, andthe\nvalue ofthecapacitor (CC)canbecalculated byknowing where thezero location isdesired. Thecapacitor CPis\noptional, butrecommended. Itsappropriate capacitance value canbecalculated using thedesired pole location.\nFigure 23shows thebasic implementation ofthenon-droop mode using thedevice\nFigure 23.Non-Droop Mode Basic Implementation\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS53317A\n/c61 /c61 /c92 /c61/c180 /c180DROOP CSINT CSINT\nLOAD _LINE DROOP\nOUT DROOP M LOAD _LINE MV A AR RI R g R g\n/c180/c61/c180CSINT OUT\nDROOP\nDROOP MA IVR g\n0.650.670.690.710.730.750.770.790.810.830.85\n1 2 3 4 5 6\nOutput Current (A)Output Voltage (V)\nNon−Droop Configuration\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nDevice Functional Modes (continued)\nFigure 24shows shows theload regulation using non-droop configuration.\nFigure 25shows thetransient response ofthedevice using non-droop configuration, where COUT=3x47µF.\nTheapplied step load isfrom 0Ato2A.\nVIN=1.5V VOUT=0.75 V\nCH2:VOUT CH4:IOUT CH3:SW\n(20mV/div) (1A/div) (1V/div)\nFigure 25.Non-Droop Configuration Transient Response Figure 24.Load Regulation (Non-Droop Configuration)\n7.4.2 Droop Configuration\nThe terminology fordroop isthesame asload lineorvoltage positioning asdefined intheIntel CPU VCORE\nspecification. Based ontheactual tolerance requirement oftheapplication, load-line setpoints canbedefined to\nmaximize either cost savings (byreducing output capacitors) orpower reduction benefits.\nAccurate droop voltage response isprovided bythefinite gain ofthedroop amplifier. The equation fordroop\nvoltage isshown inEquation 5.\nwhere\n•low-side on-resistance isused asthecurrent sensing element\n•ACSINT isaconstant, which nominally is53mV/A.\n•IOUTistheDCcurrent oftheinductor, ortheload current\n•RDROOP isthevalue ofresistor from theCOMP pintotheVREF pin\n•gMisthetransconductance ofthedroop amplifier with nominal value of1mS (5)\nEquation 6canbeused toeasily derive RDROOP foranyload lineslope/droop design target.\n(6)\nChoose avalue fortheRDROOP resistor thatisbelow 20kΩ.More than 20kΩofdroop resistance may cause the\nloop tobecome unstable.\n16 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nDroopIOUT\nVOUT setpoint at 0 A\nMaximum undershoot voltage =(5% ±1%) x 1 = 4%  x V OUT  Load insertion\nLoad release\nNon-\nDroopMaximum transient voltage \n= (5%±1%) x 2 = 8% x V OUT\nVOUT setpoint at 6 A\nVOUT setpoint at 0 AMaximum overshoot voltage =(5% ±1%) x 1 = 4%  x V OUT  \n+VSLEW\n+\n±RDROOP\n+\nPWM \nComparatorRDS(on)gMV = 1 mS\nDriverLOUT\nESR\nCOUTROUT RLOAD\n8 k:\n+\n±+gMC= 1 mS\nVREFVIN\nVOUTVREF COMP\nSW\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nDevice Functional Modes (continued)\nFigure 26shows thebasic implementation ofthedroop mode using theTPS53317A device.\nFigure 26.DROOP Mode Basic Implementation\nThe droop (voltage positioning) method was originally recommended toreduce thenumber ofexternal output\ncapacitors required. The effective transient voltage range isincreased because oftheactive voltage positioning\n(see Figure 27).\nFigure 27.DROOP vsNon-DROOP inTransient Voltage Window\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS53317A\n0.650.670.690.710.730.750.770.790.810.830.85\n0 1 2 3 4 5 6\nOutput Current (A)Output Voltage (V)\nDroop Configuration\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nDevice Functional Modes (continued)\nInapplications where theDCand theACtolerances arenotseparated, (meaning that there isnostrict DC\ntolerance requirement) thedroop method canbeused.\nTable 1.Mode Definitions\nLIGHT-LOAD SWITCHING OVERCURRENTMODEMODE POWER SAVING FREQUENCY LIMIT (OCL)RESISTANCE (kΩ)MODE (fSW) VALLEY (A)\n1 0 600kHz 7.6\n2 12 600kHz 5.4\nSKIP\n3 22 1MHz 5.4\n4 33 1MHz 7.6\n5 47 600kHz 7.6\n6 68 600kHz 5.4\nPWM\n7 100 1MHz 5.4\n8 OPEN 1MHz 7.6\nFigure 28shows theload regulation ofthe1.5-V railusing anRDROOP value of6.8kΩ.\nFigure 29shows thetransient response oftheTPS53317A device using droop configuration andCOUT=3×47\nµF.Theapplied step load isfrom 0Ato2A.\nVIN=1.5V VOUT=0.75 V\nCH2:VOUT CH4:IOUT CH3:SW\n(20mV/div) (1A/div) (1V/div)\nFigure 29.Droop Configuration Transient Response Figure 28.Load Regulation (Droop Configuration)\n18 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nTPS53317A1\n2\n3\n416\n11\n7 10BST\nSW PGND\nVOUTVINEN\nVREF520\nREFINV5IN1918\n6MODE\nGNDC6\n0.1\x03PF\nL1\n0.25 PHPGOOD\nVOUT5 V\nC5\n2.2 µF\nPGND\nPGND\nVIN\n98COMP12131415\nSW\nSW\nSW\nSW17\nC7\n1 PFC1\n22 PFR1\n100 N\x9f\x03\nVIN\nR7\n0 \x9f\x03C22\n1\x03PFAGND\nC21\n2.2 nFC20\n33 pFR6\n3.9 N\x9f\x03R3\n10 \x9f\x03\nR5\n60.4 N\x9f\x03R4\n60.4 N\x9f\x03\nC19\n10 nFVINC8\n22 PFC9\n22 PFC10\n22 PFC11\n22 PFC12\n22 PF\nC14\n22 PFC15\n22 PFC16\n22 PFC17\n22 PFC18\n22 PFC13\n22 PFENR2\n68 N\x9f\x03\nC2\n22 PFPGND\nC4\n22 PFC3\n22 PFR8\n0 \x9f\x03\nC23\n0.1 PF\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheTPS53317A device isaFET-integrated synchronous buck regulator designed mainly forDDR termination. It\ncanprovide aregulated output at½VDDQ with both sink andsource capability. The device employs D-CAP+\nmode operation thatprovides ease-of-use, lowexternal component count andfasttransient response.\n8.2 Typical Applications\n8.2.1 DDR4 SDRAM Application\nThis DDR4 application requires atight load tolerance, fasttransient response, andsinking current capability, the\ndesign uses anon-droop PWM configuration.\nFigure 30.DDR4 SDRAM Application\n8.2.1.1 Design Requirements\n•Input voltage :VIN=1.2V\n•Output voltage: VOUT=0.6V\n•Maximum load step size of3A@slew rate7A/µs(–1.5Ato1.5A)\n•DC+AC +Ripple voltage regulation limit atsense point: ±42mV(0.642 Vovershoot, 0.558 Vundershoot)\n•Maximum load: IMAX=2.5A\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS53317A\n%176:IEJ;,75=\x1f+1762×.×@8176 \n8+0×P59+P/+0:KBB;A\n2 ×8176 ×875×@8+0F8176\n8+0×P59FP/+0:KBB;A \n%176:IEJ;,15=:3 A;2× 0.25 µ*\n2 × 0.6 8× 0.03 8= 62.5 µ( \n%176:IEJ;,15=\x1f+1762×.\n2×8176×815 \n.=1\n(800 G*V × 1.25 #)× 0.68× 0.45 = 0.270 µ * \n.=1\nB59×\x1f+2F2×8176×(1F&) \n\x1f+2F2= 2.5 #× 0.5 = 1.25 # \nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nTypical Applications (continued)\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Step 1.Determine Configuration\nBecause thisDDR4 application requires atight load tolerance, fast transient response, and sinking current\ncapability, thedesign uses anon-droop PWM configuration. Choose 600-kHz switching frequency due tothe\nduty cycle and minimim off-time ofthedevice, and setanovercurrent (OC) valley limit of5.4Adue tothe\nmaximum load requirement of2.5A.Referring toTable 1select anRMODE value of68kΩ.\n8.2.1.2.2 Step 2.Select Inductor\nSmaller inductor values have better transient performance buthigher ripple and lower efficiency. High values\nhave theopposite characteristics. Itiscommon practice tolimit theripple current to30% to50% ofthemaximum\ncurrent. Choose 50% toallow useofasmaller inductor forfaster transient performance.\n(7)\nwhere\n•D=duty cycle (8)\nBecause thisdevice operates inDCAP+ mode, thefrequency andduty cycle vary based ontheinput voltage, the\noutput voltage andload. With a2.5-A load, a1.2-V input voltage and0.60 Voutput voltage, fSWisexperimentally\nmeasured atapproximately 800kHzandduty cycle of0.55. Therefore Liscalculated asshown inEquation 10.\n(9)\nChoose theclosest standard value, 0.25 µH.\n8.2.1.2.3 Step 3.Determine Output Capacitance\nUse Equation 10tocalculate theoutput capacitance foradesired maximum overshoot.\nwhere\n•COUT(min),OS istheminimum output capacitance foradesired overshoot\n•ΔIOUTisthemaximum output current change intheapplication\n•VOUT=desired output voltage\n•VOSisthedesired output voltage change duetoovershoot (10)\nChoose avalue of30mVtoaccount fornormal output voltage ripple.\n(11)\nUse Equation 12tocalculate thenecessary output capacitance foradesired maximum undershoot.\nwhere\n•COUT(min),US istheminimum output capacitance foradesired undershoot\n•VUSisthedesired output voltage change duetoovershoot\n•tSWistheperiod ofswitch node\n•tMIN(off) istheminimum off-time (270 ns) (12)\n20 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\n%2\x061\n2è×4%× 2B59=1\n2è× 3.9 G3× 2 × 800 G*V= 25.5 L( \nBL=1\n2è×4%×%%×%2\n%%+%2N1\n2è×4%×%2 \nBV=B%1\n5=1\n2è×4%×%% \n4%=B%1×45× 2è×%176\nC/=80 G*V × 53 I3× 2è× 160 ä(\n1 I5= 4.26 G3   \nB%1=1\n2è×g/\n%176×4%\n45= 80 G*V  \n%+0:IEJ;= 2.5 #×0.55 × (1F0.55)\n12 mV × 800 G*V= 64.45 µ( \n%+0:IEJ;=+KQP×&×(1F&)\n\x1f8+0(2F2)×B59 \n%176:IEJ;,75=:3 A;2× 0.25 µ*×@0.6 8\n1.2 8×1\n800 G*V+ 270 JOA\n2 × 0.6 8× 0.03 8×@1.2 8F0.6 8\n1.2 8×1\n800 G*VF270 JOA= 157.6 µ( \nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nTypical Applications (continued)\nAgain, choose 30mVtoaccount fornormal output voltage ripple.\n(13)\nThe undershoot requirements determine, sothere must beaminimum of157.6 µF.Because thisisaDDR\napplication where size isalso aconsideration, thisdesign uses only ceramic capacitors. Toaccount forvoltage\nde-rating ofcapacitors andprovide additional margin, thisdesign includes eleven 22-µFoutput capacitors.\n8.2.1.2.4 Step 4.Input Capacitance\nThis design requires sufficient input capacitance tofilter theinput current from thehost source. Use Equation 14\ntocalculate thenecessary input capacitance.\nwhere\n•ΔVIN(P-P) isthedesired input voltage ripple (typically 1%oftheinput voltage) (14)\n(15)\nAswith theoutput capacitance selection, thisdesign accounts forvoltage de-rating ofcapacitors andprovides\nadditional margin, using four22-µFinput capacitors.\n8.2.1.2.5 Step 5.Compensation Network\nInorder toachieve stable operation, thecrossover frequency should beless than 1/5oftheswitching frequency.\nwhere\n•RS=53mΩ (16)\nAccount forcapacitor de-rating here andsetthevalue ofCOUTto160µF,sothatEquation 17istrue.\n(17)\nChoose anRCvalue of3.9kΩ.Determine CCbychoosing thevalue ofthezero created byRCandCC.Using the\nrelationship described inEquation 18.\n(18)\nEquation 18yields aCCvalue of2.55 nF.Choose theclosest common capacitor value of2.2nF.Todetermine a\nvalue forCP,firstconsider therelationship described inEquation 19.\n•CC>>CP (19)\nBecause CC>>CP,setthepole tobetwotimes theswitching frequency asdescribed inEquation 20.\n(20)\nToboost thegain margin, setCPto33pF.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS53317A\n1k 10k 100k 1M ±200 ±160 ±120 ±80 ±40 04080120160200\n±40 ±30 ±20 ±10 0102030405060\nPhase (\x83) Magnitude (dB) \nFrequency (Hz) Mag\nPhase\nC015 VIN = 1.2 V         IOUT = 2.5 A \nVOUT = 0.6 V      fSW = 600 kHz PWM \nfCO = 89.83 kHz \nPhase Margin = 64.7 \x83       \nGain Margin = 17.32 dB \n1k 10k 100k 1M ±200 ±160 ±120 ±80 ±40 04080120160200\n±40 ±30 ±20 ±10 0102030405060\nPhase (\x83) Magnitude (dB) \nFrequency (Hz) Mag\nPhase\nC014 VIN = 1.2 V         IOUT = 0 A \nVOUT = 0.6 V      fSW = 600 kHz PWM \nfCO = 86.66 kHz \nPhase Margin = 63.3 \x83       \nGain Margin = 19.58 dB \nVOUT \n(20 mV/div)\nIOUT \n(1 A/div)\n50556065707580859095\n0.0 0.5 1.0 1.5 2.0 2.5Efficiency (%) \nOutput Current (A) C018 Design Example \nVIN = 1.2 V  \nVOUT = 0.6 V  \nfSW = 600 kHz PWM \nRC\nVREF\nCOMP7\n8CP\nCCTPS53317A \nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nTypical Applications (continued)\nFigure 31.Compensation Network Circuit\n8.2.1.2.6 Peripheral Component Selection\nAsdescribed inTable 1,connect a0.22- µFcapacitor from theVREF pintoGND andconnect a0.1-µFbootstrap\ncapacitor from theSWpintotheBST pin.Because thePGOOD pinisopen drain, connect apullup resistor\nbetween itandthe5-Vrail.\n8.2.1.3 Application Curves\nFigure 32.Efficiency Figure 33.Load Transient\nFigure 34.Bode Plot, NoLoad Figure 35.Bode Plot, FullLoad\n22 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nTPS53317A1\n2\n3\n416\n11\n7 10BST\nSW PGND\nVOUTVINEN\nVREF520\nREFINV5IN1918\n6MODE\nGNDC6\n0.1\x03PF\nL1\n0.25 PHPGOOD\nVOUT5 V\nC5\n2.2 µF\nPGND\nPGND\nVIN\n98COMP12131415\nSW\nSW\nSW\nSW17\nC7\n1 PFC1\n22 PFR1\n100 N\x9f\x03\nVIN\nR7\n0 \x9f\x03C22\n1\x03PFAGND\nC21\n2.2 nFC20\n33 pFR6\n3.9 N\x9f\x03R3\n10 \x9f\x03\nR5\n60.4 N\x9f\x03R4\n60.4 N\x9f\x03\nC19\n10 nFVINC8\n22 PFC9\n22 PFC10\n22 PFC11\n22 PFC12\n22 PF\nC14\n22 PFC15\n22 PFC16\n22 PFC17\n22 PFC18\n22 PFC13\n22 PFENR2\n68 N\x9f\x03\nC2\n22 PFPGND\nC4\n22 PFC3\n22 PFR8\n0 \x9f\x03\nC23\n0.1 PF\n0.5900.5920.5940.5960.5980.6000.6020.6040.6060.6080.610\n±2.5 ±2.0 ±1.5 ±1.0 ±0.5 0.0 0.5 1.0 1.5 2.0 2.5Output Voltage (V) \nOutput Current (A) C019 Design Example \nVIN = 1.2 V  \nfSW = 600 kHz PWM \nOutput Current (A)Switching Frequency (kHz)\n-2.5-2-1.5-1-0.500.511.522.5 3640645650655660665670675680685690695700\nD001\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\nTypical Applications (continued)\nVIN=1.2 fSW=600kHz\nFigure 36.Switching Frequency vs.LoadFigure 37.Load Regulation\n8.2.2 DDR3 SDRAM Application\nFigure 38.Typical Application Schematic, DDR3\n8.2.2.1 Design Requirements\n•VIN=1.5V\n•VOUT=0.75 V\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS53317A\n1k 10k 100k 1M ±200 ±160 ±120 ±80 ±40 04080120160200\n±40 ±30 ±20 ±10 0102030405060\nPhase (\x83) Magnitude (dB) \nFrequency (Hz) Mag\nPhase\nC016 VIN = 3.3 V         IOUT = 0 A \nVOUT = 1.2 V      fSW = 600 kHz PWM \nfCO = 89.36 kHz \nPhase Margin = 66.54 \x83       \nGain Margin = 15.58 dB \n1k 10k 100k 1M ±200 ±160 ±120 ±80 ±40 04080120160200\n±40 ±30 ±20 ±10 0102030405060\nPhase (\x83) Magnitude (dB) \nFrequency (Hz) Mag\nPhase\nC017 VIN = 3.3 V         IOUT = 6 A \nVOUT = 1.2 V      fSW = 600 kHz PWM \nfCO = 95.05 kHz \nPhase Margin = 65.83 \x83       \nGain Margin = 14.18 dB \nTPS53317A1\n2\n3\n416\n11\n7 10BST\nSW PGND\nVOUTVINEN\nVREF520\nREFINV5IN1918\n6MODE\nGNDC6\n0.1\x03PF\nL1\n0.25 PHPGOOD\nVOUT5-V VIN\nC5\n2.2 µF\nPGND\nPGND\nVIN\n98COMP12131415\nSW\nSW\nSW\nSW17\nC7\n1 PFC1\n22 PFR1\n100 N\x9f\x03\nVIN\nR7\n0 \x9f\x03C22\n1\x03PFAGND\nC21\n2.2 nFC20\n33 pFR6\n3.9 N\x9f\x03R3\n10 \x9f\x03\nR5\n100 N\x9f\x03R4\n150 N\x9f\x03C8\n22 PFC9\n22 PFC10\n22 PFC11\n22 PFC12\n22 PF\nC14\n22 PFC15\n22 PFC16\n22 PFC17\n22 PFC18\n22 PFC13\n22 PFENR2\n47 N\x9f\x03\nC2\n22 PFPGND\nC4\n22 PFC3\n22 PF\nC19\n10 nFR8\n2 \x9f\x03\nC23\n0.1 PF\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\nTypical Applications (continued)\n8.2.3 Non-Tracking Point-of-Load (POL) Application\nFigure 39.Typical Application Schematic, Non-Tracking Point-of-Load (POL)\n8.2.3.1 Design Requirements\n•VIN=3.3V\n•VOUT=1.2V\n8.2.3.2 Application Curves\nFigure 40.Bode PlotNoLoad Figure 41.Bode PlotFullLoad\n24 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nSW PGND\nGND V5IN\nPGOOD\nMODE\nEN\nBST\nThermal PadPGND\nPGND\nVIN\nVINSW\nSW\nSW\nSWVREF\nCOMP\nREFIN\nVOUTVOUT\nVINPGND\nVINPGND\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\n9Power Supply Recommendations\nThis device operates from aninput voltage supply between 0.9Vand6V.This device requires aseparate 5-V\npower supply foranalog circuits andgate drive. Use theproper bypass capacitors forboth theinput supply and\nthe5-Vsupply inorder tofilter noise andtoensure proper device operation.\n10Layout\n10.1 Layout Guidelines\nStable power supply operation depends onproper layout. Follow these guidelines foranoptimized PCB layout.\n•Connect PGND pins tothethermal padunderneath thedevice. Use four vias toconnect thethermal padto\ninternal ground planes.\n•Place VIN, V5IN andVREF decoupling capacitors asclose tothedevice aspossible.\n•Use wide traces fortheVIN, PGND and SWpins. These nodes carry high current and also serve asheat\nsinks.\n•Place feedback andcompensation components asclose tothedevice aspossible.\n•Place COMP andVOUT analog signal traces away from noisy signals (SW, BST).\n•TheGND pinshould connect tothePGND inonly oneplace, through aviaora0-Ωresistor.\n10.2 Layout Example\nFigure 42.TPS53317A Board Layout\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS53317A\nTime (s)Temperature (°C)TS(max)\nTS(min)TLTP\ntS\n25rRAMP(up) rRAMP(down)\nt25PtP\ntL\nTPS53317A\nSLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015 www.ti.com\n10.3 Mounting andThermal Profile Recommendation\nProper mounting technique adequately covers theexposed thermal tabwith solder. Excessive heat during the\nreflow process canaffect electrical performance. Figure 43shows therecommended reflow oven thermal profile.\nProper post-assembly cleaning isalso critical todevice performance. See SLUA271 formore information.\nFigure 43.Recommended Reflow Oven Thermal Profile\nTable 2.Recommended Thermal Profile Parameters\nPARAMETER MIN TYP MAX UNIT\nRAMP UPAND RAMP DOWN\nrRAMP(up) Average ramp-up rate, TS(max) toTP 3 °C/s\nrRAMP(down) Average ramp-down rate, TPtoTS(max) 6 °C/s\nPRE-HEAT\nTS Pre-Heat temperature 150 200 °C\ntS Pre-heat time, TS(min) toTS(max) 60 180 s\nREFLOW\nTL Liquidus temperature 217 °C\nTP Peak temperature 260 °C\ntL Time maintained above liquidus temperature, TL 60 150 s\ntP Time maintained within 5°Cofpeak temperature, TP 20 40 s\nt25P Total time from 25°Ctopeak temperature, TP 480 s\n26 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS53317A\nTPS53317A\nwww.ti.com SLUSC63A –NOVEMBER 2015 –REVISED DECEMBER 2015\n11Device andDocumentation Support\n11.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.2 Trademarks\nD-CAP+, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS53317A\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS53317ARGBR ACTIVE VQFN RGB 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 53317A\nTPS53317ARGBT ACTIVE VQFN RGB 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 53317A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS53317ARGBR VQFN RGB 203000 330.0 12.4 3.84.31.58.012.0 Q1\nTPS53317ARGBT VQFN RGB 20250 180.0 12.4 3.84.31.58.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS53317ARGBR VQFN RGB 203000 552.0 346.0 36.0\nTPS53317ARGBT VQFN RGB 20250 552.0 185.0 36.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS53317ARGBR RGB VQFN 20 3000 381.5 5 2250 0\nTPS53317ARGBT RGB VQFN 20 250 381.5 5 2250 0\nPack Materials-Page 3\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS53317ARGBR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 0.9V to 6.5V
  - V5IN (Analog Supply Voltage): 4.5V to 6.5V
  - Output Voltage (VOUT): Adjustable from 0.45V to 2.0V

- **Current Ratings:**
  - Continuous Output Current: Up to 6A
  - Overcurrent Limit (OCL): 7.6A (positive), -9.3A (negative)

- **Power Consumption:**
  - V5IN Supply Current: 1.1mA to 2mA (depending on switching frequency)
  - VIN Shutdown Current: 0.02µA (typical)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - VQFN (20-pin), dimensions 3.5mm x 4.0mm

- **Special Features:**
  - Integrated MOSFETs
  - D-CAP+ mode for fast transient response
  - Supports DDR memory termination
  - External tracking capability
  - Pre-bias startup and soft discharge
  - Overvoltage, undervoltage, and thermal protection
  - Selectable switching frequency (600 kHz or 1 MHz)
  - Moisture Sensitive Level: MSL Level 2 (260°C, 1 year)

#### Description:
The **TPS53317A** is a synchronous buck regulator designed primarily for DDR memory termination applications. It integrates high-side and low-side MOSFETs, allowing it to deliver a regulated output voltage with both sink and source capabilities. The device operates in D-CAP+ mode, which simplifies design by reducing the number of external components required while providing fast transient response.

#### Typical Applications:
- **DDR Memory Termination:** The TPS53317A is specifically designed to provide power for DDR, DDR2, DDR3, DDR3L, and DDR4 memory modules, ensuring tight voltage regulation and fast transient response.
- **Point-of-Load (POL) Regulation:** It can be used in various low-voltage applications requiring efficient power management, such as powering processors and FPGAs.
- **Low-Voltage Applications:** Suitable for applications that require input voltages from 0.9V to 6V, making it versatile for a range of electronic devices.

This component is ideal for designers looking for a compact, efficient solution for memory termination and other low-voltage power management needs.