Simulator report for arbi
Thu Nov 07 18:19:02 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 107 nodes    ;
; Simulation Coverage         ;      63.11 % ;
; Total Number of Transitions ; 444          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; result.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      63.11 % ;
; Total nodes checked                                 ; 107          ;
; Total output ports checked                          ; 122          ;
; Total output ports with complete 1/0-value coverage ; 77           ;
; Total output ports with no 1/0-value coverage       ; 14           ;
; Total output ports with no 1-value coverage         ; 26           ;
; Total output ports with no 0-value coverage         ; 33           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |result|test_start                                                                                                    ; |result|test_start                                                                                                       ; out              ;
; |result|MSYN                                                                                                          ; |result|MSYN                                                                                                             ; pin_out          ;
; |result|clk                                                                                                           ; |result|clk                                                                                                              ; out              ;
; |result|MAS_ST                                                                                                        ; |result|MAS_ST                                                                                                           ; pin_out          ;
; |result|SSYN                                                                                                          ; |result|SSYN                                                                                                             ; pin_out          ;
; |result|start_read                                                                                                    ; |result|start_read                                                                                                       ; pin_out          ;
; |result|show                                                                                                          ; |result|show                                                                                                             ; pin_out          ;
; |result|end_read                                                                                                      ; |result|end_read                                                                                                         ; pin_out          ;
; |result|inst26                                                                                                        ; |result|inst26                                                                                                           ; out0             ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |result|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |result|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |result|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |result|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |result|delay:inst17|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0              ; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0                 ; out0             ;
; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1              ; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1                 ; out0             ;
; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2              ; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2                 ; out0             ;
; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3              ; |result|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3                 ; out0             ;
; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0              ; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0                 ; out0             ;
; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1              ; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1                 ; out0             ;
; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2              ; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2                 ; out0             ;
; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3              ; |result|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3                 ; out0             ;
; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0              ; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0                 ; out0             ;
; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1              ; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1                 ; out0             ;
; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2              ; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2                 ; out0             ;
; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3              ; |result|delay:inst21|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3                 ; out0             ;
; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0              ; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0                 ; out0             ;
; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1              ; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1                 ; out0             ;
; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2              ; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2                 ; out0             ;
; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3              ; |result|delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3                 ; out0             ;
; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0              ; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0                 ; out0             ;
; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1              ; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~1                 ; out0             ;
; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2              ; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~2                 ; out0             ;
; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3              ; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~3                 ; out0             ;
; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~4              ; |result|delay:inst17|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~4                 ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |result|req1                                                                                                          ; |result|req1                                                                                                             ; out              ;
; |result|lvl2                                                                                                          ; |result|lvl2                                                                                                             ; pin_out          ;
; |result|inst5                                                                                                         ; |result|inst5                                                                                                            ; out0             ;
; |result|req2                                                                                                          ; |result|req2                                                                                                             ; out              ;
; |result|ADDRESS[3]                                                                                                    ; |result|ADDRESS[3]                                                                                                       ; pin_out          ;
; |result|ADDRESS[1]                                                                                                    ; |result|ADDRESS[1]                                                                                                       ; pin_out          ;
; |result|DATA[1]                                                                                                       ; |result|DATA[1]                                                                                                          ; pin_out          ;
; |result|DATA[0]                                                                                                       ; |result|DATA[0]                                                                                                          ; pin_out          ;
; |result|OUTPUT[1]                                                                                                     ; |result|OUTPUT[1]                                                                                                        ; pin_out          ;
; |result|OUTPUT[0]                                                                                                     ; |result|OUTPUT[0]                                                                                                        ; pin_out          ;
; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; out              ;
; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; out              ;
; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; out              ;
; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; out              ;
; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; out              ;
; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; out              ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |result|SHZ_M                                                                                                         ; |result|SHZ_M                                                                                                            ; pin_out          ;
; |result|inst3                                                                                                         ; |result|inst3                                                                                                            ; out0             ;
; |result|lvl1                                                                                                          ; |result|lvl1                                                                                                             ; pin_out          ;
; |result|inst4                                                                                                         ; |result|inst4                                                                                                            ; out0             ;
; |result|req1                                                                                                          ; |result|req1                                                                                                             ; out              ;
; |result|lvl2                                                                                                          ; |result|lvl2                                                                                                             ; pin_out          ;
; |result|inst5                                                                                                         ; |result|inst5                                                                                                            ; out0             ;
; |result|req2                                                                                                          ; |result|req2                                                                                                             ; out              ;
; |result|inst9                                                                                                         ; |result|inst9                                                                                                            ; out0             ;
; |result|inst7                                                                                                         ; |result|inst7                                                                                                            ; out0             ;
; |result|ADDRESS[2]                                                                                                    ; |result|ADDRESS[2]                                                                                                       ; pin_out          ;
; |result|ADDRESS[0]                                                                                                    ; |result|ADDRESS[0]                                                                                                       ; pin_out          ;
; |result|DATA[3]                                                                                                       ; |result|DATA[3]                                                                                                          ; pin_out          ;
; |result|DATA[2]                                                                                                       ; |result|DATA[2]                                                                                                          ; pin_out          ;
; |result|OUTPUT[3]                                                                                                     ; |result|OUTPUT[3]                                                                                                        ; pin_out          ;
; |result|OUTPUT[2]                                                                                                     ; |result|OUTPUT[2]                                                                                                        ; pin_out          ;
; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; out              ;
; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; |result|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; out              ;
; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; out              ;
; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; |result|lpm_bustri3:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; out              ;
; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; out              ;
; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; |result|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; out              ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst19|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst15|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst21|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |result|delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |result|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |result|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 07 18:19:02 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arbi -c arbi
Info: Using vector source file "d:/altera/quartus/LABS/lab_5/result.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of result.vwf called arbi.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      63.11 %
Info: Number of transitions in simulation is 444
Info: Vector file result.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Thu Nov 07 18:19:02 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


