# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001713447,C0,Frontend_Bound,22.55,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.68,
1.001713447,C0,Backend_Bound,38.12,% Slots,,,,5.68,
1.001713447,C0,Backend_Bound.Memory_Bound,28.75,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.68,<==
1.001713447,C1,Frontend_Bound,23.08,% Slots,,,,5.68,
1.001713447,C1,Bad_Speculation,3.53,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.68,
1.001713447,C1,Backend_Bound,50.34,% Slots,,,,5.68,
1.001713447,C1,Frontend_Bound.Frontend_Latency,16.09,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.99,
1.001713447,C1,Backend_Bound.Memory_Bound,40.77,% Slots,,,,5.68,<==
1.001713447,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,6.0,
1.001713447,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.46,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.6,
1.001713447,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,,6.0,
1.001713447,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
1.001713447,C2,Backend_Bound,54.49,% Slots,,,,5.67,
1.001713447,C2,Backend_Bound.Memory_Bound,11.99,% Slots,,,,5.67,
1.001713447,C2,Backend_Bound.Core_Bound,42.50,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.67,
1.001713447,C2-T0,Backend_Bound.Core_Bound.Divider,56.57,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,6.0,<==
1.001713447,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.82,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.6,
1.001713447,C3,Backend_Bound,41.43,% Slots,,,,5.68,
1.001713447,C3,Backend_Bound.Memory_Bound,47.88,% Slots,,,,5.68,
1.001713447,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.93,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
2.020059258,C0,Frontend_Bound,27.48,% Slots,,,,5.9,
2.020059258,C0,Bad_Speculation,4.04,% Slots,,,,5.9,
2.020059258,C0,Backend_Bound,51.62,% Slots,,,,5.9,
2.020059258,C0,Frontend_Bound.Frontend_Latency,31.17,% Slots,,rs_events.empty_end,,5.89,
2.020059258,C0,Backend_Bound.Memory_Bound,70.82,% Slots,,,,5.89,<==
2.020059258,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_Calculated,,br_misp_retired.all_branches,,5.83,
2.020059258,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,,5.89,
2.020059258,C1,Frontend_Bound,26.13,% Slots,,,,5.89,
2.020059258,C1,Backend_Bound,46.87,% Slots,,,,5.89,
2.020059258,C1,Frontend_Bound.Frontend_Latency,29.97,% Slots,,rs_events.empty_end,,5.89,
2.020059258,C1,Backend_Bound.Memory_Bound,38.97,% Slots,,,,5.89,
2.020059258,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.24,% Clocks,,,,5.89,
2.020059258,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,89.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.020059258,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.57,% Clocks,,,,5.89,
2.020059258,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.78,% Clocks_Calculated,,br_misp_retired.all_branches,,5.83,
2.020059258,C2,Backend_Bound,55.13,% Slots,,,,5.89,
2.020059258,C2,Backend_Bound.Core_Bound,45.84,% Slots,,,,5.89,
2.020059258,C2-T0,Backend_Bound.Core_Bound.Divider,59.45,% Clocks,,arith.divider_uops,,5.89,<==
2.020059258,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.09,% Clocks,,,,5.89,
2.020059258,C3,Backend_Bound,32.03,% Slots,,,,5.9,
2.020059258,C3,Backend_Bound.Memory_Bound,32.51,% Slots,,,,5.89,<==
3.075506607,C0,Backend_Bound,61.50,% Slots,,,,6.07,
3.075506607,C0,Retiring,27.19,% Slots,,,,6.07,
3.075506607,C0,Backend_Bound.Memory_Bound,53.20,% Slots,,,,5.68,
3.075506607,C0,Retiring.Microcode_Sequencer,5.88,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.07,
3.075506607,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.97,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.69,
3.075506607,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,67.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
3.075506607,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.77,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,86.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
3.075506607,C1,Backend_Bound,63.04,% Slots,,,,6.07,
3.075506607,C1,Retiring,19.22,% Slots,,,,6.07,
3.075506607,C1,Backend_Bound.Memory_Bound,57.66,% Slots,,,,5.69,
3.075506607,C1,Retiring.Microcode_Sequencer,7.56,% Slots,,idq.ms_uops,,6.07,
3.075506607,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.36,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
3.075506607,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.99,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,65.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
3.075506607,C2,Backend_Bound,48.83,% Slots,,,,6.07,
3.075506607,C2,Retiring,31.08,% Slots,,,,6.07,
3.075506607,C2,Backend_Bound.Memory_Bound,42.75,% Slots,,,,5.68,
3.075506607,C2,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,,6.06,
3.075506607,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.58,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
3.075506607,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.40,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,84.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
3.075506607,C3,Backend_Bound,63.66,% Slots,,,,6.07,
3.075506607,C3,Retiring,22.04,% Slots,,,,6.07,
3.075506607,C3,Backend_Bound.Memory_Bound,52.09,% Slots,,,,5.69,
3.075506607,C3,Backend_Bound.Core_Bound,11.57,% Slots,,,,5.69,
3.075506607,C3,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,,6.07,
3.075506607,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.40,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,72.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
3.075506607,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.09,% Clocks,,idq.ms_switches,,5.69,
3.075506607,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,75.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
4.276410099,C0,Backend_Bound,47.03,% Slots,,,,5.66,
4.276410099,C0,Backend_Bound.Memory_Bound,39.66,% Slots,,,,5.66,
4.276410099,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,57.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,65.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C1,Backend_Bound,51.12,% Slots,,,,5.66,
4.276410099,C1,Retiring,30.67,% Slots,,,,5.66,
4.276410099,C1,Backend_Bound.Memory_Bound,44.32,% Slots,,,,5.66,
4.276410099,C1,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,,5.66,
4.276410099,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.64,% Clocks,,idq.ms_switches,,6.0,
4.276410099,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,58.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.60,% Clocks,,idq.ms_switches,,6.0,
4.276410099,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,67.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C2,Backend_Bound,65.01,% Slots,,,,5.66,
4.276410099,C2,Retiring,23.09,% Slots,,,,5.66,
4.276410099,C2,Backend_Bound.Memory_Bound,56.61,% Slots,,,,5.66,
4.276410099,C2,Retiring.Microcode_Sequencer,6.31,% Slots,,idq.ms_uops,,5.66,
4.276410099,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.34,% Clocks,,idq.ms_switches,,6.0,
4.276410099,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,67.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.69,% Clocks,,idq.ms_switches,,6.0,
4.276410099,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,76.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C3,Backend_Bound,58.51,% Slots,,,,5.66,
4.276410099,C3,Retiring,26.11,% Slots,,,,5.66,
4.276410099,C3,Backend_Bound.Memory_Bound,52.56,% Slots,,,,5.66,
4.276410099,C3,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,,5.66,
4.276410099,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.56,% Clocks,,idq.ms_switches,,5.99,
4.276410099,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,63.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
4.276410099,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.15,% Clocks,,idq.ms_switches,,5.99,
4.276410099,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,69.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
5.643501294,C0,Backend_Bound,35.21,% Slots,,,,5.98,
5.643501294,C0,Backend_Bound.Memory_Bound,30.37,% Slots,,,,5.85,
5.643501294,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,36.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,46.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C1,Backend_Bound,34.97,% Slots,,,,5.98,
5.643501294,C1,Backend_Bound.Memory_Bound,26.77,% Slots,,,,5.85,
5.643501294,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,36.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,47.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C2,Backend_Bound,34.78,% Slots,,,,5.98,
5.643501294,C2,Backend_Bound.Memory_Bound,27.24,% Slots,,,,5.85,
5.643501294,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,34.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,45.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C3,Backend_Bound,34.15,% Slots,,,,5.98,
5.643501294,C3,Backend_Bound.Memory_Bound,25.48,% Slots,,,,5.85,
5.643501294,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.643501294,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,47.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
6.910907883,C0,Backend_Bound,37.73,% Slots,,,,5.85,
6.910907883,C0,Backend_Bound.Memory_Bound,27.73,% Slots,,,,5.85,
6.910907883,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,39.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,47.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C1,Backend_Bound,35.91,% Slots,,,,5.85,
6.910907883,C1,Backend_Bound.Memory_Bound,26.95,% Slots,,,,5.85,
6.910907883,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,38.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,51.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C2,Backend_Bound,36.62,% Slots,,,,5.85,
6.910907883,C2,Backend_Bound.Memory_Bound,28.79,% Slots,,,,5.85,
6.910907883,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,36.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,50.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C3,Backend_Bound,35.06,% Slots,,,,5.85,
6.910907883,C3,Backend_Bound.Memory_Bound,27.00,% Slots,,,,5.85,
6.910907883,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
6.910907883,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,48.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
8.002959022,C0,Frontend_Bound,28.16,% Slots,,,,5.86,
8.002959022,C0,Bad_Speculation,5.79,% Slots,,,,5.86,
8.002959022,C0,Backend_Bound,39.47,% Slots,,,,5.86,
8.002959022,C0,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,,5.85,
8.002959022,C0,Backend_Bound.Memory_Bound,36.60,% Slots,,,,5.85,
8.002959022,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,,5.86,
8.002959022,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.85,
8.002959022,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,75.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
8.002959022,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.59,% Clocks,,,,5.86,
8.002959022,C1,Frontend_Bound,22.34,% Slots,,,,5.85,
8.002959022,C1,Backend_Bound,43.53,% Slots,,,,5.85,
8.002959022,C1,Retiring,32.58,% Slots,,,,5.85,
8.002959022,C1,Backend_Bound.Memory_Bound,41.78,% Slots,,,,5.85,
8.002959022,C1,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,,5.87,
8.002959022,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,,5.86,
8.002959022,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,51.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
8.002959022,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.07,% Clocks,,idq.ms_switches,,5.86,
8.002959022,C2,Backend_Bound,41.50,% Slots,,,,5.86,
8.002959022,C2,Backend_Bound.Memory_Bound,60.94,% Slots,,,,5.85,<==
8.002959022,C3,Backend_Bound,41.21,% Slots,,,,5.86,
8.002959022,C3,Backend_Bound.Memory_Bound,53.48,% Slots,,,,5.85,<==
8.002959022,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,51.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
9.067481262,C0,Backend_Bound,30.98,% Slots,,,,6.02,
9.067481262,C0,Backend_Bound.Memory_Bound,30.15,% Slots,,,,6.01,
9.067481262,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,61.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
9.067481262,C1,Frontend_Bound,28.24,% Slots,,,,6.02,
9.067481262,C1,Bad_Speculation,7.74,% Slots,,,,6.02,
9.067481262,C1,Backend_Bound,34.92,% Slots,,,,6.02,
9.067481262,C1,Frontend_Bound.Frontend_Latency,25.60,% Slots,,rs_events.empty_end,,6.01,
9.067481262,C1,Backend_Bound.Memory_Bound,29.04,% Slots,,,,6.01,<==
9.067481262,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,,5.82,
9.067481262,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_Calculated,,br_misp_retired.all_branches,,6.01,
9.067481262,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,,5.82,
9.067481262,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.22,% Clocks_Calculated,,br_misp_retired.all_branches,,6.01,
9.067481262,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.77,% Clocks,,idq.ms_switches,,5.84,
9.067481262,C2,Backend_Bound,41.66,% Slots,,,,6.02,
9.067481262,C2,Backend_Bound.Memory_Bound,35.43,% Slots,,,,6.0,
9.067481262,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,59.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
9.067481262,C3,Frontend_Bound,31.50,% Slots,,,,6.02,
9.067481262,C3,Backend_Bound,33.66,% Slots,,,,6.02,
9.067481262,C3,Frontend_Bound.Frontend_Latency,30.77,% Slots,,rs_events.empty_end,,6.01,
9.067481262,C3,Backend_Bound.Memory_Bound,34.43,% Slots,,,,6.0,<==
10.139759967,C0,Backend_Bound,33.01,% Slots,,,,5.97,
10.139759967,C0,Backend_Bound.Memory_Bound,26.06,% Slots,,,,5.59,
10.139759967,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,46.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
10.139759967,C1,Frontend_Bound,20.71,% Slots,,,,5.97,
10.139759967,C1,Bad_Speculation,3.31,% Slots,,,,5.97,
10.139759967,C1,Backend_Bound,39.82,% Slots,,,,5.97,
10.139759967,C1,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,,5.97,
10.139759967,C1,Backend_Bound.Memory_Bound,35.88,% Slots,,,,5.59,<==
10.139759967,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,,5.77,
10.139759967,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.30,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
10.139759967,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,,5.77,
10.139759967,C2,Frontend_Bound,23.77,% Slots,,,,5.97,
10.139759967,C2,Backend_Bound,58.74,% Slots,,,,5.97,
10.139759967,C2,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,,5.97,
10.139759967,C2,Backend_Bound.Memory_Bound,42.29,% Slots,,,,5.59,<==
10.139759967,C2,Backend_Bound.Core_Bound,16.45,% Slots,,,,5.59,
10.139759967,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,,5.78,
10.139759967,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.96,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,5.97,
10.139759967,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.51,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
10.139759967,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,20.60,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.97,<==
10.139759967,C3,Backend_Bound,38.79,% Slots,,,,5.97,
10.139759967,C3,Backend_Bound.Memory_Bound,42.00,% Slots,,,,5.6,
10.139759967,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,57.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
11.218029411,C0,Backend_Bound,27.48,% Slots,,,,5.6,
11.218029411,C0,Backend_Bound.Memory_Bound,24.11,% Slots,,,,5.6,<==
11.218029411,C1,Frontend_Bound,29.30,% Slots,,,,5.6,
11.218029411,C1,Bad_Speculation,4.12,% Slots,,,,5.6,
11.218029411,C1,Backend_Bound,54.41,% Slots,,,,5.6,
11.218029411,C1,Frontend_Bound.Frontend_Latency,36.28,% Slots,,rs_events.empty_end,,5.57,
11.218029411,C1,Backend_Bound.Memory_Bound,95.39,% Slots,,,,5.6,<==
11.218029411,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,,5.93,
11.218029411,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.75,% Clocks_Calculated,,br_misp_retired.all_branches,,5.57,
11.218029411,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,,5.93,
11.218029411,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_Calculated,,br_misp_retired.all_branches,,5.57,
11.218029411,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,,5.93,
11.218029411,C2,Frontend_Bound,36.26,% Slots,,,,5.6,
11.218029411,C2,Backend_Bound,37.92,% Slots,,,,5.6,
11.218029411,C2,Frontend_Bound.Frontend_Latency,27.16,% Slots,,rs_events.empty_end,,5.57,
11.218029411,C2,Backend_Bound.Memory_Bound,36.51,% Slots,,,,5.6,<==
11.218029411,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,,5.93,
11.218029411,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.60,% Clocks,,,,5.93,
11.218029411,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.75,% Clocks_Calculated,,br_misp_retired.all_branches,,5.57,
11.218029411,C3,Backend_Bound,36.06,% Slots,,,,5.6,
11.218029411,C3,Backend_Bound.Memory_Bound,38.58,% Slots,,,,5.6,
11.218029411,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,69.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.94,<==
12.282973648,C0,Frontend_Bound,28.12,% Slots,,,,5.96,
12.282973648,C0,Backend_Bound,38.83,% Slots,,,,5.96,
12.282973648,C0,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,,6.01,
12.282973648,C0,Backend_Bound.Memory_Bound,36.14,% Slots,,,,5.96,<==
12.282973648,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,,6.01,
12.282973648,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,,6.01,
12.282973648,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
12.282973648,C1,Frontend_Bound,24.94,% Slots,,,,5.96,
12.282973648,C1,Backend_Bound,38.61,% Slots,,,,5.95,
12.282973648,C1,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,,6.01,
12.282973648,C1,Backend_Bound.Memory_Bound,34.00,% Slots,,,,5.95,<==
12.282973648,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,,6.01,
12.282973648,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.20,% Clocks,,,,6.01,
12.282973648,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.25,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
12.282973648,C2,Frontend_Bound,25.41,% Slots,,,,5.96,
12.282973648,C2,Bad_Speculation,8.68,% Slots,,,,5.95,
12.282973648,C2,Backend_Bound,33.95,% Slots,,,,5.95,
12.282973648,C2,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,,6.01,
12.282973648,C2,Backend_Bound.Memory_Bound,46.13,% Slots,,,,5.95,
12.282973648,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
12.282973648,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,92.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
12.282973648,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.91,% Clocks,,,,6.01,
12.282973648,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
12.282973648,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,26.28,% Stalls,,mem_uops_retired.all_stores:pp,,6.02,<==
12.282973648,C3,Frontend_Bound,27.75,% Slots,,,,5.96,
12.282973648,C3,Backend_Bound,39.71,% Slots,,,,5.95,
12.282973648,C3,Backend_Bound.Memory_Bound,52.95,% Slots,,,,5.95,
12.282973648,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,103.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
13.3334285,C0,Backend_Bound,37.68,% Slots,,,,6.09,
13.3334285,C0,Backend_Bound.Memory_Bound,35.94,% Slots,,,,5.71,<==
13.3334285,C1,Backend_Bound,40.90,% Slots,,,,6.09,
13.3334285,C1,Backend_Bound.Memory_Bound,42.69,% Slots,,,,5.71,
13.3334285,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,59.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.91,<==
13.3334285,C2,Frontend_Bound,24.21,% Slots,,,,6.09,
13.3334285,C2,Backend_Bound,54.13,% Slots,,,,6.09,
13.3334285,C2,Backend_Bound.Memory_Bound,36.43,% Slots,,,,5.71,<==
13.3334285,C2,Backend_Bound.Core_Bound,17.70,% Slots,,,,5.71,
13.3334285,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.67,% Clocks,,,,6.08,
13.3334285,C3,Backend_Bound,40.90,% Slots,,,,6.09,
13.3334285,C3,Backend_Bound.Memory_Bound,31.33,% Slots,,,,5.7,<==
14.388562534,C0,Backend_Bound,38.32,% Slots,,,,5.68,
14.388562534,C0,Backend_Bound.Memory_Bound,40.16,% Slots,,,,5.68,
14.388562534,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
14.388562534,C1,Backend_Bound,35.52,% Slots,,,,5.69,
14.388562534,C1,Backend_Bound.Memory_Bound,25.52,% Slots,,,,5.69,
14.388562534,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,49.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
14.388562534,C2,Frontend_Bound,31.23,% Slots,,,,5.69,
14.388562534,C2,Bad_Speculation,4.05,% Slots,,,,5.69,
14.388562534,C2,Backend_Bound,49.07,% Slots,,,,5.69,
14.388562534,C2,Frontend_Bound.Frontend_Latency,42.52,% Slots,,rs_events.empty_end,,5.68,
14.388562534,C2,Backend_Bound.Memory_Bound,37.95,% Slots,,,,5.69,<==
14.388562534,C2,Backend_Bound.Core_Bound,11.12,% Slots,,,,5.69,
14.388562534,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,39.34,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
14.388562534,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,,6.07,
14.388562534,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.93,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
14.388562534,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,63.85,% Clocks,,,,5.68,
14.388562534,C3,Frontend_Bound,34.30,% Slots,,,,5.69,
14.388562534,C3,Bad_Speculation,5.45,% Slots,,,,5.69,
14.388562534,C3,Backend_Bound,49.97,% Slots,,,,5.69,
14.388562534,C3,Frontend_Bound.Frontend_Latency,36.66,% Slots,,rs_events.empty_end,,5.68,
14.388562534,C3,Backend_Bound.Memory_Bound,30.32,% Slots,,,,5.69,
14.388562534,C3,Backend_Bound.Core_Bound,19.66,% Slots,,,,5.69,
14.388562534,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,,6.07,
14.388562534,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
14.388562534,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
14.388562534,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.59,% Clocks,,,,5.68,
14.388562534,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.22,% Clocks,,,,6.07,
14.388562534,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.94,% Clocks,,itlb_misses.walk_completed,,6.08,
14.388562534,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
14.388562534,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.44,% Clocks,,idq.ms_switches,,6.07,
14.388562534,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,37.16,% Clocks,,,,5.68,
15.439897925,C0,Frontend_Bound,29.08,% Slots,,,,6.1,
15.439897925,C0,Backend_Bound,36.40,% Slots,,,,6.1,
15.439897925,C0,Backend_Bound.Memory_Bound,41.58,% Slots,,,,5.7,
15.439897925,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,67.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
15.439897925,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,25.07,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
15.439897925,C1,Backend_Bound,37.78,% Slots,,,,6.09,
15.439897925,C1,Backend_Bound.Memory_Bound,27.05,% Slots,,,,5.7,<==
15.439897925,C1,Backend_Bound.Core_Bound,10.73,% Slots,,,,5.7,
15.439897925,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,,5.92,
15.439897925,C2,Frontend_Bound,28.82,% Slots,,,,6.09,
15.439897925,C2,Backend_Bound,47.44,% Slots,,,,6.09,
15.439897925,C2,Retiring,31.14,% Slots,,,,6.09,
15.439897925,C2,Frontend_Bound.Frontend_Latency,33.43,% Slots,,rs_events.empty_end,,5.92,
15.439897925,C2,Backend_Bound.Memory_Bound,44.47,% Slots,,,,5.7,
15.439897925,C2,Retiring.Microcode_Sequencer,2.34,% Slots,,idq.ms_uops,,5.7,
15.439897925,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,,5.71,
15.439897925,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.32,% Clocks,,idq.ms_switches,,5.71,
15.439897925,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,88.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
15.439897925,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,,5.71,
15.439897925,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.93,
15.439897925,C3,Frontend_Bound,21.25,% Slots,,,,6.09,
15.439897925,C3,Bad_Speculation,4.65,% Slots,,,,6.09,
15.439897925,C3,Backend_Bound,29.84,% Slots,,,,6.09,
15.439897925,C3,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,,5.92,
15.439897925,C3,Backend_Bound.Memory_Bound,35.31,% Slots,,,,5.7,
15.439897925,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.92,
15.439897925,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,49.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
15.439897925,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.77,% Clocks,,,,5.7,
15.439897925,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_Calculated,,br_misp_retired.all_branches,,5.92,
16.498939414,C0,Frontend_Bound,30.81,% Slots,,,,5.67,
16.498939414,C0,Backend_Bound,41.90,% Slots,,,,5.67,
16.498939414,C0,Frontend_Bound.Frontend_Latency,27.16,% Slots,,rs_events.empty_end,,5.82,
16.498939414,C0,Backend_Bound.Memory_Bound,59.91,% Slots,,,,5.67,<==
16.498939414,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,,6.05,
16.498939414,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,,6.05,
16.498939414,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,100.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
16.498939414,C1,Frontend_Bound,33.96,% Slots,,,,5.67,
16.498939414,C1,Bad_Speculation,7.82,% Slots,,,,5.67,
16.498939414,C1,Backend_Bound,36.84,% Slots,,,,5.67,
16.498939414,C1,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,,5.82,
16.498939414,C1,Backend_Bound.Memory_Bound,66.89,% Slots,,,,5.67,
16.498939414,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,,6.05,
16.498939414,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.50,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
16.498939414,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,68.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
16.498939414,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.60,% Clocks,,,,6.05,
16.498939414,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.36,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
16.498939414,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,,6.05,
16.498939414,C2,Backend_Bound,49.85,% Slots,,,,5.67,
16.498939414,C2,Retiring,26.53,% Slots,,,,5.67,
16.498939414,C2,Backend_Bound.Memory_Bound,42.62,% Slots,,,,5.67,
16.498939414,C2,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,,6.05,
16.498939414,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.80,% Clocks,,idq.ms_switches,,6.05,
16.498939414,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,44.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
16.498939414,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.44,% Stalls,,mem_uops_retired.all_stores:pp,,6.05,
16.498939414,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.96,% Clocks,,idq.ms_switches,,6.05,
16.498939414,C3,Backend_Bound,34.49,% Slots,,,,5.68,
16.498939414,C3,Backend_Bound.Memory_Bound,30.10,% Slots,,,,5.68,<==
17.559520928,C0,Frontend_Bound,23.88,% Slots,,,,6.04,
17.559520928,C0,Backend_Bound,42.32,% Slots,,,,6.04,
17.559520928,C0,Backend_Bound.Memory_Bound,33.12,% Slots,,,,5.66,
17.559520928,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,59.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
17.559520928,C1,Frontend_Bound,23.67,% Slots,,,,6.04,
17.559520928,C1,Bad_Speculation,3.51,% Slots,,,,6.04,
17.559520928,C1,Backend_Bound,47.00,% Slots,,,,6.04,
17.559520928,C1,Retiring,13.82,% Slots,,,,6.04,
17.559520928,C1,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,,6.04,
17.559520928,C1,Backend_Bound.Memory_Bound,28.48,% Slots,,,,5.66,
17.559520928,C1,Backend_Bound.Core_Bound,18.52,% Slots,,,,5.66,
17.559520928,C1,Retiring.Microcode_Sequencer,3.49,% Slots,,idq.ms_uops,,6.04,
17.559520928,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,,5.66,
17.559520928,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
17.559520928,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.36,% Clocks,,idq.ms_switches,,5.66,
17.559520928,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,53.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
17.559520928,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.78,% Clocks,,,,5.66,
17.559520928,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
17.559520928,C2,Backend_Bound,41.27,% Slots,,,,6.05,
17.559520928,C2,Backend_Bound.Memory_Bound,31.52,% Slots,,,,5.65,<==
17.559520928,C3,Backend_Bound,36.37,% Slots,,,,6.04,
17.559520928,C3,Backend_Bound.Memory_Bound,31.39,% Slots,,,,5.65,
17.559520928,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,69.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
18.615933567,C0,Backend_Bound,49.66,% Slots,,,,5.68,
18.615933567,C0,Backend_Bound.Memory_Bound,56.59,% Slots,,,,5.68,
18.615933567,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,91.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
18.615933567,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,31.00,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
18.615933567,C1,Frontend_Bound,24.11,% Slots,,,,5.68,
18.615933567,C1,Backend_Bound,26.60,% Slots,,,,5.68,
18.615933567,C1,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,,5.67,
18.615933567,C1,Backend_Bound.Memory_Bound,20.19,% Slots,,,,5.68,<==
18.615933567,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,,6.06,
18.615933567,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.01,% Clocks,,,,6.06,
18.615933567,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
18.615933567,C2,Backend_Bound,37.32,% Slots,,,,5.67,
18.615933567,C2,Backend_Bound.Memory_Bound,45.16,% Slots,,,,5.67,
18.615933567,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
18.615933567,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,21.31,% Stalls,,mem_uops_retired.all_stores:pp,,6.07,<==
18.615933567,C3,Frontend_Bound,21.11,% Slots,,,,5.68,
18.615933567,C3,Bad_Speculation,10.62,% Slots,,,,5.68,
18.615933567,C3,Backend_Bound,33.15,% Slots,,,,5.68,
18.615933567,C3,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,,5.68,
18.615933567,C3,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,,5.68,
18.615933567,C3,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,This metric represents slots fraction the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,,5.68,
18.615933567,C3,Backend_Bound.Memory_Bound,37.85,% Slots,,,,5.68,
18.615933567,C3,Frontend_Bound.Frontend_Bandwidth.MITE,25.36,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,6.05,
18.615933567,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,,6.06,
18.615933567,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
18.615933567,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,99.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
18.615933567,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.97,% Clocks,,,,6.06,
18.615933567,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,2.67,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
19.381255574,C0,Backend_Bound,36.19,% Slots,,,,6.25,
19.381255574,C0,Backend_Bound.Memory_Bound,30.51,% Slots,,,,5.74,
19.381255574,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,101.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
19.381255574,C1,Frontend_Bound,30.22,% Slots,,,,6.24,
19.381255574,C1,Bad_Speculation,4.77,% Slots,,,,6.24,
19.381255574,C1,Backend_Bound,38.15,% Slots,,,,6.24,
19.381255574,C1,Frontend_Bound.Frontend_Latency,60.61,% Slots,,rs_events.empty_end,,5.74,
19.381255574,C1,Backend_Bound.Memory_Bound,45.14,% Slots,,,,5.74,<==
19.381255574,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.89,% Clocks,,,,5.76,
19.381255574,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.56,% Clocks_Calculated,,br_misp_retired.all_branches,,5.74,
19.381255574,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,,5.76,
19.381255574,C2,Frontend_Bound,31.04,% Slots,,,,6.24,
19.381255574,C2,Bad_Speculation,4.64,% Slots,,,,6.24,
19.381255574,C2,Backend_Bound,43.67,% Slots,,,,6.24,
19.381255574,C2,Frontend_Bound.Frontend_Latency,31.60,% Slots,,rs_events.empty_end,,5.75,
19.381255574,C2,Backend_Bound.Memory_Bound,35.26,% Slots,,,,5.74,
19.381255574,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.35,% Clocks,,,,5.75,
19.381255574,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.75,
19.381255574,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,64.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
19.381255574,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,,5.76,
19.381255574,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,,5.76,
19.381255574,C3,Frontend_Bound,27.54,% Slots,,,,6.24,<==
19.381255574,C3,Backend_Bound,25.15,% Slots,,,,6.24,
19.381255574,C3,Frontend_Bound.Frontend_Latency,15.15,% Slots,,rs_events.empty_end,,5.75,
19.381255574,C3,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,,5.75,
19.381255574,C3,Backend_Bound.Memory_Bound,20.90,% Slots,,,,5.74,
19.381255574,C3,Frontend_Bound.Frontend_Bandwidth.MITE,30.14,% CoreClocks,,,,5.75,
19.381255574,C3-T0,Frontend_Bound.Frontend_Latency.DSB_Switches,5.34,% Clocks,This metric represents cycles fraction the CPU was stalled due to switches from DSB to MITE pipelines...,,,5.75,
19.381255574,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,25.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,
19.381255574,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,,5.75,
