5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd timescale2.8.vcd -o timescale2.8.cdd -v timescale2.8.v -y lib -D DUMP
3 0 $root "$root" NA 0 0 1000
3 0 main "main" timescale2.8.v 11 24 100
3 0 ts_module "main.tsm" lib/ts_module.v 3 15 1000
2 1 7 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 5 870004 1 0 0 0 1 17 0 1 1 0 0
4 1 1 0 0
3 1 ts_module.$u1 "main.tsm.$u1" lib/ts_module.v 0 13 1000
2 2 8 50008 1 0 21004 0 0 1 16 0 0
2 3 8 10001 0 1 1410 0 0 1 1 a
2 4 8 10008 1 37 16 2 3
2 5 9 20002 1 0 1008 0 0 32 48 1 0
2 6 9 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 10 50008 1 0 21008 0 0 1 16 1 0
2 8 10 10001 0 1 1410 0 0 1 1 a
2 9 10 10008 1 37 1a 7 8
2 10 11 20002 1 0 1008 0 0 32 48 1 0
2 11 11 10002 1 2c 9002 10 0 32 18 0 ffffffff 0 0 0 0
2 12 12 50008 0 0 21010 0 0 1 16 0 0
2 13 12 10001 0 1 1410 0 0 1 1 a
2 14 12 10008 0 37 32 12 13
4 14 0 0 0
4 11 0 14 0
4 9 0 11 11
4 6 0 9 0
4 4 11 6 6
3 1 main.$u0 "main.$u0" timescale2.8.v 0 22 100
