 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 01:28:22 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/QN (DFFR_X2)                            0.4121     0.4121 f
  U1063/ZN (INV_X8)                                     0.1780     0.5901 r
  U1128/ZN (XNOR2_X2)                                   0.3206     0.9106 r
  U723/ZN (XNOR2_X2)                                    0.3183     1.2289 r
  U651/ZN (XNOR2_X2)                                    0.3158     1.5448 r
  U650/ZN (NAND3_X2)                                    0.1431     1.6879 f
  U1136/ZN (NAND3_X2)                                   0.1217     1.8096 r
  U1141/ZN (NAND2_X2)                                   0.0779     1.8875 f
  U1142/ZN (INV_X4)                                     0.0576     1.9450 r
  U1144/ZN (AOI21_X2)                                   0.0518     1.9968 f
  dut_sram_write_data_reg[13]/D (DFF_X2)                0.0000     1.9968 f
  data arrival time                                                1.9968

  clock clk (rise edge)                                 2.1100     2.1100
  clock network delay (ideal)                           0.0000     2.1100
  clock uncertainty                                    -0.0500     2.0600
  dut_sram_write_data_reg[13]/CK (DFF_X2)               0.0000     2.0600 r
  library setup time                                   -0.3138     1.7462
  data required time                                               1.7462
  --------------------------------------------------------------------------
  data required time                                               1.7462
  data arrival time                                               -1.9968
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2506


1
