{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648382400155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648382400160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 13:59:57 2022 " "Processing started: Sun Mar 27 13:59:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648382400160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648382400160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off Eslam_First_Fpga -c Eslam_First_Fpga --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off Eslam_First_Fpga -c Eslam_First_Fpga --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648382400160 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1648382408135 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1648382408135 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382408135 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "soc_system_hps_0_hps_io_border:border " "Using synthesis netlist for partition \"soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382408761 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382409184 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1648382409571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "33 0 2 0 0 " "Adding 33 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648382409885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382409885 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1648382410820 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1648382410820 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance vga_pll:vga_pll_inst\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1648382410839 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1648382410839 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_DATA_in " "No output dependent on input pin \"ADC1_DATA_in\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|ADC1_DATA_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_UART_RX " "No output dependent on input pin \"BT_UART_RX\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|BT_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_CTS " "No output dependent on input pin \"WIFI_UART0_CTS\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|WIFI_UART0_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_RX " "No output dependent on input pin \"WIFI_UART0_RX\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|WIFI_UART0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART1_RX " "No output dependent on input pin \"WIFI_UART1_RX\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|WIFI_UART1_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC0_DATA_in " "No output dependent on input pin \"ADC0_DATA_in\"" {  } { { "Eslam_First_Fpga_HDL.v" "" { Text "D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/Eslam_First_Fpga_HDL.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648382411156 "|Eslam_First_Fpga_HDL|ADC0_DATA_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1648382411156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17242 " "Implemented 17242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "104 " "Implemented 104 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15711 " "Implemented 15711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_RAMS" "635 " "Implemented 635 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1648382411199 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1648382411199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1648382411199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 15 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648382412007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:00:12 2022 " "Processing ended: Sun Mar 27 14:00:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648382412007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648382412007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648382412007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648382412007 ""}
