###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:44:35 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.569
  Slack Time                    1.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.619 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.404 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.117 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.810 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.536 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.097 | 0.207 |   1.289 |   -0.330 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.073 | 0.279 |   1.568 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [1] ^ |         | 0.073 | 0.000 |   1.569 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.592
  Slack Time                    1.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.642 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.428 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.141 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.833 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.560 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.102 | 0.211 |   1.294 |   -0.348 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.101 | 0.297 |   1.591 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [1] ^ |         | 0.101 | 0.001 |   1.592 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.594
  Slack Time                    1.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.644 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.429 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.143 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.835 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.562 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.097 | 0.207 |   1.289 |   -0.355 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.108 | 0.305 |   1.593 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [3] ^ |         | 0.108 | 0.000 |   1.594 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.601
  Slack Time                    1.651
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.651 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.436 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.202 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -0.960 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.104 | 0.150 |   0.841 |   -0.810 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.230 |   1.071 |   -0.580 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.222 |   1.293 |   -0.358 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1]   | CLK ^ -> Q ^                  | DFFSR   | 0.109 | 0.307 |   1.600 |   -0.051 | 
     |                                                    | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.109 | 0.001 |   1.601 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.602
  Slack Time                    1.652
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.652 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.437 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.150 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.843 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.569 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.097 | 0.207 |   1.289 |   -0.363 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.119 | 0.312 |   1.601 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [2] ^ |         | 0.119 | 0.000 |   1.602 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.603
  Slack Time                    1.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.653 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.438 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.152 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.872 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.603 | 
     | FECTS_clks_clk___L5_I41                          | A ^ -> Y ^                    | CLKBUF1 | 0.110 | 0.250 |   1.300 |   -0.353 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.105 | 0.302 |   1.602 |   -0.051 | 
     |                                                  | \memif_pcfifo0.f0_raddr [0] ^ |         | 0.105 | 0.001 |   1.603 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.604
  Slack Time                    1.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.440 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.205 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -0.963 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.104 | 0.150 |   0.841 |   -0.813 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.230 |   1.071 |   -0.583 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.222 |   1.293 |   -0.361 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[3]   | CLK ^ -> Q ^                  | DFFSR   | 0.115 | 0.310 |   1.603 |   -0.051 | 
     |                                                    | \memif_pcfifo2.f0_waddr [3] ^ |         | 0.115 | 0.001 |   1.604 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.608
  Slack Time                    1.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.444 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.157 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.849 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.245 |   1.054 |   -0.604 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.144 | 0.248 |   1.302 |   -0.356 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.101 | 0.306 |   1.608 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.101 | 0.001 |   1.608 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.611
  Slack Time                    1.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.661 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.446 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.212 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -0.970 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.104 | 0.150 |   0.841 |   -0.820 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.230 |   1.071 |   -0.590 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.222 |   1.293 |   -0.368 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[5]   | CLK ^ -> Q ^                  | DFFSR   | 0.123 | 0.317 |   1.610 |   -0.050 | 
     |                                                    | \memif_pcfifo2.f0_waddr [5] ^ |         | 0.123 | 0.000 |   1.611 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.614
  Slack Time                    1.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.450 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.163 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.883 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.614 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.359 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.104 | 0.308 |   1.613 |   -0.051 | 
     |                                              | \memif_pdfifo0.f0_raddr [1] ^ |         | 0.104 | 0.001 |   1.614 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.615
  Slack Time                    1.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.665 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.451 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.164 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.884 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.302 |   1.083 |   -0.582 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^                    | CLKBUF1 | 0.105 | 0.240 |   1.323 |   -0.342 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.094 | 0.291 |   1.614 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [1] ^ |         | 0.094 | 0.001 |   1.615 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.617
  Slack Time                    1.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.667 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.452 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.165 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.858 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.245 |   1.054 |   -0.613 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.144 | 0.248 |   1.302 |   -0.365 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.109 | 0.314 |   1.616 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [0] ^ |         | 0.109 | 0.001 |   1.617 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.619
  Slack Time                    1.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.454 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.220 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -0.978 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.762 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.546 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.222 |   1.345 |   -0.324 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[1]             | CLK ^ -> Q ^                | DFFSR   | 0.060 | 0.274 |   1.619 |   -0.050 | 
     |                                                   | \memif_crcf1.f0_raddr [1] ^ |         | 0.060 | 0.000 |   1.619 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.621
  Slack Time                    1.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.456 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.169 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.889 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.621 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.365 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.101 | 0.315 |   1.620 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [3] ^ |         | 0.101 | 0.000 |   1.621 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.622
  Slack Time                    1.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.457 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.170 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.890 | 
     | FECTS_clks_clk___L4_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.285 |   1.067 |   -0.605 | 
     | FECTS_clks_clk___L5_I34                          | A ^ -> Y ^                    | CLKBUF1 | 0.148 | 0.252 |   1.318 |   -0.353 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.087 | 0.303 |   1.621 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [3] ^ |         | 0.087 | 0.000 |   1.622 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.623
  Slack Time                    1.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.673 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.458 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.171 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.864 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.590 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.097 | 0.207 |   1.289 |   -0.384 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.151 | 0.333 |   1.622 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [3] ^ |         | 0.151 | 0.001 |   1.623 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.623
  Slack Time                    1.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.673 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.459 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.172 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.892 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.623 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.368 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.112 | 0.318 |   1.623 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [5] ^ |         | 0.112 | 0.000 |   1.623 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.625
  Slack Time                    1.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.675 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.461 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.174 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.866 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.245 |   1.054 |   -0.621 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.144 | 0.248 |   1.302 |   -0.373 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.123 | 0.323 |   1.625 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.123 | 0.000 |   1.625 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.625
  Slack Time                    1.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.675 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.461 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.174 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.867 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.245 |   1.054 |   -0.621 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.144 | 0.248 |   1.302 |   -0.373 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.126 | 0.323 |   1.625 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_raddr [5] ^ |         | 0.126 | 0.000 |   1.625 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.626
  Slack Time                    1.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.462 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.175 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.895 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.302 |   1.083 |   -0.593 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^                    | CLKBUF1 | 0.105 | 0.240 |   1.323 |   -0.353 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.111 | 0.302 |   1.625 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [3] ^ |         | 0.111 | 0.001 |   1.626 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.630
  Slack Time                    1.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.680 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.465 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.178 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.898 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.630 | 
     | FECTS_clks_clk___L5_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.374 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.324 |   1.629 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.630 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.630
  Slack Time                    1.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.680 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.465 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.231 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -0.989 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.773 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.557 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.222 |   1.345 |   -0.335 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[1]             | CLK ^ -> Q ^                | DFFSR   | 0.076 | 0.284 |   1.629 |   -0.050 | 
     |                                                   | \memif_crcf0.f0_raddr [1] ^ |         | 0.076 | 0.000 |   1.630 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [0]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.631
  Slack Time                    1.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.466 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.179 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.872 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.598 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.097 | 0.207 |   1.289 |   -0.392 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[0] | CLK ^ -> Q ^                | DFFSR   | 0.161 | 0.341 |   1.630 |   -0.051 | 
     |                                       | \memif_crcf1.f0_waddr [0] ^ |         | 0.161 | 0.001 |   1.631 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.632
  Slack Time                    1.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.682 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.467 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.180 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.900 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.632 | 
     | FECTS_clks_clk___L5_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.376 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.128 | 0.325 |   1.631 |   -0.051 | 
     |                                                  | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.128 | 0.001 |   1.632 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [0]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.633
  Slack Time                    1.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.468 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.181 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.874 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.600 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.102 | 0.211 |   1.294 |   -0.389 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[0] | CLK ^ -> Q ^                | DFFSR   | 0.159 | 0.338 |   1.632 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [0] ^ |         | 0.159 | 0.001 |   1.633 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.635
  Slack Time                    1.685
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.685 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.470 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -1.240 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.938 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.103 | 0.145 |   0.892 |   -0.793 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7667__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.205 |   1.097 |   -0.588 | 
     | \tx_core/axi_master /net7667__L2_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.240 |   1.337 |   -0.348 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0]   | CLK ^ -> Q ^                  | DFFSR   | 0.071 | 0.297 |   1.635 |   -0.050 | 
     |                                                    | \memif_pcfifo0.f0_waddr [0] ^ |         | 0.071 | 0.000 |   1.635 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.636
  Slack Time                    1.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.686 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.471 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.184 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.904 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.302 |   1.083 |   -0.603 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^                    | CLKBUF1 | 0.105 | 0.240 |   1.323 |   -0.362 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.126 | 0.312 |   1.635 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [5] ^ |         | 0.126 | 0.001 |   1.636 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [4]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.636
  Slack Time                    1.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.686 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.472 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.237 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -0.995 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.104 | 0.150 |   0.841 |   -0.846 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.230 |   1.071 |   -0.615 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.222 |   1.293 |   -0.394 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[4]   | CLK ^ -> Q ^                  | DFFSR   | 0.159 | 0.343 |   1.636 |   -0.051 | 
     |                                                    | \memif_pcfifo2.f0_waddr [4] ^ |         | 0.159 | 0.001 |   1.636 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.639
  Slack Time                    1.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.689 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.474 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -1.243 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.942 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.107 | 0.150 |   0.897 |   -0.792 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7680__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.211 |   1.108 |   -0.581 | 
     | \tx_core/axi_master /net7680__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.217 |   1.325 |   -0.364 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0]   | CLK ^ -> Q ^                  | DFFSR   | 0.118 | 0.313 |   1.637 |   -0.051 | 
     |                                                    | \memif_pcfifo1.f0_waddr [0] ^ |         | 0.118 | 0.001 |   1.639 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.643
  Slack Time                    1.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.479 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.192 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.912 | 
     | FECTS_clks_clk___L4_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.285 |   1.067 |   -0.627 | 
     | FECTS_clks_clk___L5_I34                          | A ^ -> Y ^                    | CLKBUF1 | 0.148 | 0.252 |   1.318 |   -0.375 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.118 | 0.324 |   1.643 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [5] ^ |         | 0.118 | 0.000 |   1.643 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [4]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.644
  Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.694 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.480 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.193 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.913 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.302 |   1.083 |   -0.611 | 
     | FECTS_clks_clk___L5_I30                      | A ^ -> Y ^                    | CLKBUF1 | 0.100 | 0.227 |   1.309 |   -0.385 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.150 | 0.334 |   1.644 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [4] ^ |         | 0.150 | 0.001 |   1.644 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.645
  Slack Time                    1.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.695 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.480 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.245 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^                    | CLKBUF1 | 0.212 | 0.260 |   0.709 |   -0.986 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B ^ -> Y ^                    | AND2X2  | 0.152 | 0.224 |   0.933 |   -0.762 | 
     | _reg/main_gate                                     |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7484__L1_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.216 |   1.149 |   -0.546 | 
     | \tx_core/axi_master /net7484__L2_I6                | A ^ -> Y ^                    | CLKBUF1 | 0.121 | 0.202 |   1.351 |   -0.344 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3]       | CLK ^ -> Q ^                  | DFFSR   | 0.079 | 0.293 |   1.644 |   -0.050 | 
     |                                                    | \memif_pdfifo2.f0_waddr [3] ^ |         | 0.079 | 0.000 |   1.645 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.645
  Slack Time                    1.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.695 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.480 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.193 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.886 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.221 | 0.306 |   1.114 |   -0.580 | 
     | FECTS_clks_clk___L5_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.150 | 0.242 |   1.357 |   -0.338 | 
     | \tx_core/tx_crc/crcfifo0/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.061 | 0.288 |   1.645 |   -0.050 | 
     |                                       | \memif_crcf0.f0_waddr [1] ^ |         | 0.061 | 0.000 |   1.645 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.645
  Slack Time                    1.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.695 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.481 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -1.250 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.948 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.107 | 0.150 |   0.897 |   -0.798 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7680__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.211 |   1.108 |   -0.587 | 
     | \tx_core/axi_master /net7680__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.217 |   1.325 |   -0.370 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3]   | CLK ^ -> Q ^                  | DFFSR   | 0.128 | 0.320 |   1.645 |   -0.050 | 
     |                                                    | \memif_pcfifo1.f0_waddr [3] ^ |         | 0.128 | 0.000 |   1.645 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.647
  Slack Time                    1.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.697 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.482 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.248 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^                    | CLKBUF1 | 0.212 | 0.260 |   0.709 |   -0.988 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B ^ -> Y ^                    | AND2X2  | 0.152 | 0.224 |   0.933 |   -0.764 | 
     | _reg/main_gate                                     |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7484__L1_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.216 |   1.149 |   -0.548 | 
     | \tx_core/axi_master /net7484__L2_I6                | A ^ -> Y ^                    | CLKBUF1 | 0.121 | 0.202 |   1.351 |   -0.346 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[1]       | CLK ^ -> Q ^                  | DFFSR   | 0.082 | 0.295 |   1.646 |   -0.050 | 
     |                                                    | \memif_pdfifo2.f0_waddr [1] ^ |         | 0.082 | 0.000 |   1.647 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.647
  Slack Time                    1.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.697 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.483 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.196 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.916 | 
     | FECTS_clks_clk___L4_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.285 |   1.067 |   -0.631 | 
     | FECTS_clks_clk___L5_I34                      | A ^ -> Y ^                    | CLKBUF1 | 0.148 | 0.252 |   1.318 |   -0.379 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.124 | 0.329 |   1.647 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_raddr [5] ^ |         | 0.124 | 0.000 |   1.647 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.648
  Slack Time                    1.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.698 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.484 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.197 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.917 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.648 | 
     | FECTS_clks_clk___L5_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.392 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.140 | 0.342 |   1.648 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_raddr [3] ^ |         | 0.140 | 0.000 |   1.648 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.649
  Slack Time                    1.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.699 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.484 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.197 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.917 | 
     | FECTS_clks_clk___L4_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.285 |   1.067 |   -0.632 | 
     | FECTS_clks_clk___L5_I34                      | A ^ -> Y ^                    | CLKBUF1 | 0.148 | 0.252 |   1.318 |   -0.380 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.125 | 0.329 |   1.647 |   -0.052 | 
     |                                              | \memif_pdfifo1.f0_raddr [3] ^ |         | 0.125 | 0.002 |   1.649 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [2]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crc_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.651
  Slack Time                    1.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.701 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.487 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                  | CLKBUF1 | 0.244 | 0.314 |   0.528 |   -1.173 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^                  | CLKBUF1 | 0.274 | 0.330 |   0.858 |   -0.843 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                  | AND2X1  | 0.200 | 0.219 |   1.078 |   -0.623 | 
     | e                                                  |                             |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7319__L1_I0            | A ^ -> Y ^                  | CLKBUF1 | 0.164 | 0.233 |   1.311 |   -0.390 | 
     | \tx_core/tx_crc/crcpkt1 /\crc_reg[2]               | CLK ^ -> Q ^                | DFFSR   | 0.136 | 0.339 |   1.650 |   -0.051 | 
     |                                                    | \memif_crcf1.f0_wdata [2] ^ |         | 0.136 | 0.001 |   1.651 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.655
  Slack Time                    1.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.705 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.490 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.256 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -1.014 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.798 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.582 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.222 |   1.345 |   -0.360 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[3]             | CLK ^ -> Q ^                | DFFSR   | 0.111 | 0.309 |   1.654 |   -0.050 | 
     |                                                   | \memif_crcf0.f0_raddr [3] ^ |         | 0.111 | 0.000 |   1.655 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [2]                (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[2] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.655
  Slack Time                    1.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.705 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.490 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.203 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.896 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.181 | 0.274 |   1.082 |   -0.622 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.102 | 0.211 |   1.294 |   -0.411 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[2] | CLK ^ -> Q v                | DFFSR   | 0.157 | 0.360 |   1.654 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [2] v |         | 0.157 | 0.001 |   1.655 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.655
  Slack Time                    1.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.705 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.490 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.256 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -1.014 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.798 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.582 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.222 |   1.345 |   -0.360 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[3]             | CLK ^ -> Q ^                | DFFSR   | 0.111 | 0.309 |   1.655 |   -0.050 | 
     |                                                   | \memif_crcf1.f0_raddr [3] ^ |         | 0.111 | 0.000 |   1.655 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [4]                     (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.655
  Slack Time                    1.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.705 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.491 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.204 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.924 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.226 | 0.269 |   1.050 |   -0.655 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.256 |   1.306 |   -0.400 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[4] | CLK ^ -> Q v                  | DFFSR   | 0.126 | 0.350 |   1.655 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [4] v |         | 0.126 | 0.000 |   1.655 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.656
  Slack Time                    1.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.706 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.492 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.257 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -1.015 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.800 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.583 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I4               | A ^ -> Y ^                  | CLKBUF1 | 0.120 | 0.218 |   1.342 |   -0.365 | 
     | \tx_core/tx_crc/crcfifo2/r_ptr_reg[1]             | CLK ^ -> Q ^                | DFFSR   | 0.121 | 0.313 |   1.654 |   -0.052 | 
     |                                                   | \memif_crcf2.f0_raddr [1] ^ |         | 0.121 | 0.002 |   1.656 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.658
  Slack Time                    1.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.493 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.207 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.220 | 0.280 |   0.781 |   -0.927 | 
     | FECTS_clks_clk___L4_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.285 |   1.067 |   -0.641 | 
     | FECTS_clks_clk___L5_I36                      | A ^ -> Y ^                    | CLKBUF1 | 0.143 | 0.258 |   1.324 |   -0.384 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.140 | 0.332 |   1.656 |   -0.052 | 
     |                                              | \memif_pdfifo1.f0_raddr [1] ^ |         | 0.140 | 0.002 |   1.658 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [4]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.658
  Slack Time                    1.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.494 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.190 | 0.287 |   0.501 |   -1.207 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.262 | 0.307 |   0.809 |   -0.900 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.245 |   1.054 |   -0.654 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.144 | 0.248 |   1.302 |   -0.406 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[4] | CLK ^ -> Q v                  | DFFSR   | 0.138 | 0.355 |   1.657 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [4] v |         | 0.138 | 0.001 |   1.658 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.658
  Slack Time                    1.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.494 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.259 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -1.017 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.802 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.585 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.222 |   1.345 |   -0.363 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[2]             | CLK ^ -> Q ^                | DFFSR   | 0.117 | 0.313 |   1.658 |   -0.050 | 
     |                                                   | \memif_crcf0.f0_raddr [2] ^ |         | 0.117 | 0.000 |   1.658 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.660
  Slack Time                    1.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.710 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.495 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -1.264 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.962 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.107 | 0.150 |   0.897 |   -0.813 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7680__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.211 |   1.108 |   -0.602 | 
     | \tx_core/axi_master /net7680__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.119 | 0.217 |   1.325 |   -0.385 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5]   | CLK ^ -> Q ^                  | DFFSR   | 0.148 | 0.334 |   1.659 |   -0.050 | 
     |                                                    | \memif_pcfifo1.f0_waddr [5] ^ |         | 0.148 | 0.000 |   1.660 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [16]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[16] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.661
  Slack Time                    1.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.711 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -1.497 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                   | CLKBUF1 | 0.244 | 0.314 |   0.528 |   -1.183 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^                   | CLKBUF1 | 0.269 | 0.329 |   0.857 |   -0.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                   | AND2X1  | 0.264 | 0.276 |   1.133 |   -0.578 | 
     | e                                                  |                              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7319__L1_I0            | A ^ -> Y ^                   | CLKBUF1 | 0.142 | 0.231 |   1.364 |   -0.347 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[16]              | CLK ^ -> Q ^                 | DFFSR   | 0.080 | 0.296 |   1.661 |   -0.050 | 
     |                                                    | \memif_crcf2.f0_wdata [16] ^ |         | 0.080 | 0.000 |   1.661 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [0]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.661
  Slack Time                    1.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.711 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.185 | 0.214 |   0.215 |   -1.497 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.096 | 0.235 |   0.449 |   -1.262 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.242 |   0.691 |   -1.020 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.169 | 0.215 |   0.906 |   -0.805 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.217 |   1.123 |   -0.588 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.222 |   1.345 |   -0.366 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[0]             | CLK ^ -> Q ^                | DFFSR   | 0.122 | 0.316 |   1.661 |   -0.051 | 
     |                                                   | \memif_crcf1.f0_raddr [0] ^ |         | 0.122 | 0.001 |   1.661 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 

