<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.10.30.08:53:29"
 outputDirectory="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M25DCF256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="nreset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="0" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_csr_addr" direction="input" role="address" width="1" />
   <port name="avmm_csr_read" direction="input" role="read" width="1" />
   <port
       name="avmm_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avmm_csr_write" direction="input" role="write" width="1" />
   <port
       name="avmm_csr_readdata"
       direction="output"
       role="readdata"
       width="32" />
  </interface>
  <interface name="data" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="573440" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="nreset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="573440" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="true" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="true" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="0" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_data_addr" direction="input" role="address" width="18" />
   <port name="avmm_data_read" direction="input" role="read" width="1" />
   <port
       name="avmm_data_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avmm_data_write" direction="input" role="write" width="1" />
   <port
       name="avmm_data_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="avmm_data_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_data_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_data_burstcount"
       direction="input"
       role="burstcount"
       width="4" />
  </interface>
  <interface name="nreset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="config_ram:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M25DCF256C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1509321209,AUTO_UNIQUE_ID=(altera_onchip_flash:16.1:ADDR_RANGE1_END_ADDR=8191,ADDR_RANGE1_OFFSET=1024,ADDR_RANGE2_OFFSET=54272,AUTO_CLOCK_RATE=0,AVMM_DATA_ADDR_WIDTH=18,AVMM_DATA_BURSTCOUNT_WIDTH=4,AVMM_DATA_DATA_WIDTH=32,CLOCK_FREQUENCY=80.0,CONFIGURATION_MODE=Single Compressed Image,CONFIGURATION_SCHEME=Internal Configuration,DATA_INTERFACE=Parallel,DEVICE_FAMILY=MAX 10,DEVICE_ID=25,FLASH_ADDR_ALIGNMENT_BITS=2,FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX=96,FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX=28000000,FLASH_READ_CYCLE_MAX_INDEX=4,FLASH_RESET_CYCLE_MAX_INDEX=20,FLASH_SEQ_READ_DATA_COUNT=4,FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX=24400,INIT_FILENAME=,INIT_FILENAME_SIM=,IS_COMPRESSED_IMAGE=True,IS_DUAL_BOOT=False,IS_ERAM_SKIP=True,MAX_UFM_VALID_ADDR=49151,MAX_VALID_ADDR=143359,MIN_UFM_VALID_ADDR=0,MIN_VALID_ADDR=0,PARALLEL_MODE=true,PART_NAME=10M25DCF256C8G,READ_AND_WRITE_MODE=true,READ_BURST_COUNT=8,READ_BURST_MODE=Incrementing,SECTOR1_END_ADDR=4095,SECTOR1_MAP=1,SECTOR1_START_ADDR=0,SECTOR2_END_ADDR=8191,SECTOR2_MAP=2,SECTOR2_START_ADDR=4096,SECTOR3_END_ADDR=49151,SECTOR3_MAP=4,SECTOR3_START_ADDR=8192,SECTOR4_END_ADDR=143359,SECTOR4_MAP=5,SECTOR4_START_ADDR=49152,SECTOR5_END_ADDR=0,SECTOR5_MAP=0,SECTOR5_START_ADDR=0,SECTOR_ACCESS_MODE=Read and write,Read and write,Read only,Read and write,Read and write,SECTOR_ADDRESS_MAPPING=0x00000 - 0x03fff,0x04000 - 0x07fff,NA,0x08000 - 0x2ffff,0x30000 - 0x8bfff,SECTOR_ID=1,2,NA,3,4,SECTOR_READ_PROTECTION_MODE=16,SECTOR_STORAGE_TYPE=UFM,UFM,NA,UFM,CFM,WRAPPING_BURST_MODE=false,autoInitializationFileName=config_ram_onchip_flash_0,initFlashContent=false,initializationFileName=altera_onchip_flash.hex,initializationFileNameForSim=altera_onchip_flash.dat,useNonDefaultInitFile=false)"
   instancePathKey="config_ram"
   kind="config_ram"
   version="1.0"
   name="config_ram">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1509321209" />
  <parameter name="AUTO_DEVICE" value="10M25DCF256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/config_ram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash_util.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/rtl/altera_onchip_flash_block.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="F:/altera/intelfpga_lite/16.1/ip/altera/altera_onchip_flash/altera_onchip_flash/altera_onchip_flash_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="config_ram">queue size: 0 starting:config_ram "config_ram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="config_ram"><![CDATA["<b>config_ram</b>" reuses <b>altera_onchip_flash</b> "<b>submodules/altera_onchip_flash</b>"]]></message>
   <message level="Debug" culprit="config_ram">queue size: 0 starting:altera_onchip_flash "submodules/altera_onchip_flash"</message>
   <message level="Info" culprit="onchip_flash_0">Generating top-level entity altera_onchip_flash</message>
   <message level="Info" culprit="onchip_flash_0"><![CDATA["<b>config_ram</b>" instantiated <b>altera_onchip_flash</b> "<b>onchip_flash_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_onchip_flash:16.1:ADDR_RANGE1_END_ADDR=8191,ADDR_RANGE1_OFFSET=1024,ADDR_RANGE2_OFFSET=54272,AUTO_CLOCK_RATE=0,AVMM_DATA_ADDR_WIDTH=18,AVMM_DATA_BURSTCOUNT_WIDTH=4,AVMM_DATA_DATA_WIDTH=32,CLOCK_FREQUENCY=80.0,CONFIGURATION_MODE=Single Compressed Image,CONFIGURATION_SCHEME=Internal Configuration,DATA_INTERFACE=Parallel,DEVICE_FAMILY=MAX 10,DEVICE_ID=25,FLASH_ADDR_ALIGNMENT_BITS=2,FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX=96,FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX=28000000,FLASH_READ_CYCLE_MAX_INDEX=4,FLASH_RESET_CYCLE_MAX_INDEX=20,FLASH_SEQ_READ_DATA_COUNT=4,FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX=24400,INIT_FILENAME=,INIT_FILENAME_SIM=,IS_COMPRESSED_IMAGE=True,IS_DUAL_BOOT=False,IS_ERAM_SKIP=True,MAX_UFM_VALID_ADDR=49151,MAX_VALID_ADDR=143359,MIN_UFM_VALID_ADDR=0,MIN_VALID_ADDR=0,PARALLEL_MODE=true,PART_NAME=10M25DCF256C8G,READ_AND_WRITE_MODE=true,READ_BURST_COUNT=8,READ_BURST_MODE=Incrementing,SECTOR1_END_ADDR=4095,SECTOR1_MAP=1,SECTOR1_START_ADDR=0,SECTOR2_END_ADDR=8191,SECTOR2_MAP=2,SECTOR2_START_ADDR=4096,SECTOR3_END_ADDR=49151,SECTOR3_MAP=4,SECTOR3_START_ADDR=8192,SECTOR4_END_ADDR=143359,SECTOR4_MAP=5,SECTOR4_START_ADDR=49152,SECTOR5_END_ADDR=0,SECTOR5_MAP=0,SECTOR5_START_ADDR=0,SECTOR_ACCESS_MODE=Read and write,Read and write,Read only,Read and write,Read and write,SECTOR_ADDRESS_MAPPING=0x00000 - 0x03fff,0x04000 - 0x07fff,NA,0x08000 - 0x2ffff,0x30000 - 0x8bfff,SECTOR_ID=1,2,NA,3,4,SECTOR_READ_PROTECTION_MODE=16,SECTOR_STORAGE_TYPE=UFM,UFM,NA,UFM,CFM,WRAPPING_BURST_MODE=false,autoInitializationFileName=config_ram_onchip_flash_0,initFlashContent=false,initializationFileName=altera_onchip_flash.hex,initializationFileNameForSim=altera_onchip_flash.dat,useNonDefaultInitFile=false"
   instancePathKey="config_ram:.:onchip_flash_0"
   kind="altera_onchip_flash"
   version="16.1"
   name="altera_onchip_flash">
  <parameter name="SECTOR_READ_PROTECTION_MODE" value="16" />
  <parameter name="MIN_UFM_VALID_ADDR" value="0" />
  <parameter name="AVMM_DATA_ADDR_WIDTH" value="18" />
  <parameter name="SECTOR3_START_ADDR" value="8192" />
  <parameter name="AUTO_CLOCK_RATE" value="0" />
  <parameter name="FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX" value="28000000" />
  <parameter name="SECTOR1_END_ADDR" value="4095" />
  <parameter name="SECTOR4_END_ADDR" value="143359" />
  <parameter name="initializationFileNameForSim" value="altera_onchip_flash.dat" />
  <parameter name="MAX_VALID_ADDR" value="143359" />
  <parameter name="DATA_INTERFACE" value="Parallel" />
  <parameter name="AVMM_DATA_DATA_WIDTH" value="32" />
  <parameter name="SECTOR1_MAP" value="1" />
  <parameter name="INIT_FILENAME_SIM" value="" />
  <parameter name="initializationFileName" value="altera_onchip_flash.hex" />
  <parameter name="MIN_VALID_ADDR" value="0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="SECTOR2_MAP" value="2" />
  <parameter name="SECTOR3_END_ADDR" value="49151" />
  <parameter name="CONFIGURATION_SCHEME" value="Internal Configuration" />
  <parameter name="SECTOR3_MAP" value="4" />
  <parameter name="DEVICE_ID" value="25" />
  <parameter name="WRAPPING_BURST_MODE" value="false" />
  <parameter name="SECTOR5_MAP" value="0" />
  <parameter name="FLASH_SEQ_READ_DATA_COUNT" value="4" />
  <parameter name="FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX" value="24400" />
  <parameter name="autoInitializationFileName" value="config_ram_onchip_flash_0" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ADDR_RANGE2_OFFSET" value="54272" />
  <parameter name="SECTOR2_END_ADDR" value="8191" />
  <parameter name="SECTOR4_MAP" value="5" />
  <parameter name="FLASH_RESET_CYCLE_MAX_INDEX" value="20" />
  <parameter
     name="SECTOR_ADDRESS_MAPPING"
     value="0x00000 - 0x03fff,0x04000 - 0x07fff,NA,0x08000 - 0x2ffff,0x30000 - 0x8bfff" />
  <parameter name="IS_ERAM_SKIP" value="True" />
  <parameter name="READ_BURST_MODE" value="Incrementing" />
  <parameter name="READ_AND_WRITE_MODE" value="true" />
  <parameter name="FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX" value="96" />
  <parameter name="SECTOR5_START_ADDR" value="0" />
  <parameter name="PART_NAME" value="10M25DCF256C8G" />
  <parameter name="ADDR_RANGE1_OFFSET" value="1024" />
  <parameter name="MAX_UFM_VALID_ADDR" value="49151" />
  <parameter name="INIT_FILENAME" value="" />
  <parameter name="CONFIGURATION_MODE" value="Single Compressed Image" />
  <parameter name="PARALLEL_MODE" value="true" />
  <parameter name="SECTOR4_START_ADDR" value="49152" />
  <parameter name="FLASH_ADDR_ALIGNMENT_BITS" value="2" />
  <parameter
     name="SECTOR_ACCESS_MODE"
     value="Read and write,Read and write,Read only,Read and write,Read and write" />
  <parameter name="initFlashContent" value="false" />
  <parameter name="SECTOR1_START_ADDR" value="0" />
  <parameter name="ADDR_RANGE1_END_ADDR" value="8191" />
  <parameter name="IS_COMPRESSED_IMAGE" value="True" />
  <parameter name="SECTOR_ID" value="1,2,NA,3,4" />
  <parameter name="READ_BURST_COUNT" value="8" />
  <parameter name="FLASH_READ_CYCLE_MAX_INDEX" value="4" />
  <parameter name="AVMM_DATA_BURSTCOUNT_WIDTH" value="4" />
  <parameter name="CLOCK_FREQUENCY" value="80.0" />
  <parameter name="SECTOR_STORAGE_TYPE" value="UFM,UFM,NA,UFM,CFM" />
  <parameter name="SECTOR5_END_ADDR" value="0" />
  <parameter name="SECTOR2_START_ADDR" value="4096" />
  <parameter name="IS_DUAL_BOOT" value="False" />
  <generatedFiles>
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash_util.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/altera_onchip_flash.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/synthesis/submodules/rtl/altera_onchip_flash_block.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="F:/altera/intelfpga_lite/16.1/ip/altera/altera_onchip_flash/altera_onchip_flash/altera_onchip_flash_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="config_ram" as="onchip_flash_0" />
  <messages>
   <message level="Debug" culprit="config_ram">queue size: 0 starting:altera_onchip_flash "submodules/altera_onchip_flash"</message>
   <message level="Info" culprit="onchip_flash_0">Generating top-level entity altera_onchip_flash</message>
   <message level="Info" culprit="onchip_flash_0"><![CDATA["<b>config_ram</b>" instantiated <b>altera_onchip_flash</b> "<b>onchip_flash_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
