
Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 20:36:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.465ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

      9.465ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.572ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2A.C0 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2A.C0 to    R17C2A.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_516
ROUTE         1     1.859    R17C2A.OFX0 to     R18C11C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367     R18C11C.B1 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240    R18C13B.FCI to     R18C13B.F0 QAM1/SLICE_60
ROUTE         1     0.863     R18C13B.F0 to     R17C13B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550     R17C13B.B0 to    R17C13B.FCO PWMModulated/SLICE_4
ROUTE         1     0.000    R17C13B.FCO to    R17C13C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067    R17C13C.FCI to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.465   (27.8% logic, 72.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.465ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

      9.465ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.572ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2A.C0 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2A.C0 to    R17C2A.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_516
ROUTE         1     1.859    R17C2A.OFX0 to     R18C11C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367     R18C11C.B1 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067    R18C13B.FCI to    R18C13B.FCO QAM1/SLICE_60
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067    R18C13C.FCI to    R18C13C.FCO QAM1/SLICE_59
ROUTE         1     0.000    R18C13C.FCO to    R18C14A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240    R18C14A.FCI to     R18C14A.F0 QAM1/SLICE_58
ROUTE         1     0.863     R18C14A.F0 to     R17C14A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550     R17C14A.B0 to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.465   (27.8% logic, 72.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.465ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

      9.465ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.572ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2A.C1 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2A.C1 to    R17C2A.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_516
ROUTE         1     1.859    R17C2A.OFX0 to     R18C11C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367     R18C11C.B1 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067    R18C13B.FCI to    R18C13B.FCO QAM1/SLICE_60
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240    R18C13C.FCI to     R18C13C.F0 QAM1/SLICE_59
ROUTE         1     0.863     R18C13C.F0 to     R17C13C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550     R17C13C.B0 to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.465   (27.8% logic, 72.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.465ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

      9.465ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.572ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2A.C1 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2A.C1 to    R17C2A.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_516
ROUTE         1     1.859    R17C2A.OFX0 to     R18C11C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367     R18C11C.B1 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067    R18C13B.FCI to    R18C13B.FCO QAM1/SLICE_60
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067    R18C13C.FCI to    R18C13C.FCO QAM1/SLICE_59
ROUTE         1     0.000    R18C13C.FCO to    R18C14A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240    R18C14A.FCI to     R18C14A.F0 QAM1/SLICE_58
ROUTE         1     0.863     R18C14A.F0 to     R17C14A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550     R17C14A.B0 to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.465   (27.8% logic, 72.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.465ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

      9.465ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.572ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2A.C0 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2A.C0 to    R17C2A.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_516
ROUTE         1     1.859    R17C2A.OFX0 to     R18C11C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367     R18C11C.B1 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067    R18C13B.FCI to    R18C13B.FCO QAM1/SLICE_60
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240    R18C13C.FCI to     R18C13C.F0 QAM1/SLICE_59
ROUTE         1     0.863     R18C13C.F0 to     R17C13C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550     R17C13C.B0 to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.465   (27.8% logic, 72.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.465ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

      9.465ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.572ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2A.C1 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2A.C1 to    R17C2A.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_516
ROUTE         1     1.859    R17C2A.OFX0 to     R18C11C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367     R18C11C.B1 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240    R18C13B.FCI to     R18C13B.F0 QAM1/SLICE_60
ROUTE         1     0.863     R18C13B.F0 to     R17C13B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550     R17C13B.B0 to    R17C13B.FCO PWMModulated/SLICE_4
ROUTE         1     0.000    R17C13B.FCO to    R17C13C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067    R17C13C.FCI to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.465   (27.8% logic, 72.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.445ns  (29.8% logic, 70.2% route), 12 logic levels.

 Constraint Details:

      9.445ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.592ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2C.C0 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2C.C0 to    R17C2C.OFX0 QAM1/un1_ipI_2_i_m2[3]/SLICE_517
ROUTE         1     1.656    R17C2C.OFX0 to     R18C11C.B0 QAM1/N_187f
C0TOFCO_DE  ---     0.550     R18C11C.B0 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067    R18C13B.FCI to    R18C13B.FCO QAM1/SLICE_60
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067    R18C13C.FCI to    R18C13C.FCO QAM1/SLICE_59
ROUTE         1     0.000    R18C13C.FCO to    R18C14A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240    R18C14A.FCI to     R18C14A.F0 QAM1/SLICE_58
ROUTE         1     0.863     R18C14A.F0 to     R17C14A.B0 Modulated[17]
C0TOFCO_DE  ---     0.550     R17C14A.B0 to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.445   (29.8% logic, 70.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.445ns  (29.8% logic, 70.2% route), 12 logic levels.

 Constraint Details:

      9.445ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.592ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2C.C0 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2C.C0 to    R17C2C.OFX0 QAM1/un1_ipI_2_i_m2[3]/SLICE_517
ROUTE         1     1.656    R17C2C.OFX0 to     R18C11C.B0 QAM1/N_187f
C0TOFCO_DE  ---     0.550     R18C11C.B0 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240    R18C13B.FCI to     R18C13B.F0 QAM1/SLICE_60
ROUTE         1     0.863     R18C13B.F0 to     R17C13B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550     R17C13B.B0 to    R17C13B.FCO PWMModulated/SLICE_4
ROUTE         1     0.000    R17C13B.FCO to    R17C13C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067    R17C13C.FCI to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.445   (29.8% logic, 70.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.445ns  (29.8% logic, 70.2% route), 12 logic levels.

 Constraint Details:

      9.445ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.592ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     2.019      R15C7A.Q1 to      R17C2C.C0 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2C.C0 to    R17C2C.OFX0 QAM1/un1_ipI_2_i_m2[3]/SLICE_517
ROUTE         1     1.656    R17C2C.OFX0 to     R18C11C.B0 QAM1/N_187f
C0TOFCO_DE  ---     0.550     R18C11C.B0 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067    R18C13B.FCI to    R18C13B.FCO QAM1/SLICE_60
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240    R18C13C.FCI to     R18C13C.F0 QAM1/SLICE_59
ROUTE         1     0.863     R18C13C.F0 to     R17C13C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550     R17C13C.B0 to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.445   (29.8% logic, 70.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_44  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.298ns  (30.3% logic, 69.7% route), 12 logic levels.

 Constraint Details:

      9.298ns physical path delay QAM1/SLICE_348 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.739ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_348 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R15C7A.CLK to      R15C7A.Q1 QAM1/SLICE_348 (from ipClk_c)
ROUTE        38     1.872      R15C7A.Q1 to      R17C2C.B1 QAM1/QAMBlockf[1]
CTOOFX_DEL  ---     0.399      R17C2C.B1 to    R17C2C.OFX0 QAM1/un1_ipI_2_i_m2[3]/SLICE_517
ROUTE         1     1.656    R17C2C.OFX0 to     R18C11C.B0 QAM1/N_187f
C0TOFCO_DE  ---     0.550     R18C11C.B0 to    R18C11C.FCO QAM1/SLICE_65
ROUTE         1     0.000    R18C11C.FCO to    R18C12A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067    R18C12A.FCI to    R18C12A.FCO QAM1/SLICE_64
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067    R18C12B.FCI to    R18C12B.FCO QAM1/SLICE_63
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067    R18C12C.FCI to    R18C12C.FCO QAM1/SLICE_62
ROUTE         1     0.000    R18C12C.FCO to    R18C13A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067    R18C13A.FCI to    R18C13A.FCO QAM1/SLICE_61
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240    R18C13B.FCI to     R18C13B.F0 QAM1/SLICE_60
ROUTE         1     0.863     R18C13B.F0 to     R17C13B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550     R17C13B.B0 to    R17C13B.FCO PWMModulated/SLICE_4
ROUTE         1     0.000    R17C13B.FCO to    R17C13C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067    R17C13C.FCI to    R17C13C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000    R17C13C.FCO to    R17C14A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067    R17C14A.FCI to    R17C14A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000    R17C14A.FCO to    R17C14B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310    R17C14B.FCI to     R17C14B.F1 PWMModulated/SLICE_1
ROUTE         1     2.093     R17C14B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.298   (30.3% logic, 69.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.059       21.PADDI to     R15C7A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

Report:  106.067MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  106.067 MHz|  12  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 439
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22220 paths, 1 nets, and 15147 connections (97.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 20:36:31 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.111ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[4]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.258ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.258ns physical path delay Streamer1/SLICE_415 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.111ns

 Physical Path Details:

      Data path Streamer1/SLICE_415 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C17A.CLK to     R11C17A.Q0 Streamer1/SLICE_415 (from ipClk_c)
ROUTE         2     0.138     R11C17A.Q0 to *R_R13C17.DIA0 Streamer1/ipData[4] (to ipClk_c)
                  --------
                    0.258   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R11C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.111ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[5]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.258ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.258ns physical path delay Streamer1/SLICE_415 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.111ns

 Physical Path Details:

      Data path Streamer1/SLICE_415 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C17A.CLK to     R11C17A.Q1 Streamer1/SLICE_415 (from ipClk_c)
ROUTE         2     0.138     R11C17A.Q1 to *R_R13C17.DIA1 Streamer1/ipData[5] (to ipClk_c)
                  --------
                    0.258   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R11C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_9  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q1 Streamer1/FIFOBLOCK/SLICE_119 (from ipClk_c)
ROUTE         5     0.152     R12C17C.Q1 to *R_R13C17.ADB5 Streamer1/FIFOBLOCK/rcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R12C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C17.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_7  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C18A.CLK to     R12C18A.Q1 Streamer1/FIFOBLOCK/SLICE_120 (from ipClk_c)
ROUTE         5     0.153     R12C18A.Q1 to *R_R13C17.ADB7 Streamer1/FIFOBLOCK/rcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R12C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C17.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_1  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.281ns  (42.7% logic, 57.3% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay Streamer1/FIFOBLOCK/SLICE_96 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_96 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q1 Streamer1/FIFOBLOCK/SLICE_96 (from ipClk_c)
ROUTE         5     0.161     R12C19A.Q1 to *_R13C17.ADB13 Streamer1/FIFOBLOCK/rcount_11 (to ipClk_c)
                  --------
                    0.281   (42.7% logic, 57.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R12C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C17.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_18  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.281ns  (42.7% logic, 57.3% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay Streamer1/FIFOBLOCK/SLICE_115 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_115 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C21B.CLK to     R12C21B.Q1 Streamer1/FIFOBLOCK/SLICE_115 (from ipClk_c)
ROUTE         5     0.161     R12C21B.Q1 to *R_R13C20.ADA9 Streamer1/FIFOBLOCK/wcount_7 (to ipClk_c)
                  --------
                    0.281   (42.7% logic, 57.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R12C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_10  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.281ns  (42.7% logic, 57.3% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.150ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 Streamer1/FIFOBLOCK/SLICE_119 (from ipClk_c)
ROUTE         5     0.161     R12C17C.Q0 to *R_R13C17.ADB4 Streamer1/FIFOBLOCK/rcount_2 (to ipClk_c)
                  --------
                    0.281   (42.7% logic, 57.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to    R12C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.350       21.PADDI to *R_R13C17.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[2]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.Frequency[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_429 to Register/SLICE_486 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_429 to Register/SLICE_486:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R7C15B.CLK to      R7C15B.Q0 Control/SLICE_429 (from ipClk_c)
ROUTE         2     0.041      R7C15B.Q0 to      R7C15A.M0 WrData[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to     R7C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_486:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to     R7C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[30]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_443 to Control/SLICE_439 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_443 to Control/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R7C17B.CLK to      R7C17B.Q0 Control/SLICE_443 (from ipClk_c)
ROUTE         2     0.041      R7C17B.Q0 to      R7C17C.M0 WrData[30] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to     R7C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to     R7C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/opRxData[5]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/opRxStream.Destination[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_324 to Packetiser/SLICE_447 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_324 to Packetiser/SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C11B.CLK to      R8C11B.Q1 Packetiser/UART_Inst/SLICE_324 (from ipClk_c)
ROUTE         5     0.041      R8C11B.Q1 to      R8C11C.M1 Packetiser/UART_RxData[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to     R8C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       439     0.300       21.PADDI to     R8C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 439
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22220 paths, 1 nets, and 15147 connections (97.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

