#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  8 20:27:53 2025
# Process ID         : 499608
# Current directory  : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado
# Command line       : vivado
# Log file           : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.log
# Journal file       : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.jou
# Running On         : prabathbk-GF63-Thin-11UC
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 1444.583 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16454 MB
# Swap memory        : 0 MB
# Total Virtual      : 16454 MB
# Available Virtual  : 9726 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gemma_accelerator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gemma_accelerator_tb_behav -key {Behavioral:sim_1:Functional:gemma_accelerator_tb} -tclbatch {gemma_accelerator_tb.tcl} -view {/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/gemma_accelerator_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/gemma_accelerator_tb_behav.wcfg
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /west_reg was not found in the design.
source gemma_accelerator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gemma_accelerator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8358.875 ; gain = 468.238 ; free physical = 5148 ; free virtual = 8165
run all
open_project /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_array_acc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_systolic_array_acc_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'weight_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:203]
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'activation_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:206]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 4 for port 'matrix_size' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:208]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systolic_array_acc_behav -key {Behavioral:sim_1:Functional:tb_systolic_array_acc} -tclbatch {tb_systolic_array_acc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_systolic_array_acc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systolic_array_acc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8919.609 ; gain = 109.723 ; free physical = 4740 ; free virtual = 7813
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_systolic_array_acc/dut/core}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_systolic_array_acc/dut/core/\row_gen[1].col_gen[1].pe_inst }} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_systolic_array_acc/dut/core/\row_gen[1].col_gen[2].pe_inst }} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_array_acc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_systolic_array_acc_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'weight_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:203]
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'activation_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:206]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 4 for port 'matrix_size' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:208]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8973.609 ; gain = 54.000 ; free physical = 4741 ; free virtual = 7805
run all
Result[0] = 240
Result[1] = 233
Result[2] = 22
Result[3] = 170
Result[4] = 126
Result[5] = 21
Result[6] = 37
Result[7] = 138
Result[8] = 190
Result[9] = 216
Result[10] = 230
Result[11] = 60
Result[12] = 17
Result[13] = 165
Result[14] = 237
Result[15] = 88
Result[16] = 82
Result[17] = 116
Result[18] = 228
Result[19] = 34
Result[20] = 234
Result[21] = 119
Result[22] = 188
Result[23] = 248
Result[24] = 166
Result[25] = 245
Result[26] = 22
Result[27] = 155
Result[28] = 107
Result[29] = 109
Result[30] = 23
Result[31] = 255
Result[32] = 246
Result[33] = 108
Result[34] = 3
Result[35] = 119
Result[36] = 115
Result[37] = 224
Result[38] = 49
Result[39] = 214
Result[40] = 238
Result[41] = 13
Result[42] = 228
Result[43] = 232
Result[44] = 81
Result[45] = 68
Result[46] = 202
Result[47] = 0
Result[48] = 47
Result[49] = 102
Result[50] = 138
Result[51] = 206
Result[52] = 160
Result[53] = 246
Result[54] = 80
Result[55] = 53
Result[56] = 245
Result[57] = 170
Result[58] = 82
Result[59] = 205
Result[60] = 62
Result[61] = 112
Result[62] = 35
Result[63] = 191
ðŸŽ‰ Test PASSED
$finish called at time : 1155 ns : File "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" Line 273
current_project project_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
current_sim simulation_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { $b_no_sort || $nosort_param || ({DisplayOnly} == $a_sim_vars(src_mgmt_mode)) || ({None} == $a_sim_vars(src_mgmt_mode)) } {
    puts $fh_vlog "\n#..."
    (procedure "usf_xsim_write_verilog_prj" line 92)
    invoked from within
"usf_xsim_write_verilog_prj $b_contain_verilog_srcs $fh_scr"
    (procedure "usf_xsim_write_compile_script" line 83)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/be..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { $b_no_sort || $nosort_param || ({DisplayOnly} == $a_sim_vars(src_mgmt_mode)) || ({None} == $a_sim_vars(src_mgmt_mode)) } {
    puts $fh_vlog "\n#..."
    (procedure "usf_xsim_write_verilog_prj" line 92)
    invoked from within
"usf_xsim_write_verilog_prj $b_contain_verilog_srcs $fh_scr"
    (procedure "usf_xsim_write_compile_script" line 83)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/be..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gemma_accelerator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/compile.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  8 21:07:01 2025...
