================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sun Apr 15 00:13:12 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Resetting target device to 'xc7z100ffg900-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/csim/build'
../../../../main.cc:230:31: warning: extra tokens at end of #ifdef directive [enabled by default]
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
   6760306   6937794   6784836   6633436   6610167   7424895   7932524   7958768   7628327   7793419   8169342   8795691   8923709   8585570   7808909
   7421197   7422902   7012040   6577659   6533973   7343404   8161871   8370814   7892109   7557172   7524384   7852203   7915282   7711911   7162662
   8132790   7887814   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8290810   7822347   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8397537   7772678   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7651926   7241570   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   7209243   7117884   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   6886403   7260369   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   7061255   7769074   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   6774538   7797533   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   6623453   7660453   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6282383   6959143   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
   Hipacc Output 
   1420740   1889433   3055104   4745439   6185476   7062750   6784836   6633436   6610167   7424895   7932524   7958768   7628327   7793419   8169342
   2748857   3122292   4249711   5698422   6871612   7500149   7012040   6577659   6533973   7343404   8161871   8370814   7892109   7557172   7524384
   4632795   4955371   6043269   7177869   7867974   7988335   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371
   6114831   6173881   6937864   7712405   8014438   7787220   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878
   6765723   6845278   7429229   7981862   8083446   7630334   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115
   6761825   7154206   7761156   8091669   7942824   7306775   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240
   6644119   7322754   8048688   8262522   8051400   7413372   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569
   6484153   7019922   7638449   7858416   7885970   7631457   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282
   6258737   6635635   7294868   7818680   8135990   8173993   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172
   5877421   5838490   6393965   7192921   7820896   8214278   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914
   5770904   5570814   6034022   6919881   7566131   8099581   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901
   5968698   5809422   6117522   6681341   6939509   7275934   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883
Test FAILED, at (2,2): 7260199 vs. 6043269
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 9486 ; free virtual = 37559
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 9480 ; free virtual = 37558
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4484).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4477).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4502).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4494).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4521).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 742.660 ; gain = 412.797 ; free physical = 9007 ; free virtual = 37173
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../include/hipacc_vivado_filter.hpp:4496: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 870.117 ; gain = 540.254 ; free physical = 8826 ; free virtual = 37021
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IMG_COLS' (../../include/hipacc_vivado_filter.hpp:4427) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:4443) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:4445) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:4455) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:4475) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:4476) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:4482) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:4483) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../include/hipacc_vivado_filter.hpp:4493) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../include/hipacc_vivado_filter.hpp:4495) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (../../include/hipacc_vivado_filter.hpp:4501) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6.1' (../../include/hipacc_vivado_filter.hpp:4503) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (../../include/hipacc_vivado_filter.hpp:4514) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1' (../../include/hipacc_vivado_filter.hpp:4516) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1.1' (../../include/hipacc_vivado_filter.hpp:4517) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-102] Partitioning array 'win_small' (../../include/hipacc_vivado_filter.hpp:4515) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.0' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.1' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.2' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.3' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.4' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-101] Partitioning array 'lineBuff.V' (../../include/hipacc_vivado_filter.hpp:4409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.0' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.1' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.2' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.3' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.4' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.0' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.1' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.2' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.3' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.4' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.0' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.1' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.2' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.3' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.4' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[0].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[1].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[2].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[3].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../include/hipacc_vivado_filter.hpp:4446:13) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'... converting 47 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4399)...96 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:01:06 . Memory (MB): peak = 1142.660 ; gain = 812.797 ; free physical = 8338 ; free virtual = 36665
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_ROWS' (../../include/hipacc_vivado_filter.hpp:4424:59) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:51:63) into processVECT.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1156.684 ; gain = 826.820 ; free physical = 8293 ; free virtual = 36620
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IMG_ROWS_IMG_COLS'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.32 seconds; current allocated memory: 782.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 34905.2
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     596    273    34905.2 
INFO: [BIND 205-100]   1     40     33      0      0     596    273    34782.2 
INFO: [BIND 205-100]   2     18     17      0      0     596    273    34782.2 
INFO: [BIND 205-100]   3     18     17      0      0     596    273    34782.2 
INFO: [BIND 205-100]   4     18     17      0      0     596    273    34782.2 
INFO: [BIND 205-100] Final cost: 34782.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.6636 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 785.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 786.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 34507.4
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100] Final cost: 34507.4
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.624962 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 786.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 787.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 34507.4
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     34507.4 
INFO: [BIND 205-100] Final cost: 34507.4
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.661275 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 787.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_0_V' to 'processVECT_lineBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_1_V' to 'processVECT_lineBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_2_V' to 'processVECT_lineBdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_3_V' to 'processVECT_lineBeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mux_83_128_1' to 'hipaccRun_mux_83_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mux_53_128_1' to 'hipaccRun_mux_53_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_13ns_32_3' to 'hipaccRun_mul_32shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_12ns_32_3' to 'hipaccRun_mul_32sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_11ns_32_3' to 'hipaccRun_mul_32sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_14ns_32_3' to 'hipaccRun_mul_32skbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32shbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sjbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32skbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mux_53_g8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mux_83_fYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processVECT'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 792.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 802.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 802.801 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32shbi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sjbC_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32skbM_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'processVECT_lineBbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:01:17 . Memory (MB): peak = 1270.660 ; gain = 940.797 ; free physical = 8090 ; free virtual = 36426
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:14:40 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sun Apr 15 00:14:49 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 15 00:14:49 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.836 ; gain = 78.750 ; free physical = 7578 ; free virtual = 35916
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'processVECT' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state17 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:49]
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mux_83_fYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mux_83_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 128 - type: integer 
	Parameter din2_WIDTH bound to: 128 - type: integer 
	Parameter din3_WIDTH bound to: 128 - type: integer 
	Parameter din4_WIDTH bound to: 128 - type: integer 
	Parameter din5_WIDTH bound to: 128 - type: integer 
	Parameter din6_WIDTH bound to: 128 - type: integer 
	Parameter din7_WIDTH bound to: 128 - type: integer 
	Parameter din8_WIDTH bound to: 128 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mux_83_fYi' (3#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mux_83_fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mux_53_g8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 128 - type: integer 
	Parameter din2_WIDTH bound to: 128 - type: integer 
	Parameter din3_WIDTH bound to: 128 - type: integer 
	Parameter din4_WIDTH bound to: 128 - type: integer 
	Parameter din5_WIDTH bound to: 128 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mux_53_g8j' (4#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi_MulnS_0' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi_MulnS_0' (5#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi' (6#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs_MulnS_1' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs_MulnS_1' (7#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs' (8#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sjbC' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sjbC_MulnS_2' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sjbC_MulnS_2' (9#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sjbC' (10#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32skbM' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32skbM_MulnS_3' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32skbM_MulnS_3' (11#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32skbM' (12#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3595]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:4015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:4091]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2298]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2662]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2774]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2828]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state16_pp0_stage0_iter14_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2852]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2860]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3119_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1239]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3148_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1254]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3153_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1269]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3236_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1284]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3241_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1299]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3304_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1314]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3309_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1329]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3314_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1344]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3319_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1359]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3324_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1374]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3329_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1389]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3334_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1404]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3339_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1419]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3344_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1434]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3349_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1449]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3354_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1464]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3368_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1479]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3373_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1494]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3378_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1509]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3383_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1524]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3388_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1539]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3393_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1554]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_3410_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1569]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:946]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:947]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:959]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:962]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:963]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:975]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:978]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:979]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2836]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_2_fu_3527_p5_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3736]
WARNING: [Synth 8-6014] Unused sequential element Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1783]
WARNING: [Synth 8-6014] Unused sequential element Lo_assign_reg_4355_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1784]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1851]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Lo_assign_reg_4355_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1852]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp5_mid1_reg_3988_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1891]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp5_reg_3932_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1892]
WARNING: [Synth 8-6014] Unused sequential element phitmp5_reg_3932_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1892]
WARNING: [Synth 8-6014] Unused sequential element phitmp5_mid1_reg_3988_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1940]
WARNING: [Synth 8-6014] Unused sequential element phitmp5_reg_3932_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:4166]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp5_reg_3932_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3087]
WARNING: [Synth 8-6014] Unused sequential element phitmp5_mid1_reg_3988_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:4168]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp5_mid1_reg_3988_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3089]
WARNING: [Synth 8-6014] Unused sequential element Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3367]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3371]
WARNING: [Synth 8-6014] Unused sequential element Lo_assign_reg_4355_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3367]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Lo_assign_reg_4355_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3369]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_or_cond1_reg_4243_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1853]
INFO: [Synth 8-256] done synthesizing module 'processVECT' (13#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (14#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (15#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design hipaccRun_mul_32skbM has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sjbC has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sibs has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32shbi has unconnected port reset
WARNING: [Synth 8-3331] design processVECT_lineBbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1276.344 ; gain = 139.258 ; free physical = 7566 ; free virtual = 35905
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1276.344 ; gain = 139.258 ; free physical = 7571 ; free virtual = 35909
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1696.930 ; gain = 5.000 ; free physical = 7238 ; free virtual = 35577
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1697.180 ; gain = 560.094 ; free physical = 7290 ; free virtual = 35629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1697.180 ; gain = 560.094 ; free physical = 7290 ; free virtual = 35629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1697.180 ; gain = 560.094 ; free physical = 7290 ; free virtual = 35629
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lineBuff_1_V_addr_reg_4084_reg[7:0]' into 'lineBuff_0_V_addr_reg_4078_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1967]
INFO: [Synth 8-4471] merging register 'lineBuff_2_V_addr_reg_4090_reg[7:0]' into 'lineBuff_0_V_addr_reg_4078_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1968]
INFO: [Synth 8-4471] merging register 'lineBuff_3_V_addr_reg_4096_reg[7:0]' into 'lineBuff_0_V_addr_reg_4078_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1969]
INFO: [Synth 8-4471] merging register 'tmp_37_reg_4506_reg[0:0]' into 'tmp_105_reg_4555_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1990]
INFO: [Synth 8-4471] merging register 'tmp_54_reg_4519_reg[0:0]' into 'tmp_105_reg_4555_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1991]
INFO: [Synth 8-4471] merging register 'tmp_88_reg_4542_reg[0:0]' into 'tmp_105_reg_4555_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1994]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter1_phitmp5_reg_3932_reg[0:0]' into 'phitmp5_reg_3932_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3087]
INFO: [Synth 8-4471] merging register 'phitmp5_mid1_reg_3988_reg[0:0]' into 'phitmp5_reg_3932_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:4168]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter1_phitmp5_mid1_reg_3988_reg[0:0]' into 'phitmp5_reg_3932_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3089]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter4_Hi_assign_reg_4342_reg[4:0]' into 'Hi_assign_reg_4342_reg[4:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3371]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter4_Lo_assign_reg_4355_reg[4:0]' into 'Lo_assign_reg_4355_reg[4:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3369]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_1_V_addr_reg_4084_reg[7:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_4078_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:945]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_2_V_addr_reg_4090_reg[7:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_4078_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:961]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_3_V_addr_reg_4096_reg[7:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_4078_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:977]
INFO: [Synth 8-4471] merging register 'tmp_47_reg_4577_reg[7:0]' into 'tmp_115_reg_4607_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2158]
INFO: [Synth 8-4471] merging register 'tmp_64_reg_4587_reg[7:0]' into 'tmp_115_reg_4607_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2160]
INFO: [Synth 8-4471] merging register 'tmp_98_reg_4597_reg[7:0]' into 'tmp_115_reg_4607_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2162]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_1_V_addr_reg_4084_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:945]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_2_V_addr_reg_4090_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:961]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_3_V_addr_reg_4096_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:977]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_addr_reg_4084_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1967]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_addr_reg_4090_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1968]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_addr_reg_4096_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1969]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_4506_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1990]
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_4519_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1991]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_4542_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1994]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_4577_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2158]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_4587_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2160]
WARNING: [Synth 8-6014] Unused sequential element tmp_98_reg_4597_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2162]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp5_reg_3932_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3087]
WARNING: [Synth 8-6014] Unused sequential element phitmp5_mid1_reg_3988_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:4168]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_phitmp5_mid1_reg_3988_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3089]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3371]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Lo_assign_reg_4355_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:3369]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_reg_4582_reg' and it is trimmed from '128' to '32' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2159]
WARNING: [Synth 8-3936] Found unconnected internal register 'win_1_3_V_1_reg_4316_reg' and it is trimmed from '128' to '64' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1791]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_67_reg_4592_reg' and it is trimmed from '128' to '32' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2161]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_4612_reg' and it is trimmed from '128' to '32' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2157]
WARNING: [Synth 8-3936] Found unconnected internal register 'sel_tmp7_reg_4337_reg' and it is trimmed from '128' to '64' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1786]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_4602_reg' and it is trimmed from '128' to '32' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2155]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_reg_4531_reg' and it is trimmed from '128' to '32' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_585_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_643_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp2_fu_730_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp1_fu_762_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_41_3_3_fu_756_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp5_fu_812_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp1_mid1_fu_844_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_41_3_3_mid1_fu_838_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp7_fu_904_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_mid1_fu_1055_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_mid1_fu_1061_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_mid1_fu_1049_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_975_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_981_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_969_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_480_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1765]
WARNING: [Synth 8-6014] Unused sequential element colv_mid2_reg_3961_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1936]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1697.180 ; gain = 560.094 ; free physical = 7285 ; free virtual = 35623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 19    
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 36    
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 238   
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 79    
+---Multipliers : 
	                14x32  Multipliers := 8     
	                13x32  Multipliers := 8     
	                12x32  Multipliers := 4     
	                15x32  Multipliers := 4     
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 88    
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processVECT_lineBbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module hipaccRun_mux_83_fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 7     
Module hipaccRun_mux_53_g8j 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
Module hipaccRun_mul_32shbi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sjbC_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32skbM_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module processVECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 19    
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 32    
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 190   
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
Module ccGaussianFilterGKer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Hi_assign_reg_4342_reg[6:5]' into 'Lo_assign_reg_4355_reg[6:5]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1783]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter4_Hi_assign_reg_4342_reg[6:5]' into 'ap_reg_pp0_iter4_Lo_assign_reg_4355_reg[6:5]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1851]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_fu_152_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2168]
WARNING: [Synth 8-6014] Unused sequential element Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1783]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_Hi_assign_reg_4342_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1851]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_585_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_643_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_904_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sjbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32skbM.v:23]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U33/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U32/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U31/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U28/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U19/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U17/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U29/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U24/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U20/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32skbM_U30/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32sjbC_U27/hipaccRun_mul_32sjbC_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U26/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U25/hipaccRun_mul_32sibs_MulnS_1_U/buff0_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\phitmp_reg_4005_reg[0] )
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/row_reg_3967_reg[1]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/phitmp5_mid1_reg_3988_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/phitmp5_mid1_reg_3988_reg[2]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_27_reg_3983_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/phitmp5_reg_3932_reg[2]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_5_reg_3927_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/row_reg_3967_reg[2]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_27_reg_3983_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/row_reg_3967_reg[0]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_27_reg_3983_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\phitmp5_reg_3932_reg[0] )
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[126]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[110]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[118]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[102]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[122]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[106]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[114]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[98]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[124]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[108]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[116]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[100]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[120]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[104]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[112]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[34]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[125]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[61]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[50]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[109]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[45]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[42]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[117]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[53]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[58]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[101]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[37]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[38]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[121]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[57]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[54]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[105]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[41]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[46]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[113]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[49]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[62]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[97]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[33]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[36]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[123]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[59]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[52]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[107]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[43]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[44]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[115]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[51]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[60]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[99]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[35]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[40]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[119]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[55]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[56]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[103]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[39]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[48]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[111]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[47]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[127]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_reg_4455_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[63]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[32]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_3_reg_4415_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_2_V_1_reg_4327_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_reg_4435_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_71_reg_4368_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Hi_assign_reg_4342_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Lo_assign_reg_4355_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Hi_assign_reg_4342_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Lo_assign_reg_4355_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Hi_assign_reg_4342_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Lo_assign_reg_4355_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Hi_assign_reg_4342_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Lo_assign_reg_4355_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Hi_assign_reg_4342_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\Lo_assign_reg_4355_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_36_reg_4112_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_81_reg_4526_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_105_reg_4555_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_115_reg_4607_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_115_reg_4607_reg[1] )
WARNING: [Synth 8-3332] Sequential element (col_assign_reg_514_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (col_assign_reg_514_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[46]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[45]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[44]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[43]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[42]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[41]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[40]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[39]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[38]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[37]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[36]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[35]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[34]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[33]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[32]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[31]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[30]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[29]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[28]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[27]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[26]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[25]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[24]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[23]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[22]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[21]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[20]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[19]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[18]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/buff0_reg[17]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[16]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[15]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[14]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[13]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[12]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[11]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[10]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[9]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[8]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[7]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[6]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[5]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[4]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[3]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[2]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32skbM_U34/hipaccRun_mul_32skbM_MulnS_3_U/a_reg0_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[9]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[8]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[7]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[6]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[5]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[4]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[3]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[2]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U12/hipaccRun_mul_32shbi_MulnS_0_U/a_reg0_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module processVECT.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_81_reg_4526_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/grp_processVECT_fu_18 /\tmp_115_reg_4607_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1697.180 ; gain = 560.094 ; free physical = 7138 ; free virtual = 35478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1772.930 ; gain = 635.844 ; free physical = 6987 ; free virtual = 35327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1806.930 ; gain = 669.844 ; free physical = 6951 ; free virtual = 35291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6942 ; free virtual = 35282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6939 ; free virtual = 35279
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6939 ; free virtual = 35279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6937 ; free virtual = 35276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6937 ; free virtual = 35276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6940 ; free virtual = 35280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6940 ; free virtual = 35280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter12_tmp16_reg_4904_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter9_win_vect_2_2_1_loa_reg_4669_reg[31] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter13_reg                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   365|
|2     |DSP48E1   |    24|
|3     |DSP48E1_2 |    24|
|4     |LUT1      |   322|
|5     |LUT2      |   456|
|6     |LUT3      |  2536|
|7     |LUT4      |   488|
|8     |LUT5      |   846|
|9     |LUT6      |  1884|
|10    |MUXF7     |   128|
|11    |RAMB36E1  |     8|
|12    |SRL16E    |    65|
|13    |FDRE      |  9809|
|14    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------+------+
|      |Instance                               |Module                          |Cells |
+------+---------------------------------------+--------------------------------+------+
|1     |top                                    |                                | 16957|
|2     |  ccGaussianFilterGKer_U0              |ccGaussianFilterGKer            | 16957|
|3     |    grp_processVECT_fu_18              |processVECT                     | 16931|
|4     |      hipaccRun_mul_32shbi_U11         |hipaccRun_mul_32shbi            |    32|
|5     |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_47 |    32|
|6     |      hipaccRun_mul_32shbi_U12         |hipaccRun_mul_32shbi_0          |    32|
|7     |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_46 |    32|
|8     |      hipaccRun_mul_32shbi_U13         |hipaccRun_mul_32shbi_1          |    32|
|9     |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_45 |    32|
|10    |      hipaccRun_mul_32shbi_U14         |hipaccRun_mul_32shbi_2          |    32|
|11    |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_44 |    32|
|12    |      hipaccRun_mul_32shbi_U15         |hipaccRun_mul_32shbi_3          |    32|
|13    |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_43 |    32|
|14    |      hipaccRun_mul_32shbi_U16         |hipaccRun_mul_32shbi_4          |    32|
|15    |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_42 |    32|
|16    |      hipaccRun_mul_32shbi_U21         |hipaccRun_mul_32shbi_5          |    32|
|17    |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0_41 |    32|
|18    |      hipaccRun_mul_32shbi_U22         |hipaccRun_mul_32shbi_6          |    32|
|19    |        hipaccRun_mul_32shbi_MulnS_0_U |hipaccRun_mul_32shbi_MulnS_0    |    32|
|20    |      hipaccRun_mul_32sibs_U17         |hipaccRun_mul_32sibs            |    31|
|21    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_40 |    31|
|22    |      hipaccRun_mul_32sibs_U18         |hipaccRun_mul_32sibs_7          |    31|
|23    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_39 |    31|
|24    |      hipaccRun_mul_32sibs_U20         |hipaccRun_mul_32sibs_8          |    31|
|25    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_38 |    31|
|26    |      hipaccRun_mul_32sibs_U23         |hipaccRun_mul_32sibs_9          |    31|
|27    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_37 |    31|
|28    |      hipaccRun_mul_32sibs_U25         |hipaccRun_mul_32sibs_10         |    32|
|29    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_36 |    32|
|30    |      hipaccRun_mul_32sibs_U26         |hipaccRun_mul_32sibs_11         |    31|
|31    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_35 |    31|
|32    |      hipaccRun_mul_32sibs_U31         |hipaccRun_mul_32sibs_12         |    31|
|33    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1_34 |    31|
|34    |      hipaccRun_mul_32sibs_U32         |hipaccRun_mul_32sibs_13         |    31|
|35    |        hipaccRun_mul_32sibs_MulnS_1_U |hipaccRun_mul_32sibs_MulnS_1    |    31|
|36    |      hipaccRun_mul_32sjbC_U19         |hipaccRun_mul_32sjbC            |    30|
|37    |        hipaccRun_mul_32sjbC_MulnS_2_U |hipaccRun_mul_32sjbC_MulnS_2_33 |    30|
|38    |      hipaccRun_mul_32sjbC_U24         |hipaccRun_mul_32sjbC_14         |    30|
|39    |        hipaccRun_mul_32sjbC_MulnS_2_U |hipaccRun_mul_32sjbC_MulnS_2_32 |    30|
|40    |      hipaccRun_mul_32sjbC_U27         |hipaccRun_mul_32sjbC_15         |    30|
|41    |        hipaccRun_mul_32sjbC_MulnS_2_U |hipaccRun_mul_32sjbC_MulnS_2_31 |    30|
|42    |      hipaccRun_mul_32sjbC_U33         |hipaccRun_mul_32sjbC_16         |    30|
|43    |        hipaccRun_mul_32sjbC_MulnS_2_U |hipaccRun_mul_32sjbC_MulnS_2    |    30|
|44    |      hipaccRun_mul_32skbM_U28         |hipaccRun_mul_32skbM            |    33|
|45    |        hipaccRun_mul_32skbM_MulnS_3_U |hipaccRun_mul_32skbM_MulnS_3_30 |    33|
|46    |      hipaccRun_mul_32skbM_U29         |hipaccRun_mul_32skbM_17         |    33|
|47    |        hipaccRun_mul_32skbM_MulnS_3_U |hipaccRun_mul_32skbM_MulnS_3_29 |    33|
|48    |      hipaccRun_mul_32skbM_U30         |hipaccRun_mul_32skbM_18         |    33|
|49    |        hipaccRun_mul_32skbM_MulnS_3_U |hipaccRun_mul_32skbM_MulnS_3_28 |    33|
|50    |      hipaccRun_mul_32skbM_U34         |hipaccRun_mul_32skbM_19         |    33|
|51    |        hipaccRun_mul_32skbM_MulnS_3_U |hipaccRun_mul_32skbM_MulnS_3    |    33|
|52    |      hipaccRun_mux_53_g8j_U7          |hipaccRun_mux_53_g8j            |   512|
|53    |      hipaccRun_mux_53_g8j_U8          |hipaccRun_mux_53_g8j_20         |   256|
|54    |      hipaccRun_mux_53_g8j_U9          |hipaccRun_mux_53_g8j_21         |   128|
|55    |      lineBuff_0_V_U                   |processVECT_lineBbkb            |     4|
|56    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_27     |     4|
|57    |      lineBuff_1_V_U                   |processVECT_lineBbkb_22         |     2|
|58    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_26     |     2|
|59    |      lineBuff_2_V_U                   |processVECT_lineBbkb_23         |     2|
|60    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_25     |     2|
|61    |      lineBuff_3_V_U                   |processVECT_lineBbkb_24         |     7|
|62    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram        |     7|
+------+---------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1888.484 ; gain = 751.398 ; free physical = 6940 ; free virtual = 35280
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2004 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1888.484 ; gain = 330.562 ; free physical = 7022 ; free virtual = 35362
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1888.492 ; gain = 751.398 ; free physical = 7024 ; free virtual = 35364
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

236 Infos, 284 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1888.734 ; gain = 795.125 ; free physical = 7077 ; free virtual = 35416
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1894.500 ; gain = 0.000 ; free physical = 7076 ; free virtual = 35418
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:16:07 2018...
[Sun Apr 15 00:16:11 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:01:22 . Memory (MB): peak = 1150.438 ; gain = 8.000 ; free physical = 7802 ; free virtual = 36143
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.004 ; gain = 366.566 ; free physical = 7442 ; free virtual = 35840
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1518.004 ; gain = 1.000 ; free physical = 7442 ; free virtual = 35840
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2056.609 ; gain = 538.605 ; free physical = 6810 ; free virtual = 35164
[Sun Apr 15 00:16:30 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 15 00:16:30 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.348 ; gain = 0.000 ; free physical = 8432 ; free virtual = 36795
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-10646-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-10646-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1501.711 ; gain = 424.363 ; free physical = 7672 ; free virtual = 36036
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1538.746 ; gain = 35.031 ; free physical = 7656 ; free virtual = 36019
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 43130fca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9580 ; free virtual = 37943
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 318 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 43130fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9580 ; free virtual = 37943
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24ec3348

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9541 ; free virtual = 37925
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24ec3348

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9530 ; free virtual = 37914
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24ec3348

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9527 ; free virtual = 37912
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9524 ; free virtual = 37908
Ending Logic Optimization Task | Checksum: 24ec3348

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.293 ; gain = 0.000 ; free physical = 9517 ; free virtual = 37903

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 10aeb2e95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2235.434 ; gain = 0.000 ; free physical = 9510 ; free virtual = 37907
Ending Power Optimization Task | Checksum: 10aeb2e95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2235.434 ; gain = 207.141 ; free physical = 9529 ; free virtual = 37926
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2235.434 ; gain = 733.723 ; free physical = 9529 ; free virtual = 37926
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2235.438 ; gain = 0.000 ; free physical = 9516 ; free virtual = 37916
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b6bf05a6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2235.438 ; gain = 0.000 ; free physical = 9516 ; free virtual = 37916
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.438 ; gain = 0.000 ; free physical = 9533 ; free virtual = 37932

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3e8d30b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2235.438 ; gain = 0.000 ; free physical = 9454 ; free virtual = 37852

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6d31963b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2243.449 ; gain = 8.012 ; free physical = 9411 ; free virtual = 37809

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6d31963b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2243.449 ; gain = 8.012 ; free physical = 9411 ; free virtual = 37809
Phase 1 Placer Initialization | Checksum: 6d31963b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2243.449 ; gain = 8.012 ; free physical = 9411 ; free virtual = 37809

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16702e7c9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9408 ; free virtual = 37807

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16702e7c9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9408 ; free virtual = 37807

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17aeae76c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9400 ; free virtual = 37799

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 191790165

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9398 ; free virtual = 37797

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 182412f59

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9398 ; free virtual = 37797

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c7e3e96f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9399 ; free virtual = 37798

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d67c8a3a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9330 ; free virtual = 37730

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16e5bc9df

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9332 ; free virtual = 37732

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1468b1b0a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9332 ; free virtual = 37732
Phase 3 Detail Placement | Checksum: 1468b1b0a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9332 ; free virtual = 37732

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fd19e6cd

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/we1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter2_tmp_32_reg_4070, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp10_i_1_reg_47290, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fd19e6cd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9286 ; free virtual = 37685
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.849. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14a854ccc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9287 ; free virtual = 37686
Phase 4.1 Post Commit Optimization | Checksum: 14a854ccc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9287 ; free virtual = 37686

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a854ccc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9297 ; free virtual = 37696

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14a854ccc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9297 ; free virtual = 37696

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1cae64f66

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9297 ; free virtual = 37696
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cae64f66

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9297 ; free virtual = 37696
Ending Placer Task | Checksum: 17761ce4d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9366 ; free virtual = 37765
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2257.477 ; gain = 22.039 ; free physical = 9366 ; free virtual = 37765
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2257.477 ; gain = 0.000 ; free physical = 9349 ; free virtual = 37763
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2257.480 ; gain = 0.000 ; free physical = 9342 ; free virtual = 37744
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2257.480 ; gain = 0.000 ; free physical = 9359 ; free virtual = 37762
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2257.480 ; gain = 0.000 ; free physical = 9360 ; free virtual = 37762
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2257.480 ; gain = 0.000 ; free physical = 9363 ; free virtual = 37781
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 85643282 ConstDB: 0 ShapeSum: f1fd9bcb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmOut0_V_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmOut0_V_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d4364c1a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2450.547 ; gain = 193.066 ; free physical = 9068 ; free virtual = 37475

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d4364c1a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2450.551 ; gain = 193.070 ; free physical = 9069 ; free virtual = 37476

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d4364c1a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2494.547 ; gain = 237.066 ; free physical = 9020 ; free virtual = 37427

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d4364c1a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2494.547 ; gain = 237.066 ; free physical = 9020 ; free virtual = 37427
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 253e73f6b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2523.242 ; gain = 265.762 ; free physical = 9014 ; free virtual = 37420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.754  | TNS=0.000  | WHS=-0.208 | THS=-105.120|

Phase 2 Router Initialization | Checksum: 1e0adbdec

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2523.242 ; gain = 265.762 ; free physical = 9009 ; free virtual = 37415

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e452a21a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2523.242 ; gain = 265.762 ; free physical = 8994 ; free virtual = 37400

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1345
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20460f999

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8986 ; free virtual = 37393
Phase 4 Rip-up And Reroute | Checksum: 20460f999

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8986 ; free virtual = 37393

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f5e52228

Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.698  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f5e52228

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f5e52228

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394
Phase 5 Delay and Skew Optimization | Checksum: 1f5e52228

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 236e8b855

Time (s): cpu = 00:01:49 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.698  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22f074916

Time (s): cpu = 00:01:49 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394
Phase 6 Post Hold Fix | Checksum: 22f074916

Time (s): cpu = 00:01:49 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8987 ; free virtual = 37394

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.747837 %
  Global Horizontal Routing Utilization  = 1.00068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e2930ba5

Time (s): cpu = 00:01:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8985 ; free virtual = 37392

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e2930ba5

Time (s): cpu = 00:01:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8984 ; free virtual = 37391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26c4846a9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8984 ; free virtual = 37391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.698  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26c4846a9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 8991 ; free virtual = 37397
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 9058 ; free virtual = 37464

Routing Is Done.
71 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 2524.238 ; gain = 266.758 ; free physical = 9058 ; free virtual = 37464
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2524.238 ; gain = 0.000 ; free physical = 9033 ; free virtual = 37460
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:18:52 2018...
[Sun Apr 15 00:18:53 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:02:22 . Memory (MB): peak = 2077.621 ; gain = 7.996 ; free physical = 10463 ; free virtual = 38881
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/.Xil/Vivado-10323-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_mirror_v4/hipacc_project/solution1/impl/verilog/.Xil/Vivado-10323-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2202.605 ; gain = 16.672 ; free physical = 10307 ; free virtual = 38746
Restored from archive | CPU: 0.500000 secs | Memory: 15.837059 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2202.605 ; gain = 16.672 ; free physical = 10307 ; free virtual = 38746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2350.625 ; gain = 0.000 ; free physical = 10211 ; free virtual = 38629


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 00:18:57 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         2230
LUT:           4901
FF:            9811
DSP:             48
BRAM:            16
SRL:             33
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    5.962
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:18:57 2018...
INFO: [HLS 200-112] Total elapsed time: 345.52 seconds; peak allocated memory: 802.801 MB.
