#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jul 22 15:47:20 2018
# Process ID: 23071
# Current directory: /home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1
# Command line: vivado -log thinpad_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl
# Log file: /home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/thinpad_top.vds
# Journal file: /home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23075 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.820 ; gain = 73.996 ; free physical = 10056 ; free virtual = 16513
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'thinpad_top' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
INFO: [Synth 8-638] synthesizing module 'SEG7_LUT' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-256] done synthesizing module 'SEG7_LUT' (1#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-638] synthesizing module 'CPU_TOP' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/CPU_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'IF_PC_Reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/IF_PC_Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'IF_PC_Reg' (2#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/IF_PC_Reg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'chip_enable_flag' does not match port width (32) of module 'IF_PC_Reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/CPU_TOP.v:229]
INFO: [Synth 8-638] synthesizing module 'IF2ID' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/IF2ID.v:23]
INFO: [Synth 8-256] done synthesizing module 'IF2ID' (3#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/IF2ID.v:23]
INFO: [Synth 8-638] synthesizing module 'ID' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:262]
INFO: [Synth 8-256] done synthesizing module 'ID' (4#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-638] synthesizing module 'Reg_Dir' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/Reg_Dir.v:23]
INFO: [Synth 8-256] done synthesizing module 'Reg_Dir' (5#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/Reg_Dir.v:23]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (6#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'EX' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:3]
INFO: [Synth 8-256] done synthesizing module 'EX' (7#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:3]
INFO: [Synth 8-638] synthesizing module 'EX2MEM' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX2MEM.v:25]
INFO: [Synth 8-256] done synthesizing module 'EX2MEM' (8#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX2MEM.v:25]
INFO: [Synth 8-638] synthesizing module 'mem' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:3]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:157]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:183]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:235]
INFO: [Synth 8-256] done synthesizing module 'mem' (9#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:3]
INFO: [Synth 8-638] synthesizing module 'MEM2WB' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/MEM2WB.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEM2WB' (10#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/MEM2WB.v:3]
INFO: [Synth 8-638] synthesizing module 'ctrl' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v:3]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (11#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v:3]
INFO: [Synth 8-638] synthesizing module 'wishbone_bus' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus.v:6]
INFO: [Synth 8-256] done synthesizing module 'wishbone_bus' (12#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus.v:6]
INFO: [Synth 8-638] synthesizing module 'cp0_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:263]
INFO: [Synth 8-256] done synthesizing module 'cp0_reg' (13#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:4]
WARNING: [Synth 8-350] instance 'cp0_reg0' of module 'cp0_reg' requires 28 connections, but only 27 given [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/CPU_TOP.v:644]
INFO: [Synth 8-638] synthesizing module 'hilo_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:311]
INFO: [Synth 8-256] done synthesizing module 'hilo_reg' (14#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:311]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:3]
INFO: [Synth 8-638] synthesizing module 'vir2phy' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vir2phy.v:3]
INFO: [Synth 8-256] done synthesizing module 'vir2phy' (15#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vir2phy.v:3]
WARNING: [Synth 8-350] instance 'read_vir2phy' of module 'vir2phy' requires 23 connections, but only 20 given [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:69]
WARNING: [Synth 8-350] instance 'inst_vir2phy' of module 'vir2phy' requires 23 connections, but only 22 given [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:95]
WARNING: [Synth 8-350] instance 'data_vir2phy' of module 'vir2phy' requires 23 connections, but only 22 given [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:123]
INFO: [Synth 8-256] done synthesizing module 'mmu' (16#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU_TOP' (17#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/CPU_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_top' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/rom.v:2]
INFO: [Synth 8-3876] $readmem data file 'boot.data' is read successfully [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/rom.v:19]
INFO: [Synth 8-256] done synthesizing module 'rom_top' (18#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/rom.v:2]
INFO: [Synth 8-638] synthesizing module 'sram_top_base' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter READ bound to: 4'b0001 
	Parameter WRITE0 bound to: 4'b0100 
	Parameter WRITE1 bound to: 4'b0101 
	Parameter READ_BEFORE_WRITE bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v:68]
INFO: [Synth 8-256] done synthesizing module 'sram_top_base' (19#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v:1]
INFO: [Synth 8-638] synthesizing module 'sram_top_extr' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v:130]
	Parameter IDLE bound to: 4'b0000 
	Parameter READ bound to: 4'b0001 
	Parameter WRITE0 bound to: 4'b0100 
	Parameter WRITE1 bound to: 4'b0101 
	Parameter READ_BEFORE_WRITE bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v:197]
INFO: [Synth 8-256] done synthesizing module 'sram_top_extr' (20#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v:130]
INFO: [Synth 8-638] synthesizing module 'SERIAL' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SERIAL.v:23]
INFO: [Synth 8-638] synthesizing module 'async_receiver' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:189]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 7 - type: integer 
	Parameter Inc bound to: 3221 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen' (21#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:189]
INFO: [Synth 8-256] done synthesizing module 'async_receiver' (22#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:75]
WARNING: [Synth 8-350] instance 'ext_uart_r' of module 'async_receiver' requires 7 connections, but only 5 given [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SERIAL.v:56]
INFO: [Synth 8-638] synthesizing module 'async_transmitter' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:14]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen__parameterized0' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:189]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 403 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen__parameterized0' (22#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:189]
INFO: [Synth 8-256] done synthesizing module 'async_transmitter' (23#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:14]
INFO: [Synth 8-256] done synthesizing module 'SERIAL' (24#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SERIAL.v:23]
INFO: [Synth 8-638] synthesizing module 'flash' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/flash.v:1]
INFO: [Synth 8-256] done synthesizing module 'flash' (25#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/flash.v:1]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_top' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b10 
	Parameter pri_sel1 bound to: 2'b10 
	Parameter pri_sel2 bound to: 2'b10 
	Parameter pri_sel3 bound to: 2'b10 
	Parameter pri_sel4 bound to: 2'b10 
	Parameter pri_sel5 bound to: 2'b10 
	Parameter pri_sel6 bound to: 2'b10 
	Parameter pri_sel7 bound to: 2'b10 
	Parameter pri_sel8 bound to: 2'b10 
	Parameter pri_sel9 bound to: 2'b10 
	Parameter pri_sel10 bound to: 2'b10 
	Parameter pri_sel11 bound to: 2'b10 
	Parameter pri_sel12 bound to: 2'b10 
	Parameter pri_sel13 bound to: 2'b10 
	Parameter pri_sel14 bound to: 2'b10 
	Parameter pri_sel15 bound to: 2'b10 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_master_if' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:442]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:442]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:586]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:586]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:610]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:610]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:634]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:634]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_master_if' (26#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_arb' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
	Parameter grant0 bound to: 3'b000 
	Parameter grant1 bound to: 3'b001 
	Parameter grant2 bound to: 3'b010 
	Parameter grant3 bound to: 3'b011 
	Parameter grant4 bound to: 3'b100 
	Parameter grant5 bound to: 3'b101 
	Parameter grant6 bound to: 3'b110 
	Parameter grant7 bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:115]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_arb' (27#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec' (28#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc' (29#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel' (30#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:296]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:296]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:310]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:310]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:324]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:324]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:352]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:352]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:392]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:392]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:406]
INFO: [Synth 8-226] default block is never used [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:406]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if' (31#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_rf' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_rf' (32#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_top' (33#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:61]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:18]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 800 - type: integer 
	Parameter HFP bound to: 856 - type: integer 
	Parameter HSP bound to: 976 - type: integer 
	Parameter HMAX bound to: 1040 - type: integer 
	Parameter VSIZE bound to: 592 - type: integer 
	Parameter VFP bound to: 637 - type: integer 
	Parameter VSP bound to: 643 - type: integer 
	Parameter VMAX bound to: 666 - type: integer 
	Parameter HSPP bound to: 1 - type: integer 
	Parameter VSPP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'video_char_mem' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/.Xil/Vivado-23071-ubuntu/realtime/video_char_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'video_char_mem' (34#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/.Xil/Vivado-23071-ubuntu/realtime/video_char_mem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Font_Rom' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/Font_Rom.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom' (35#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/Font_Rom.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'vga' (36#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:18]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'thinpad_top' (37#1) [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Font_Rom has unconnected port clk
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design flash has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design flash has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design flash has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design flash has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design flash has unconnected port wb_sel_i[0]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[31]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[30]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[29]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[28]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[27]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[26]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[25]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[24]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[23]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[22]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[21]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[20]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[19]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[18]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[17]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[16]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[15]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[14]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[13]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[12]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[11]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[10]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[9]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[8]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[7]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[6]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[5]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[4]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[3]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[2]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[1]
WARNING: [Synth 8-3331] design flash has unconnected port wb_dat_i[0]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_sel_i[0]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[31]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[30]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[29]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[28]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[27]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[26]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[25]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[24]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[23]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[22]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[21]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[20]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[19]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[18]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[17]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[16]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[15]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[14]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[13]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[12]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[11]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[10]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[9]
WARNING: [Synth 8-3331] design SERIAL has unconnected port wb_data_i[8]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[31]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[30]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[29]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[28]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[27]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[26]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[25]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[24]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[23]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[22]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[1]
WARNING: [Synth 8-3331] design sram_top_extr has unconnected port wb_addr_i[0]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[31]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[30]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[29]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[28]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[27]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[26]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[25]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[24]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[23]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[22]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[1]
WARNING: [Synth 8-3331] design sram_top_base has unconnected port wb_addr_i[0]
WARNING: [Synth 8-3331] design rom_top has unconnected port clk_input
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.352 ; gain = 157.527 ; free physical = 10027 ; free virtual = 16485
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[31] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[30] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[29] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[28] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[27] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[26] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[25] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[24] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[23] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[22] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[21] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[20] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[19] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[18] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[17] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[16] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[15] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[14] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[13] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[12] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[11] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[10] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[9] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[8] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[7] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[6] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[5] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[4] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[3] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[2] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[1] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s0_data_i[0] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[31] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[30] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[29] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[28] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[27] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[26] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[25] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[24] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[23] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[22] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[21] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[20] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[19] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[18] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[17] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[16] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[15] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[14] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[13] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[12] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[11] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[10] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[9] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[8] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[7] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[6] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[5] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[4] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[3] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[2] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[1] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s3_data_i[0] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[31] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[30] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[29] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[28] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[27] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[26] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[25] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[24] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[23] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[22] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[21] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[20] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[19] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[18] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[17] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[16] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[15] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[14] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[13] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[12] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[11] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[10] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[9] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[8] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[7] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[6] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[5] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[4] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[3] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[2] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[1] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[0] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[31] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[30] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[29] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[28] to constant 0 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:322]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.352 ; gain = 157.527 ; free physical = 10039 ; free virtual = 16497
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/.Xil/Vivado-23071-ubuntu/dcp3/video_char_mem_in_context.xdc] for cell 'vga800x600at75/vga_ram0'
Finished Parsing XDC File [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/.Xil/Vivado-23071-ubuntu/dcp3/video_char_mem_in_context.xdc] for cell 'vga800x600at75/vga_ram0'
Parsing XDC File [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Finished Parsing XDC File [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/thinpad_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.961 ; gain = 0.000 ; free physical = 9744 ; free virtual = 16202
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1704.961 ; gain = 530.137 ; free physical = 9873 ; free virtual = 16331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1704.961 ; gain = 530.137 ; free physical = 9873 ; free virtual = 16331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vga800x600at75/vga_ram0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1704.961 ; gain = 530.137 ; free physical = 9873 ; free virtual = 16331
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "PC_output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reg1_read_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "excepttype_is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "whilo_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:158]
INFO: [Synth 8-5546] ROM "mem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ce_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlb_read_switch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ce_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlb_read_switch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_sel_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_index" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_entrylo0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_entrylo1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_entryhi" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'wishbone_cyc_output_reg' into 'wishbone_stb_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus.v:55]
WARNING: [Synth 8-6014] Unused sequential element wishbone_cyc_output_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus.v:55]
INFO: [Synth 8-5546] ROM "wishbone_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "epc_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebase_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "badvaddr_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_output" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_output_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:46]
WARNING: [Synth 8-6014] Unused sequential element random_output_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:58]
INFO: [Synth 8-5544] ROM "mmu_is_kseg0_kseg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmu_is_kseg0_kseg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inst_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sram_top_base'
INFO: [Synth 8-5544] ROM "wb_data_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sram_top_extr'
INFO: [Synth 8-5544] ROM "wb_data_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:174]
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
INFO: [Synth 8-5544] ROM "wb_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "endline_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_pos_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_pos_column" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "endline_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element startline_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:41]
WARNING: [Synth 8-6014] Unused sequential element char_pos_line_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:42]
WARNING: [Synth 8-6014] Unused sequential element char_pos_column_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'excepttype_is_syscall_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'instvalid_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'excepttype_is_eret_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ID.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'mulres_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'moveres_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:335]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_index_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_entryhi_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_entrylo0_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_entrylo1_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'cpu_data_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'data_output_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:260]
WARNING: [Synth 8-327] inferring latch for variable 'hit_index_reg' [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vir2phy.v:88]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    READ |                              001 |                             0001
       READ_BEFORE_WRITE |                              010 |                             0110
                  WRITE0 |                              011 |                             0100
                  WRITE1 |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sram_top_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    READ |                              001 |                             0001
       READ_BEFORE_WRITE |                              010 |                             0110
                  WRITE0 |                              011 |                             0100
                  WRITE1 |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sram_top_extr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'sequential' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0100
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'sequential' in module 'async_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1704.961 ; gain = 530.137 ; free physical = 9855 ; free virtual = 16314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |thinpad_top__GB0 |           1|     45237|
|2     |thinpad_top__GB1 |           1|     41473|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               68 Bit    Registers := 1     
	               63 Bit    Registers := 16    
	               32 Bit    Registers := 46    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 65    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 82    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 303   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 108   
	   5 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 1     
	  14 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 2     
	  14 Input     26 Bit        Muxes := 2     
	  15 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 2     
	  11 Input     19 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	  23 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	  21 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	  23 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 128   
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2326  
	   5 Input      3 Bit        Muxes := 240   
	   4 Input      3 Bit        Muxes := 16    
	  21 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   3 Input      2 Bit        Muxes := 81    
	   4 Input      2 Bit        Muxes := 82    
	  23 Input      2 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 712   
	   5 Input      1 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 642   
	  22 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module thinpad_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 65    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 259   
Module rom_top 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sram_top_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
Module sram_top_extr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SERIAL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module flash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module wb_conmax_master_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_arb__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__23 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__22 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__21 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__20 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__19 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__18 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__17 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__31 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__30 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__29 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__28 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__27 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__26 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__25 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__24 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__39 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__38 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__37 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__36 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__35 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__34 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__33 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__32 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__47 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__46 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__45 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__44 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__43 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__42 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__41 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__40 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__55 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__54 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__53 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__52 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__51 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__50 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__49 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__48 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__63 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__62 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__61 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__60 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__59 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__58 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__57 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__56 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__71 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__70 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__69 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__68 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__67 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__66 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__65 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__64 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__79 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__78 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__77 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__76 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__75 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__74 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__73 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__72 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__87 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__86 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__85 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__84 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__83 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__82 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__81 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__80 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__95 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__94 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__93 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__92 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__91 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__90 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__89 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__88 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__103 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__102 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__101 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__100 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__99 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__98 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__97 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__96 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__111 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__110 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__109 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__108 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__107 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__106 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__105 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__104 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__119 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__118 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__117 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__116 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__115 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__114 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__113 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__112 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__127 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__126 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__125 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__124 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__123 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__122 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__121 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__120 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_rf 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF_PC_Reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module IF2ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	  21 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  23 Input      5 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  23 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 1     
Module Reg_Dir 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 22    
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module EX2MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   7 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module MEM2WB 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module wishbone_bus__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module wishbone_bus 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  14 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  14 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	  14 Input     26 Bit        Muxes := 2     
	  15 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  11 Input     19 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module vir2phy__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
Module vir2phy__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
Module vir2phy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 16    
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module CPU_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst_vir2phy/mmu_is_kseg0_kseg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_vir2phy/mmu_is_kseg0_kseg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_entry_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_pos_column" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element char_pos_column_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:43]
WARNING: [Synth 8-6014] Unused sequential element char_pos_line_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:42]
WARNING: [Synth 8-6014] Unused sequential element startline_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v:41]
WARNING: [Synth 8-6014] Unused sequential element ext_uart_r/RxD_endofpacket_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:176]
WARNING: [Synth 8-6014] Unused sequential element ext_uart_r/GapCnt_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:174]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
WARNING: [Synth 8-6014] Unused sequential element arb/state_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:98]
INFO: [Synth 8-5545] ROM "PC_output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/EX.v:159]
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_unsigned_temp, operation Mode is: A*B.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: Generating DSP hilo_unsigned_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: Generating DSP hilo_unsigned_temp, operation Mode is: A*B.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: Generating DSP hilo_unsigned_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
DSP Report: operator hilo_unsigned_temp is absorbed into DSP hilo_unsigned_temp.
INFO: [Synth 8-5546] ROM "tlb_read_switch" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element count_output_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:46]
WARNING: [Synth 8-6014] Unused sequential element random_output_reg was removed.  [/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.srcs/sources_1/new/cp0.v:58]
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s14_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s14_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s14_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s14_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s14_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s14_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s13_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s13_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s13_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s13_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s13_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s13_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s12_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s12_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s10_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s12_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s10_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s12_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s10_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s12_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s10_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s12_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s10_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s12_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s10_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s10_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s10_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s10_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s10_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s10_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s10_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s7_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s7_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s7_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s7_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s7_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s7_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s6_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s6_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s6_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s6_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s6_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s6_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s5_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s5_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s5_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s5_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s5_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s5_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s4_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s4_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s4_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s4_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s4_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s4_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s3_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s3_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s3_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s3_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s3_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s3_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s0_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s0_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s0_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s0_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s0_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s0_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s11_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s11_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s11_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s11_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s11_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s11_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s15_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s15_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s15_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s15_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s15_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s15_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s2_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s2_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s2_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s2_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s2_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s2_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s1_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s1_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s1_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s1_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s1_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s1_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\flash0/flash_adr_o_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m7/s9_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m7/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m6/s9_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m6/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m5/s9_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m5/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m4/s9_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m4/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m3/s9_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m3/s8_cyc_o_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/m2/s9_cyc_o_reg' (FDCE) to 'i_0/wb_conmax_top0/m2/s8_cyc_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m7/s8_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m6/s8_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m5/s8_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m4/s8_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m3/s8_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m2/s8_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\vga800x600at75/startline0_inferred /\vga800x600at75/startline_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s11/m7_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s11/m6_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s11/m6_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s11/m4_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s11/m5_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s11/m4_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s11/m4_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s11/m2_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s11/m3_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s11/m2_cyc_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s11/m2_cyc_r_reg)
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s15/m7_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s15/m6_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s15/m6_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s15/m4_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s15/m5_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s15/m4_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s15/m4_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s15/m2_cyc_r_reg'
INFO: [Synth 8-3886] merging instance 'i_0/wb_conmax_top0/s15/m3_cyc_r_reg' (FD) to 'i_0/wb_conmax_top0/s15/m2_cyc_r_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s15/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s2/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s1/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s9/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s8/m2_cyc_r_reg)
WARNING: [Synth 8-3332] Sequential element (s0_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s3_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s4_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s5_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s6_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s7_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s10_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s12_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s13_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s14_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__1.
WARNING: [Synth 8-3332] Sequential element (s0_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s3_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s4_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s5_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s6_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s7_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s10_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s12_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s13_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s14_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__2.
WARNING: [Synth 8-3332] Sequential element (s8_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__3.
WARNING: [Synth 8-3332] Sequential element (s8_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__4.
WARNING: [Synth 8-3332] Sequential element (s8_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__5.
WARNING: [Synth 8-3332] Sequential element (s8_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__6.
WARNING: [Synth 8-3332] Sequential element (s8_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if__7.
WARNING: [Synth 8-3332] Sequential element (s8_cyc_o_reg) is unused and will be removed from module wb_conmax_master_if.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (next_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/pri_out_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/pri_out_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m0_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m1_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m2_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m3_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m4_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m5_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m6_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (m7_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (m2_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (m2_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (next_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/pri_out_reg[1]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/pri_out_reg[0]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m0_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m1_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m2_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m3_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m4_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m5_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m6_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (m7_cyc_r_reg) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/cp0_reg0/\cause_output_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/cp0_reg0/\status_output_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/cp0_reg0/\cause_output_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/if_pc_reg0/\chip_enable_flag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/dwishbone_bus/\wishbone_addr_output_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/iwishbone_bus/wishbone_we_output_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/iwishbone_bus/\wishbone_addr_output_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/CPU_TOP0/mem0/\cp0_cause_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/rf_ack_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/rf/\rf_dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m1/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m0/s15_cyc_o_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1782.914 ; gain = 608.090 ; free physical = 9656 ; free virtual = 16115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Font_Rom    | p_0_out    | 2048x8        | LUT            | 
|vga         | p_0_out    | 2048x8        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+-----------+----------------------+---------------+
|Module Name           | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+------------+-----------+----------------------+---------------+
|i_1/CPU_TOP0/reg_dir0 | regs_reg   | Implied   | 32 x 32              | RAM32M x 18   | 
+----------------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |thinpad_top__GB0 |           1|      4052|
|2     |thinpad_top__GB1 |           1|     16480|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 1846.914 ; gain = 672.090 ; free physical = 9519 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9432 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------+------------+-----------+----------------------+---------------+
|Module Name           | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+------------+-----------+----------------------+---------------+
|i_1/CPU_TOP0/reg_dir0 | regs_reg   | Implied   | 32 x 32              | RAM32M x 18   | 
+----------------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |thinpad_top__GB0 |           1|      4052|
|2     |thinpad_top__GB1 |           1|     16433|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9617 ; free virtual = 16076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:17 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16075
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:17 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |video_char_mem |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |video_char_mem |     1|
|2     |BUFG           |    12|
|3     |CARRY4         |   262|
|4     |DSP48E1        |     4|
|5     |DSP48E1_1      |     4|
|6     |LUT1           |   167|
|7     |LUT2           |   560|
|8     |LUT3           |   630|
|9     |LUT4           |   390|
|10    |LUT5           |   606|
|11    |LUT6           |  2939|
|12    |MUXF7          |   447|
|13    |MUXF8          |   152|
|14    |RAM32M         |    18|
|15    |FDCE           |    15|
|16    |FDRE           |  2751|
|17    |FDSE           |   264|
|18    |LD             |    20|
|19    |LDC            |   391|
|20    |IBUF           |    31|
|21    |IOBUF          |    64|
|22    |OBUF           |   128|
|23    |OBUFT          |    13|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------+----------------------------+------+
|      |Instance           |Module                      |Cells |
+------+-------------------+----------------------------+------+
|1     |top                |                            |  9877|
|2     |  CPU_TOP0         |CPU_TOP                     |  7794|
|3     |    cp0_reg0       |cp0_reg                     |   410|
|4     |    ctrl0          |ctrl                        |    61|
|5     |    dwishbone_bus  |wishbone_bus                |   404|
|6     |    ex0            |EX                          |   320|
|7     |    ex2mem0        |EX2MEM                      |  1052|
|8     |    hilo_reg0      |hilo_reg                    |    64|
|9     |    id0            |ID                          |   105|
|10    |    id_ex0         |ID_EX                       |  1170|
|11    |    if2id0         |IF2ID                       |   557|
|12    |    if_pc_reg0     |IF_PC_Reg                   |   216|
|13    |    iwishbone_bus  |wishbone_bus_13             |   427|
|14    |    mem0           |mem                         |   244|
|15    |    mem2wb0        |MEM2WB                      |   463|
|16    |    mmu0           |mmu                         |  2266|
|17    |      data_vir2phy |vir2phy                     |   381|
|18    |      inst_vir2phy |vir2phy_14                  |   362|
|19    |      read_vir2phy |vir2phy_15                  |   153|
|20    |    reg_dir0       |Reg_Dir                     |    34|
|21    |  flash0           |flash                       |    66|
|22    |  segH             |SEG7_LUT                    |     6|
|23    |  serial0          |SERIAL                      |   160|
|24    |    ext_uart_r     |async_receiver              |    80|
|25    |      tickgen      |BaudTickGen                 |    39|
|26    |    ext_uart_t     |async_transmitter           |    61|
|27    |      tickgen      |BaudTickGen__parameterized0 |    34|
|28    |  sram_top_base    |sram_top_base               |    80|
|29    |  sram_top_extr    |sram_top_extr               |    80|
|30    |  vga800x600at75   |vga                         |  1378|
|31    |  wb_conmax_top0   |wb_conmax_top               |    64|
|32    |    m0             |wb_conmax_master_if         |     5|
|33    |    m1             |wb_conmax_master_if_0       |     5|
|34    |    s1             |wb_conmax_slave_if          |    11|
|35    |      msel         |wb_conmax_msel_11           |     9|
|36    |        arb0       |wb_conmax_arb_12            |     9|
|37    |    s11            |wb_conmax_slave_if_1        |     9|
|38    |      msel         |wb_conmax_msel_9            |     7|
|39    |        arb0       |wb_conmax_arb_10            |     7|
|40    |    s2             |wb_conmax_slave_if_2        |     8|
|41    |      msel         |wb_conmax_msel_7            |     6|
|42    |        arb0       |wb_conmax_arb_8             |     6|
|43    |    s8             |wb_conmax_slave_if_3        |    12|
|44    |      msel         |wb_conmax_msel_5            |    10|
|45    |        arb0       |wb_conmax_arb_6             |    10|
|46    |    s9             |wb_conmax_slave_if_4        |    14|
|47    |      msel         |wb_conmax_msel              |    12|
|48    |        arb0       |wb_conmax_arb               |    12|
+------+-------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2003.258 ; gain = 828.434 ; free physical = 9616 ; free virtual = 16074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 973 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:01:59 . Memory (MB): peak = 2003.258 ; gain = 455.824 ; free physical = 9680 ; free virtual = 16139
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 2003.266 ; gain = 828.434 ; free physical = 9680 ; free virtual = 16139
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 493 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances
  LD => LDCE: 13 instances
  LD => LDCE (inverted pins: G): 7 instances
  LDC => LDCE: 391 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
444 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:21 . Memory (MB): peak = 2003.266 ; gain = 841.816 ; free physical = 9701 ; free virtual = 16160
INFO: [Common 17-1381] The checkpoint '/home/chenqiuhao/MIPS32S_CPU/thinpad_top/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2027.270 ; gain = 0.000 ; free physical = 9699 ; free virtual = 16159
INFO: [Common 17-206] Exiting Vivado at Sun Jul 22 15:50:09 2018...
