Qflow static timing analysis logfile created on Thu Sep 14 17:35:22 PDT 2017
Converting qrouter output to vesta delay format
Running rc2dly -r rv32_CPU_v2.rc -l /ef/tech/XFAB/EFXH035C/libs.ref/liberty/D_CELLS/PVT_3_30V_range/D_CELLS_MOS_typ_3_30V_25C.lib -d rv32_CPU_v2.dly
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d rv32_CPU_v2.dly  rv32_CPU_v2.rtlnopwr.v /ef/tech/XFAB/EFXH035C/libs.ref/liberty/D_CELLS/PVT_3_30V_range/D_CELLS_MOS_typ_3_30V_25C.lib
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "D_CELLS_MOS_typ_3_30V_25C"
End of library at line 297952
Parsing module "rv32_CPU_v2"
Lib Read:  Processed 297953 lines.
ERROR: Net CTRL_cu_pc_s2_bF_buf0 only had 6 receivers in delay file,  but expected a fanout of 9
ERROR: Net _268_ only had 8 receivers in delay file,  but expected a fanout of 9
ERROR: Net _909__bF_buf2 only had 4 receivers in delay file,  but expected a fanout of 6
ERROR: Net CTRL_cyc_bF_buf12_bF_buf3 only had 7 receivers in delay file,  but expected a fanout of 5
ERROR: Net CTRL_cyc_bF_buf7 only had 4 receivers in delay file,  but expected a fanout of 3
ERROR: Net CTRL_cyc_bF_buf10 only had 4 receivers in delay file,  but expected a fanout of 5
ERROR: Net CTRL_cyc_bF_buf11 only had 4 receivers in delay file,  but expected a fanout of 3
ERROR: Net CTRL_cyc_bF_buf14 only had 4 receivers in delay file,  but expected a fanout of 5
ERROR: Net _1322__bF_buf0 only had 3 receivers in delay file,  but expected a fanout of 4
ERROR: Net _1822_ only had 2 receivers in delay file,  but expected a fanout of 3
Verilog netlist read:  Processed 5101 lines.
Number of paths analyzed:  581

Top 20 maximum delay paths:
Path DFRRQX1_167/C to DFRQX1_17/D delay 7526.27 ps
Path DFRRQX1_167/C to DFRQX1_28/D delay 7419.03 ps
Path DFRRQX1_167/C to DFRQX1_31/D delay 7392.08 ps
Path DFRRQX1_167/C to DFRQX1_14/D delay 7340.72 ps
Path DFRRQX1_167/C to DFRQX1_2/D delay 7302.14 ps
Path DFRRQX1_167/C to DFRQX1_1/D delay 7263.56 ps
Path DFRRQX1_167/C to DFRQX1_7/D delay 7257.27 ps
Path DFRRQX1_167/C to DFRQX1_32/D delay 7251.99 ps
Path DFRRQX1_167/C to DFRQX1_4/D delay 7212.95 ps
Path DFRRQX1_167/C to DFRQX1_27/D delay 7204.36 ps
Path DFRRQX1_167/C to DFRQX1_16/D delay 7203.56 ps
Path DFRRQX1_167/C to DFRQX1_10/D delay 7195.33 ps
Path DFRRQX1_167/C to DFRQX1_89/D delay 7169.36 ps
Path DFRRQX1_167/C to DFRQX1_93/D delay 7164.78 ps
Path DFRRQX1_167/C to DFRQX1_71/D delay 7158.6 ps
Path DFRRQX1_167/C to DFRQX1_59/D delay 7149.97 ps
Path DFRRQX1_167/C to DFRRQX1_100/D delay 7145.84 ps
Path DFRRQX1_167/C to DFRRQX1_97/D delay 7138.81 ps
Path DFRRQX1_167/C to DFRQX1_88/D delay 7136.47 ps
Path DFRRQX1_167/C to DFRQX1_30/D delay 7136.38 ps
Computed maximum clock frequency (zero slack) = 132.868 MHz
-----------------------------------------

Number of paths analyzed:  581

Top 20 minimum delay paths:
Path DFRRQX1_157/C to output pin extStart delay 580.105 ps
Path DFRRQX1_16/C to output pin rfD[15] delay 630.516 ps
Path DFRRQX1_164/C to output pin rfrd[2] delay 631.176 ps
Path DFRRQX1_18/C to output pin rfD[17] delay 633.32 ps
Path DFRRQX1_5/C to output pin rfD[4] delay 643.022 ps
Path DFRRQX1_13/C to output pin rfD[12] delay 647.412 ps
Path DFRRQX1_12/C to output pin rfD[11] delay 650.926 ps
Path DFRRQX1_24/C to output pin rfD[23] delay 651.241 ps
Path DFRRQX1_15/C to output pin rfD[14] delay 652.944 ps
Path DFRRQX1_166/C to output pin rfrd[4] delay 654.869 ps
Path DFRRQX1_11/C to output pin rfD[10] delay 654.994 ps
Path DFRRQX1_23/C to output pin rfD[22] delay 658.668 ps
Path DFRRQX1_20/C to output pin rfD[19] delay 660.956 ps
Path DFRRQX1_10/C to output pin rfD[9] delay 671.545 ps
Path DFRRQX1_32/C to output pin rfD[31] delay 673.645 ps
Path DFRRQX1_27/C to output pin rfD[26] delay 695.791 ps
Path DFRRQX1_19/C to output pin rfD[18] delay 704.064 ps
Path DFRRQX1_28/C to output pin rfD[27] delay 704.728 ps
Path DFRRQX1_26/C to output pin rfD[25] delay 705.737 ps
Path DFRRQX1_165/C to output pin rfrd[3] delay 715.435 ps
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  914

Top 20 maximum delay paths:
Path input pin IRQ to DFRRQX1_214/D delay 3058.31 ps
Path input pin IRQ to DFRRQX1_202/D delay 2984.37 ps
Path input pin IRQ to DFRRQX1_246/D delay 2965.65 ps
Path input pin IRQ to DFRRQX1_204/D delay 2936.18 ps
Path input pin IRQ to DFRRQX1_191/D delay 2929.66 ps
Path input pin IRQ to DFRRQX1_199/D delay 2925.82 ps
Path input pin IRQ to DFRRQX1_198/D delay 2922.83 ps
Path input pin IRQ to DFRRQX1_212/D delay 2917.01 ps
Path input pin IRQ to DFRRQX1_210/D delay 2904.71 ps
Path input pin IRQ to DFRRQX1_206/D delay 2904.34 ps
Path input pin IRQ to DFRRQX1_207/D delay 2902.48 ps
Path input pin IRQ to DFRRQX1_240/D delay 2900.62 ps
Path input pin IRQ to DFRRQX1_194/D delay 2896.39 ps
Path input pin IRQ to DFRRQX1_211/D delay 2879.31 ps
Path input pin IRQ to DFRRQX1_215/D delay 2877.81 ps
Path input pin IRQ to DFRRQX1_192/D delay 2876.88 ps
Path input pin IRQ to DFRRQX1_241/D delay 2876.63 ps
Path input pin IRQ to DFRRQX1_187/D delay 2872.89 ps
Path input pin IRQ to DFRRQX1_242/D delay 2869.89 ps
Path input pin IRQ to DFRRQX1_203/D delay 2866.97 ps
-----------------------------------------

Number of paths analyzed:  914

Top 20 minimum delay paths:
Path input pin rst to DFRQX1_133/D delay 90.6878 ps
Path input pin rst to DFRQX1_134/D delay 110.071 ps
Path input pin bdo[9] to DFRRQX1_68/D delay 235.134 ps
Path input pin bdo[28] to DFRRQX1_86/D delay 235.192 ps
Path input pin bdo[26] to DFRRQX1_84/D delay 235.192 ps
Path input pin bdo[25] to DFRRQX1_83/D delay 235.192 ps
Path input pin bdo[24] to DFRRQX1_82/D delay 235.192 ps
Path input pin bdo[18] to DFRRQX1_77/D delay 235.192 ps
Path input pin bdo[16] to DFRRQX1_75/D delay 235.192 ps
Path input pin bdo[5] to DFRRQX1_65/D delay 235.192 ps
Path input pin bdo[6] to DFRRQX2_3/D delay 236.511 ps
Path input pin bdo[21] to DFRRQX1_79/D delay 237.991 ps
Path input pin bdo[7] to DFRRQX1_66/D delay 238.094 ps
Path input pin bdo[13] to DFRRQX1_72/D delay 238.434 ps
Path input pin bdo[22] to DFRRQX1_80/D delay 238.537 ps
Path input pin bdo[2] to DFRRQX2_1/D delay 238.537 ps
Path input pin bdo[12] to DFRRQX1_71/D delay 240.563 ps
Path input pin bdo[4] to DFRSQX1_3/D delay 241.923 ps
Path input pin bdo[20] to DFRRQX2_4/D delay 242.204 ps
Path input pin bdo[10] to DFRRQX1_69/D delay 242.666 ps
-----------------------------------------

