//!Peripheral access API for CH32V103XX microcontrollers (generated using svd2rust v0.27.2 ( ))
//!
//!You can find an overview of the generated API [here].
//!
//!API features to be included in the [next]
//!svd2rust release can be generated by cloning the svd2rust [repository], checking out the above commit, and running `cargo doc --open`.
//!
//![here]: https://docs.rs/svd2rust/0.27.2/svd2rust/#peripheral-api
//![next]: https://github.com/rust-embedded/svd2rust/blob/master/CHANGELOG.md#unreleased
//![repository]: https://github.com/rust-embedded/svd2rust
use core::marker::PhantomData;
use core::ops::Deref;
#[cfg(feature = "rt")]
extern "C" {
    fn RCC();
    fn WWDG();
    fn PVD();
    fn TAMPER();
    fn RTC();
    fn FLASH();
    fn EXTI0();
    fn EXTI1();
    fn EXTI2();
    fn EXTI3();
    fn EXTI4();
    fn DMA1_CHANNEL1();
    fn DMA1_CHANNEL2();
    fn DMA1_CHANNEL3();
    fn DMA1_CHANNEL4();
    fn DMA1_CHANNEL5();
    fn DMA1_CHANNEL6();
    fn DMA1_CHANNEL7();
    fn ADC();
    fn EXTI9_5();
    fn TIM1_BRK_TIM9();
    fn TIM1_UP_TIM10();
    fn TIM1_TRG_COM_TIM11();
    fn TIM1_CC();
    fn TIM2();
    fn TIM3();
    fn TIM4();
    fn I2C1_EV();
    fn I2C1_ER();
    fn I2C2_EV();
    fn I2C2_ER();
    fn SPI1();
    fn SPI2();
    fn USART1();
    fn USART2();
    fn USART3();
    fn EXTI15_10();
    fn RTCALARM();
    fn USB_FS_WKUP();
    fn USBHD();
}
#[doc(hidden)]
pub union Vector {
    pub _handler: unsafe extern "C" fn(),
    pub _reserved: usize,
}
#[cfg(feature = "rt")]
#[doc(hidden)]
#[no_mangle]
pub static __EXTERNAL_INTERRUPTS: [Vector; 60] = [
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _handler: RCC },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _handler: WWDG },
    Vector { _handler: PVD },
    Vector { _handler: TAMPER },
    Vector { _handler: RTC },
    Vector { _handler: FLASH },
    Vector { _reserved: 0 },
    Vector { _handler: EXTI0 },
    Vector { _handler: EXTI1 },
    Vector { _handler: EXTI2 },
    Vector { _handler: EXTI3 },
    Vector { _handler: EXTI4 },
    Vector {
        _handler: DMA1_CHANNEL1,
    },
    Vector {
        _handler: DMA1_CHANNEL2,
    },
    Vector {
        _handler: DMA1_CHANNEL3,
    },
    Vector {
        _handler: DMA1_CHANNEL4,
    },
    Vector {
        _handler: DMA1_CHANNEL5,
    },
    Vector {
        _handler: DMA1_CHANNEL6,
    },
    Vector {
        _handler: DMA1_CHANNEL7,
    },
    Vector { _handler: ADC },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _handler: EXTI9_5 },
    Vector {
        _handler: TIM1_BRK_TIM9,
    },
    Vector {
        _handler: TIM1_UP_TIM10,
    },
    Vector {
        _handler: TIM1_TRG_COM_TIM11,
    },
    Vector { _handler: TIM1_CC },
    Vector { _handler: TIM2 },
    Vector { _handler: TIM3 },
    Vector { _handler: TIM4 },
    Vector { _handler: I2C1_EV },
    Vector { _handler: I2C1_ER },
    Vector { _handler: I2C2_EV },
    Vector { _handler: I2C2_ER },
    Vector { _handler: SPI1 },
    Vector { _handler: SPI2 },
    Vector { _handler: USART1 },
    Vector { _handler: USART2 },
    Vector { _handler: USART3 },
    Vector {
        _handler: EXTI15_10,
    },
    Vector { _handler: RTCALARM },
    Vector {
        _handler: USB_FS_WKUP,
    },
    Vector { _handler: USBHD },
];
#[doc(hidden)]
pub mod interrupt {
    ///Enumeration of all the interrupts.
    #[derive(Copy, Clone, Debug, PartialEq, Eq)]
    #[repr(u16)]
    pub enum Interrupt {
        ///5 - RCC global interrupt
        RCC = 5,
        ///16 - Window Watchdog interrupt
        WWDG = 16,
        ///17 - PVD through EXTI line detection interrupt
        PVD = 17,
        ///18 - Tamper interrupt
        TAMPER = 18,
        ///19 - RTC global interrupt
        RTC = 19,
        ///20 - Flash global interrupt
        FLASH = 20,
        ///22 - EXTI Line0 interrupt
        EXTI0 = 22,
        ///23 - EXTI Line1 interrupt
        EXTI1 = 23,
        ///24 - EXTI Line2 interrupt
        EXTI2 = 24,
        ///25 - EXTI Line3 interrupt
        EXTI3 = 25,
        ///26 - EXTI Line4 interrupt
        EXTI4 = 26,
        ///27 - DMA1 Channel1 global interrupt
        DMA1_CHANNEL1 = 27,
        ///28 - DMA1 Channel2 global interrupt
        DMA1_CHANNEL2 = 28,
        ///29 - DMA1 Channel3 global interrupt
        DMA1_CHANNEL3 = 29,
        ///30 - DMA1 Channel4 global interrupt
        DMA1_CHANNEL4 = 30,
        ///31 - DMA1 Channel5 global interrupt
        DMA1_CHANNEL5 = 31,
        ///32 - DMA1 Channel6 global interrupt
        DMA1_CHANNEL6 = 32,
        ///33 - DMA1 Channel7 global interrupt
        DMA1_CHANNEL7 = 33,
        ///34 - ADC1 global interrupt
        ADC = 34,
        ///39 - EXTI Line\[9:5\]
        ///interrupts
        EXTI9_5 = 39,
        ///40 - TIM1 Break interrupt and TIM9 global interrupt
        TIM1_BRK_TIM9 = 40,
        ///41 - TIM1 Update interrupt and TIM10 global interrupt
        TIM1_UP_TIM10 = 41,
        ///42 - TIM1 Trigger and Commutation interrupts and TIM11 global interrupt
        TIM1_TRG_COM_TIM11 = 42,
        ///43 - TIM1 Capture Compare interrupt
        TIM1_CC = 43,
        ///44 - TIM2 global interrupt
        TIM2 = 44,
        ///45 - TIM3 global interrupt
        TIM3 = 45,
        ///46 - TIM4 global interrupt
        TIM4 = 46,
        ///47 - I2C1 event interrupt
        I2C1_EV = 47,
        ///48 - I2C1 error interrupt
        I2C1_ER = 48,
        ///49 - I2C2 event interrupt
        I2C2_EV = 49,
        ///50 - I2C2 error interrupt
        I2C2_ER = 50,
        ///51 - SPI1 global interrupt
        SPI1 = 51,
        ///52 - SPI2 global interrupt
        SPI2 = 52,
        ///53 - USART1 global interrupt
        USART1 = 53,
        ///54 - USART2 global interrupt
        USART2 = 54,
        ///55 - USART3 global interrupt
        USART3 = 55,
        ///56 - EXTI Line\[15:10\]
        ///interrupts
        EXTI15_10 = 56,
        ///57 - RTC Alarms through EXTI line interrupt
        RTCALARM = 57,
        ///58 - USB Device FS Wakeup through EXTI line interrupt
        USB_FS_WKUP = 58,
        ///59 - USBHD_IRQHandler
        USBHD = 59,
    }
    /// TryFromInterruptError
    #[derive(Debug, Copy, Clone)]
    pub struct TryFromInterruptError(());
    impl Interrupt {
        /// Attempt to convert a given value into an `Interrupt`
        #[inline]
        pub fn try_from(value: u8) -> Result<Self, TryFromInterruptError> {
            match value {
                5 => Ok(Interrupt::RCC),
                16 => Ok(Interrupt::WWDG),
                17 => Ok(Interrupt::PVD),
                18 => Ok(Interrupt::TAMPER),
                19 => Ok(Interrupt::RTC),
                20 => Ok(Interrupt::FLASH),
                22 => Ok(Interrupt::EXTI0),
                23 => Ok(Interrupt::EXTI1),
                24 => Ok(Interrupt::EXTI2),
                25 => Ok(Interrupt::EXTI3),
                26 => Ok(Interrupt::EXTI4),
                27 => Ok(Interrupt::DMA1_CHANNEL1),
                28 => Ok(Interrupt::DMA1_CHANNEL2),
                29 => Ok(Interrupt::DMA1_CHANNEL3),
                30 => Ok(Interrupt::DMA1_CHANNEL4),
                31 => Ok(Interrupt::DMA1_CHANNEL5),
                32 => Ok(Interrupt::DMA1_CHANNEL6),
                33 => Ok(Interrupt::DMA1_CHANNEL7),
                34 => Ok(Interrupt::ADC),
                39 => Ok(Interrupt::EXTI9_5),
                40 => Ok(Interrupt::TIM1_BRK_TIM9),
                41 => Ok(Interrupt::TIM1_UP_TIM10),
                42 => Ok(Interrupt::TIM1_TRG_COM_TIM11),
                43 => Ok(Interrupt::TIM1_CC),
                44 => Ok(Interrupt::TIM2),
                45 => Ok(Interrupt::TIM3),
                46 => Ok(Interrupt::TIM4),
                47 => Ok(Interrupt::I2C1_EV),
                48 => Ok(Interrupt::I2C1_ER),
                49 => Ok(Interrupt::I2C2_EV),
                50 => Ok(Interrupt::I2C2_ER),
                51 => Ok(Interrupt::SPI1),
                52 => Ok(Interrupt::SPI2),
                53 => Ok(Interrupt::USART1),
                54 => Ok(Interrupt::USART2),
                55 => Ok(Interrupt::USART3),
                56 => Ok(Interrupt::EXTI15_10),
                57 => Ok(Interrupt::RTCALARM),
                58 => Ok(Interrupt::USB_FS_WKUP),
                59 => Ok(Interrupt::USBHD),
                _ => Err(TryFromInterruptError(())),
            }
        }
    }
    #[cfg(feature = "rt")]
    #[macro_export]
    /// Assigns a handler to an interrupt
    ///
    /// This macro takes two arguments: the name of an interrupt and the path to the
    /// function that will be used as the handler of that interrupt. That function
    /// must have signature `fn()`.
    ///
    /// Optionally, a third argument may be used to declare interrupt local data.
    /// The handler will have exclusive access to these *local* variables on each
    /// invocation. If the third argument is used then the signature of the handler
    /// function must be `fn(&mut $NAME::Locals)` where `$NAME` is the first argument
    /// passed to the macro.
    ///
    /// # Example
    ///
    /// ``` ignore
    /// interrupt!(TIM2, periodic);
    ///
    /// fn periodic() {
    ///     print!(".");
    /// }
    ///
    /// interrupt!(TIM3, tick, locals: {
    ///     tick: bool = false;
    /// });
    ///
    /// fn tick(locals: &mut TIM3::Locals) {
    ///     locals.tick = !locals.tick;
    ///
    ///     if locals.tick {
    ///         println!("Tick");
    ///     } else {
    ///         println!("Tock");
    ///     }
    /// }
    /// ```
    macro_rules ! interrupt { ($ NAME : ident , $ path : path , locals : { $ ($ lvar : ident : $ lty : ty = $ lval : expr ;) * }) => { # [allow (non_snake_case)]
mod $ NAME { pub struct Locals { $ (pub $ lvar : $ lty ,) * } } # [allow (non_snake_case)]
# [no_mangle]
pub extern "C" fn $ NAME () { let _ = $ crate :: interrupt :: Interrupt :: $ NAME ; static mut LOCALS : self :: $ NAME :: Locals = self :: $ NAME :: Locals { $ ($ lvar : $ lval ,) * } ; let f : fn (& mut self :: $ NAME :: Locals) = $ path ; f (unsafe { & mut LOCALS }) ; } } ; ($ NAME : ident , $ path : path) => { # [allow (non_snake_case)]
# [no_mangle]
pub extern "C" fn $ NAME () { let _ = $ crate :: interrupt :: Interrupt :: $ NAME ; let f : fn () = $ path ; f () ; } } }
}
pub use self::interrupt::Interrupt;
///Power control
pub struct PWR {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for PWR {}
impl PWR {
    ///Pointer to the register block
    pub const PTR: *const pwr::RegisterBlock = 0x4000_7000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const pwr::RegisterBlock {
        Self::PTR
    }
}
impl Deref for PWR {
    type Target = pwr::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for PWR {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PWR").finish()
    }
}
///Power control
pub mod pwr {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Power control register (PWR_CTRL)
        pub ctlr: CTLR,
        ///0x04 - Power control register (PWR_CSR)
        pub csr: CSR,
    }
    ///CTLR (rw) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Power control register (PWR_CTRL)
    pub mod ctlr {
        ///Register `CTLR` reader
        pub struct R(crate::R<CTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LPDS` reader - Low Power Deep Sleep
        pub type LPDS_R = crate::BitReader<bool>;
        ///Field `LPDS` writer - Low Power Deep Sleep
        pub type LPDS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `PDDS` reader - Power Down Deep Sleep
        pub type PDDS_R = crate::BitReader<bool>;
        ///Field `PDDS` writer - Power Down Deep Sleep
        pub type PDDS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `CWUF` reader - Clear Wake-up Flag
        pub type CWUF_R = crate::BitReader<bool>;
        ///Field `CWUF` writer - Clear Wake-up Flag
        pub type CWUF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `CSBF` reader - Clear STANDBY Flag
        pub type CSBF_R = crate::BitReader<bool>;
        ///Field `CSBF` writer - Clear STANDBY Flag
        pub type CSBF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `PVDE` reader - Power Voltage Detector Enable
        pub type PVDE_R = crate::BitReader<bool>;
        ///Field `PVDE` writer - Power Voltage Detector Enable
        pub type PVDE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `PLS` reader - PVD Level Selection
        pub type PLS_R = crate::FieldReader<u8, u8>;
        ///Field `PLS` writer - PVD Level Selection
        pub type PLS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 3, O>;
        ///Field `DBP` reader - Disable Backup Domain write protection
        pub type DBP_R = crate::BitReader<bool>;
        ///Field `DBP` writer - Disable Backup Domain write protection
        pub type DBP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Low Power Deep Sleep
            #[inline(always)]
            pub fn lpds(&self) -> LPDS_R {
                LPDS_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Power Down Deep Sleep
            #[inline(always)]
            pub fn pdds(&self) -> PDDS_R {
                PDDS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Clear Wake-up Flag
            #[inline(always)]
            pub fn cwuf(&self) -> CWUF_R {
                CWUF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Clear STANDBY Flag
            #[inline(always)]
            pub fn csbf(&self) -> CSBF_R {
                CSBF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Power Voltage Detector Enable
            #[inline(always)]
            pub fn pvde(&self) -> PVDE_R {
                PVDE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:7 - PVD Level Selection
            #[inline(always)]
            pub fn pls(&self) -> PLS_R {
                PLS_R::new(((self.bits >> 5) & 7) as u8)
            }
            ///Bit 8 - Disable Backup Domain write protection
            #[inline(always)]
            pub fn dbp(&self) -> DBP_R {
                DBP_R::new(((self.bits >> 8) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Low Power Deep Sleep
            #[inline(always)]
            #[must_use]
            pub fn lpds(&mut self) -> LPDS_W<0> {
                LPDS_W::new(self)
            }
            ///Bit 1 - Power Down Deep Sleep
            #[inline(always)]
            #[must_use]
            pub fn pdds(&mut self) -> PDDS_W<1> {
                PDDS_W::new(self)
            }
            ///Bit 2 - Clear Wake-up Flag
            #[inline(always)]
            #[must_use]
            pub fn cwuf(&mut self) -> CWUF_W<2> {
                CWUF_W::new(self)
            }
            ///Bit 3 - Clear STANDBY Flag
            #[inline(always)]
            #[must_use]
            pub fn csbf(&mut self) -> CSBF_W<3> {
                CSBF_W::new(self)
            }
            ///Bit 4 - Power Voltage Detector Enable
            #[inline(always)]
            #[must_use]
            pub fn pvde(&mut self) -> PVDE_W<4> {
                PVDE_W::new(self)
            }
            ///Bits 5:7 - PVD Level Selection
            #[inline(always)]
            #[must_use]
            pub fn pls(&mut self) -> PLS_W<5> {
                PLS_W::new(self)
            }
            ///Bit 8 - Disable Backup Domain write protection
            #[inline(always)]
            #[must_use]
            pub fn dbp(&mut self) -> DBP_W<8> {
                DBP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Power control register (PWR_CTRL)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr::R](R) reader structure
        impl crate::Readable for CTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CSR (rw) register accessor: an alias for `Reg<CSR_SPEC>`
    pub type CSR = crate::Reg<csr::CSR_SPEC>;
    ///Power control register (PWR_CSR)
    pub mod csr {
        ///Register `CSR` reader
        pub struct R(crate::R<CSR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CSR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CSR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CSR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CSR` writer
        pub struct W(crate::W<CSR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CSR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CSR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CSR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `WUF` reader - Wake-Up Flag
        pub type WUF_R = crate::BitReader<bool>;
        ///Field `SBF` reader - STANDBY Flag
        pub type SBF_R = crate::BitReader<bool>;
        ///Field `PVDO` reader - PVD Output
        pub type PVDO_R = crate::BitReader<bool>;
        ///Field `EWUP` reader - Enable WKUP pin
        pub type EWUP_R = crate::BitReader<bool>;
        ///Field `EWUP` writer - Enable WKUP pin
        pub type EWUP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CSR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Wake-Up Flag
            #[inline(always)]
            pub fn wuf(&self) -> WUF_R {
                WUF_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - STANDBY Flag
            #[inline(always)]
            pub fn sbf(&self) -> SBF_R {
                SBF_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - PVD Output
            #[inline(always)]
            pub fn pvdo(&self) -> PVDO_R {
                PVDO_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 8 - Enable WKUP pin
            #[inline(always)]
            pub fn ewup(&self) -> EWUP_R {
                EWUP_R::new(((self.bits >> 8) & 1) != 0)
            }
        }
        impl W {
            ///Bit 8 - Enable WKUP pin
            #[inline(always)]
            #[must_use]
            pub fn ewup(&mut self) -> EWUP_W<8> {
                EWUP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Power control register (PWR_CSR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [csr](index.html) module
        pub struct CSR_SPEC;
        impl crate::RegisterSpec for CSR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [csr::R](R) reader structure
        impl crate::Readable for CSR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [csr::W](W) writer structure
        impl crate::Writable for CSR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CSR to value 0
        impl crate::Resettable for CSR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Reset and clock control
pub struct RCC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for RCC {}
impl RCC {
    ///Pointer to the register block
    pub const PTR: *const rcc::RegisterBlock = 0x4002_1000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const rcc::RegisterBlock {
        Self::PTR
    }
}
impl Deref for RCC {
    type Target = rcc::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for RCC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RCC").finish()
    }
}
///Reset and clock control
pub mod rcc {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Clock control register
        pub ctlr: CTLR,
        ///0x04 - Clock configuration register(RCC_CFGR0)
        pub cfgr0: CFGR0,
        ///0x08 - Clock interrupt register(RCC_INTR)
        pub intr: INTR,
        ///0x0c - APB2 peripheral reset register(RCC_APB2PRSTR)
        pub apb2prstr: APB2PRSTR,
        ///0x10 - APB1 peripheral reset register(RCC_APB1PRSTR)
        pub apb1prstr: APB1PRSTR,
        ///0x14 - AHB Peripheral Clock enable register(RCC_AHBPCENR)
        pub ahbpcenr: AHBPCENR,
        ///0x18 - APB2 peripheral clock enable register (RCC_APB2PCENR)
        pub apb2pcenr: APB2PCENR,
        ///0x1c - APB1 peripheral clock enable register (RCC_APB1PCENR)
        pub apb1pcenr: APB1PCENR,
        ///0x20 - Backup domain control register(RCC_BDCTLR)
        pub bdctlr: BDCTLR,
        ///0x24 - Control/status register(RCC_RSTSCKR)
        pub rstsckr: RSTSCKR,
        ///0x28 - AHB reset register(RCC_APHBRSTR)
        pub ahbrstr: AHBRSTR,
    }
    ///CTLR (rw) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Clock control register
    pub mod ctlr {
        ///Register `CTLR` reader
        pub struct R(crate::R<CTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `HSION` reader - Internal High Speed clock enable
        pub type HSION_R = crate::BitReader<bool>;
        ///Field `HSION` writer - Internal High Speed clock enable
        pub type HSION_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `HSIRDY` reader - Internal High Speed clock ready flag
        pub type HSIRDY_R = crate::BitReader<bool>;
        ///Field `HSITRIM` reader - Internal High Speed clock trimming
        pub type HSITRIM_R = crate::FieldReader<u8, u8>;
        ///Field `HSITRIM` writer - Internal High Speed clock trimming
        pub type HSITRIM_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 5, O>;
        ///Field `HSICAL` reader - Internal High Speed clock Calibration
        pub type HSICAL_R = crate::FieldReader<u8, u8>;
        ///Field `HSEON` reader - External High Speed clock enable
        pub type HSEON_R = crate::BitReader<bool>;
        ///Field `HSEON` writer - External High Speed clock enable
        pub type HSEON_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `HSERDY` reader - External High Speed clock ready flag
        pub type HSERDY_R = crate::BitReader<bool>;
        ///Field `HSEBYP` reader - External High Speed clock Bypass
        pub type HSEBYP_R = crate::BitReader<bool>;
        ///Field `HSEBYP` writer - External High Speed clock Bypass
        pub type HSEBYP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `CSSON` reader - Clock Security System enable
        pub type CSSON_R = crate::BitReader<bool>;
        ///Field `CSSON` writer - Clock Security System enable
        pub type CSSON_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `PLLON` reader - PLL enable
        pub type PLLON_R = crate::BitReader<bool>;
        ///Field `PLLON` writer - PLL enable
        pub type PLLON_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `PLLRDY` reader - PLL clock ready flag
        pub type PLLRDY_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - Internal High Speed clock enable
            #[inline(always)]
            pub fn hsion(&self) -> HSION_R {
                HSION_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Internal High Speed clock ready flag
            #[inline(always)]
            pub fn hsirdy(&self) -> HSIRDY_R {
                HSIRDY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bits 3:7 - Internal High Speed clock trimming
            #[inline(always)]
            pub fn hsitrim(&self) -> HSITRIM_R {
                HSITRIM_R::new(((self.bits >> 3) & 0x1f) as u8)
            }
            ///Bits 8:15 - Internal High Speed clock Calibration
            #[inline(always)]
            pub fn hsical(&self) -> HSICAL_R {
                HSICAL_R::new(((self.bits >> 8) & 0xff) as u8)
            }
            ///Bit 16 - External High Speed clock enable
            #[inline(always)]
            pub fn hseon(&self) -> HSEON_R {
                HSEON_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - External High Speed clock ready flag
            #[inline(always)]
            pub fn hserdy(&self) -> HSERDY_R {
                HSERDY_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - External High Speed clock Bypass
            #[inline(always)]
            pub fn hsebyp(&self) -> HSEBYP_R {
                HSEBYP_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - Clock Security System enable
            #[inline(always)]
            pub fn csson(&self) -> CSSON_R {
                CSSON_R::new(((self.bits >> 19) & 1) != 0)
            }
            ///Bit 24 - PLL enable
            #[inline(always)]
            pub fn pllon(&self) -> PLLON_R {
                PLLON_R::new(((self.bits >> 24) & 1) != 0)
            }
            ///Bit 25 - PLL clock ready flag
            #[inline(always)]
            pub fn pllrdy(&self) -> PLLRDY_R {
                PLLRDY_R::new(((self.bits >> 25) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Internal High Speed clock enable
            #[inline(always)]
            #[must_use]
            pub fn hsion(&mut self) -> HSION_W<0> {
                HSION_W::new(self)
            }
            ///Bits 3:7 - Internal High Speed clock trimming
            #[inline(always)]
            #[must_use]
            pub fn hsitrim(&mut self) -> HSITRIM_W<3> {
                HSITRIM_W::new(self)
            }
            ///Bit 16 - External High Speed clock enable
            #[inline(always)]
            #[must_use]
            pub fn hseon(&mut self) -> HSEON_W<16> {
                HSEON_W::new(self)
            }
            ///Bit 18 - External High Speed clock Bypass
            #[inline(always)]
            #[must_use]
            pub fn hsebyp(&mut self) -> HSEBYP_W<18> {
                HSEBYP_W::new(self)
            }
            ///Bit 19 - Clock Security System enable
            #[inline(always)]
            #[must_use]
            pub fn csson(&mut self) -> CSSON_W<19> {
                CSSON_W::new(self)
            }
            ///Bit 24 - PLL enable
            #[inline(always)]
            #[must_use]
            pub fn pllon(&mut self) -> PLLON_W<24> {
                PLLON_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Clock control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr::R](R) reader structure
        impl crate::Readable for CTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0x83
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0x83;
        }
    }
    ///CFGR0 (rw) register accessor: an alias for `Reg<CFGR0_SPEC>`
    pub type CFGR0 = crate::Reg<cfgr0::CFGR0_SPEC>;
    ///Clock configuration register(RCC_CFGR0)
    pub mod cfgr0 {
        ///Register `CFGR0` reader
        pub struct R(crate::R<CFGR0_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR0_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR0_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR0_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR0` writer
        pub struct W(crate::W<CFGR0_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR0_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR0_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR0_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SW` reader - System clock Switch
        pub type SW_R = crate::FieldReader<u8, u8>;
        ///Field `SW` writer - System clock Switch
        pub type SW_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 2, O>;
        ///Field `SWS` reader - System Clock Switch Status
        pub type SWS_R = crate::FieldReader<u8, u8>;
        ///Field `HPRE` reader - AHB prescaler
        pub type HPRE_R = crate::FieldReader<u8, u8>;
        ///Field `HPRE` writer - AHB prescaler
        pub type HPRE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 4, O>;
        ///Field `PPRE1` reader - APB Low speed prescaler(APB1)
        pub type PPRE1_R = crate::FieldReader<u8, u8>;
        ///Field `PPRE1` writer - APB Low speed prescaler(APB1)
        pub type PPRE1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 3, O>;
        ///Field `PPRE2` reader - APB High speed prescaler(APB2)
        pub type PPRE2_R = crate::FieldReader<u8, u8>;
        ///Field `PPRE2` writer - APB High speed prescaler(APB2)
        pub type PPRE2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 3, O>;
        ///Field `ADCPRE` reader - ADC prescaler
        pub type ADCPRE_R = crate::FieldReader<u8, u8>;
        ///Field `ADCPRE` writer - ADC prescaler
        pub type ADCPRE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 2, O>;
        ///Field `PLLSRC` reader - PLL entry clock source
        pub type PLLSRC_R = crate::BitReader<bool>;
        ///Field `PLLSRC` writer - PLL entry clock source
        pub type PLLSRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR0_SPEC, bool, O>;
        ///Field `PLLXTPRE` reader - HSE divider for PLL entry
        pub type PLLXTPRE_R = crate::BitReader<bool>;
        ///Field `PLLXTPRE` writer - HSE divider for PLL entry
        pub type PLLXTPRE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR0_SPEC, bool, O>;
        ///Field `PLLMUL` reader - PLL Multiplication Factor
        pub type PLLMUL_R = crate::FieldReader<u8, u8>;
        ///Field `PLLMUL` writer - PLL Multiplication Factor
        pub type PLLMUL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 4, O>;
        ///Field `USBPRE` reader - USB prescaler
        pub type USBPRE_R = crate::BitReader<bool>;
        ///Field `USBPRE` writer - USB prescaler
        pub type USBPRE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR0_SPEC, bool, O>;
        ///Field `MCO` reader - Microcontroller clock output
        pub type MCO_R = crate::FieldReader<u8, u8>;
        ///Field `MCO` writer - Microcontroller clock output
        pub type MCO_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR0_SPEC, u8, u8, 3, O>;
        impl R {
            ///Bits 0:1 - System clock Switch
            #[inline(always)]
            pub fn sw(&self) -> SW_R {
                SW_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - System Clock Switch Status
            #[inline(always)]
            pub fn sws(&self) -> SWS_R {
                SWS_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - AHB prescaler
            #[inline(always)]
            pub fn hpre(&self) -> HPRE_R {
                HPRE_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:10 - APB Low speed prescaler(APB1)
            #[inline(always)]
            pub fn ppre1(&self) -> PPRE1_R {
                PPRE1_R::new(((self.bits >> 8) & 7) as u8)
            }
            ///Bits 11:13 - APB High speed prescaler(APB2)
            #[inline(always)]
            pub fn ppre2(&self) -> PPRE2_R {
                PPRE2_R::new(((self.bits >> 11) & 7) as u8)
            }
            ///Bits 14:15 - ADC prescaler
            #[inline(always)]
            pub fn adcpre(&self) -> ADCPRE_R {
                ADCPRE_R::new(((self.bits >> 14) & 3) as u8)
            }
            ///Bit 16 - PLL entry clock source
            #[inline(always)]
            pub fn pllsrc(&self) -> PLLSRC_R {
                PLLSRC_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - HSE divider for PLL entry
            #[inline(always)]
            pub fn pllxtpre(&self) -> PLLXTPRE_R {
                PLLXTPRE_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bits 18:21 - PLL Multiplication Factor
            #[inline(always)]
            pub fn pllmul(&self) -> PLLMUL_R {
                PLLMUL_R::new(((self.bits >> 18) & 0x0f) as u8)
            }
            ///Bit 22 - USB prescaler
            #[inline(always)]
            pub fn usbpre(&self) -> USBPRE_R {
                USBPRE_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bits 24:26 - Microcontroller clock output
            #[inline(always)]
            pub fn mco(&self) -> MCO_R {
                MCO_R::new(((self.bits >> 24) & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - System clock Switch
            #[inline(always)]
            #[must_use]
            pub fn sw(&mut self) -> SW_W<0> {
                SW_W::new(self)
            }
            ///Bits 4:7 - AHB prescaler
            #[inline(always)]
            #[must_use]
            pub fn hpre(&mut self) -> HPRE_W<4> {
                HPRE_W::new(self)
            }
            ///Bits 8:10 - APB Low speed prescaler(APB1)
            #[inline(always)]
            #[must_use]
            pub fn ppre1(&mut self) -> PPRE1_W<8> {
                PPRE1_W::new(self)
            }
            ///Bits 11:13 - APB High speed prescaler(APB2)
            #[inline(always)]
            #[must_use]
            pub fn ppre2(&mut self) -> PPRE2_W<11> {
                PPRE2_W::new(self)
            }
            ///Bits 14:15 - ADC prescaler
            #[inline(always)]
            #[must_use]
            pub fn adcpre(&mut self) -> ADCPRE_W<14> {
                ADCPRE_W::new(self)
            }
            ///Bit 16 - PLL entry clock source
            #[inline(always)]
            #[must_use]
            pub fn pllsrc(&mut self) -> PLLSRC_W<16> {
                PLLSRC_W::new(self)
            }
            ///Bit 17 - HSE divider for PLL entry
            #[inline(always)]
            #[must_use]
            pub fn pllxtpre(&mut self) -> PLLXTPRE_W<17> {
                PLLXTPRE_W::new(self)
            }
            ///Bits 18:21 - PLL Multiplication Factor
            #[inline(always)]
            #[must_use]
            pub fn pllmul(&mut self) -> PLLMUL_W<18> {
                PLLMUL_W::new(self)
            }
            ///Bit 22 - USB prescaler
            #[inline(always)]
            #[must_use]
            pub fn usbpre(&mut self) -> USBPRE_W<22> {
                USBPRE_W::new(self)
            }
            ///Bits 24:26 - Microcontroller clock output
            #[inline(always)]
            #[must_use]
            pub fn mco(&mut self) -> MCO_W<24> {
                MCO_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Clock configuration register(RCC_CFGR0)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr0](index.html) module
        pub struct CFGR0_SPEC;
        impl crate::RegisterSpec for CFGR0_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr0::R](R) reader structure
        impl crate::Readable for CFGR0_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr0::W](W) writer structure
        impl crate::Writable for CFGR0_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR0 to value 0
        impl crate::Resettable for CFGR0_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///INTR (rw) register accessor: an alias for `Reg<INTR_SPEC>`
    pub type INTR = crate::Reg<intr::INTR_SPEC>;
    ///Clock interrupt register(RCC_INTR)
    pub mod intr {
        ///Register `INTR` reader
        pub struct R(crate::R<INTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<INTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<INTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<INTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `INTR` writer
        pub struct W(crate::W<INTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<INTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<INTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<INTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LSIRDYF` reader - LSI Ready Interrupt flag
        pub type LSIRDYF_R = crate::BitReader<bool>;
        ///Field `LSERDYF` reader - LSE Ready Interrupt flag
        pub type LSERDYF_R = crate::BitReader<bool>;
        ///Field `HSIRDYF` reader - HSI Ready Interrupt flag
        pub type HSIRDYF_R = crate::BitReader<bool>;
        ///Field `HSERDYF` reader - HSE Ready Interrupt flag
        pub type HSERDYF_R = crate::BitReader<bool>;
        ///Field `PLLRDYF` reader - PLL Ready Interrupt flag
        pub type PLLRDYF_R = crate::BitReader<bool>;
        ///Field `CSSF` reader - Clock Security System Interrupt flag
        pub type CSSF_R = crate::BitReader<bool>;
        ///Field `LSIRDYIE` reader - LSI Ready Interrupt Enable
        pub type LSIRDYIE_R = crate::BitReader<bool>;
        ///Field `LSIRDYIE` writer - LSI Ready Interrupt Enable
        pub type LSIRDYIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `LSERDYIE` reader - LSE Ready Interrupt Enable
        pub type LSERDYIE_R = crate::BitReader<bool>;
        ///Field `LSERDYIE` writer - LSE Ready Interrupt Enable
        pub type LSERDYIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `HSIRDYIE` reader - HSI Ready Interrupt Enable
        pub type HSIRDYIE_R = crate::BitReader<bool>;
        ///Field `HSIRDYIE` writer - HSI Ready Interrupt Enable
        pub type HSIRDYIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `HSERDYIE` reader - HSE Ready Interrupt Enable
        pub type HSERDYIE_R = crate::BitReader<bool>;
        ///Field `HSERDYIE` writer - HSE Ready Interrupt Enable
        pub type HSERDYIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `PLLRDYIE` reader - PLL Ready Interrupt Enable
        pub type PLLRDYIE_R = crate::BitReader<bool>;
        ///Field `PLLRDYIE` writer - PLL Ready Interrupt Enable
        pub type PLLRDYIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `LSIRDYC` writer - LSI Ready Interrupt Clear
        pub type LSIRDYC_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `LSERDYC` writer - LSE Ready Interrupt Clear
        pub type LSERDYC_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `HSIRDYC` writer - HSI Ready Interrupt Clear
        pub type HSIRDYC_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `HSERDYC` writer - HSE Ready Interrupt Clear
        pub type HSERDYC_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `PLLRDYC` writer - PLL Ready Interrupt Clear
        pub type PLLRDYC_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        ///Field `CSSC` writer - Clock security system interrupt clear
        pub type CSSC_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - LSI Ready Interrupt flag
            #[inline(always)]
            pub fn lsirdyf(&self) -> LSIRDYF_R {
                LSIRDYF_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - LSE Ready Interrupt flag
            #[inline(always)]
            pub fn lserdyf(&self) -> LSERDYF_R {
                LSERDYF_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - HSI Ready Interrupt flag
            #[inline(always)]
            pub fn hsirdyf(&self) -> HSIRDYF_R {
                HSIRDYF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - HSE Ready Interrupt flag
            #[inline(always)]
            pub fn hserdyf(&self) -> HSERDYF_R {
                HSERDYF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - PLL Ready Interrupt flag
            #[inline(always)]
            pub fn pllrdyf(&self) -> PLLRDYF_R {
                PLLRDYF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 7 - Clock Security System Interrupt flag
            #[inline(always)]
            pub fn cssf(&self) -> CSSF_R {
                CSSF_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - LSI Ready Interrupt Enable
            #[inline(always)]
            pub fn lsirdyie(&self) -> LSIRDYIE_R {
                LSIRDYIE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - LSE Ready Interrupt Enable
            #[inline(always)]
            pub fn lserdyie(&self) -> LSERDYIE_R {
                LSERDYIE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - HSI Ready Interrupt Enable
            #[inline(always)]
            pub fn hsirdyie(&self) -> HSIRDYIE_R {
                HSIRDYIE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - HSE Ready Interrupt Enable
            #[inline(always)]
            pub fn hserdyie(&self) -> HSERDYIE_R {
                HSERDYIE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - PLL Ready Interrupt Enable
            #[inline(always)]
            pub fn pllrdyie(&self) -> PLLRDYIE_R {
                PLLRDYIE_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 8 - LSI Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn lsirdyie(&mut self) -> LSIRDYIE_W<8> {
                LSIRDYIE_W::new(self)
            }
            ///Bit 9 - LSE Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn lserdyie(&mut self) -> LSERDYIE_W<9> {
                LSERDYIE_W::new(self)
            }
            ///Bit 10 - HSI Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn hsirdyie(&mut self) -> HSIRDYIE_W<10> {
                HSIRDYIE_W::new(self)
            }
            ///Bit 11 - HSE Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn hserdyie(&mut self) -> HSERDYIE_W<11> {
                HSERDYIE_W::new(self)
            }
            ///Bit 12 - PLL Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn pllrdyie(&mut self) -> PLLRDYIE_W<12> {
                PLLRDYIE_W::new(self)
            }
            ///Bit 16 - LSI Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn lsirdyc(&mut self) -> LSIRDYC_W<16> {
                LSIRDYC_W::new(self)
            }
            ///Bit 17 - LSE Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn lserdyc(&mut self) -> LSERDYC_W<17> {
                LSERDYC_W::new(self)
            }
            ///Bit 18 - HSI Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn hsirdyc(&mut self) -> HSIRDYC_W<18> {
                HSIRDYC_W::new(self)
            }
            ///Bit 19 - HSE Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn hserdyc(&mut self) -> HSERDYC_W<19> {
                HSERDYC_W::new(self)
            }
            ///Bit 20 - PLL Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn pllrdyc(&mut self) -> PLLRDYC_W<20> {
                PLLRDYC_W::new(self)
            }
            ///Bit 23 - Clock security system interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cssc(&mut self) -> CSSC_W<23> {
                CSSC_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Clock interrupt register(RCC_INTR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intr](index.html) module
        pub struct INTR_SPEC;
        impl crate::RegisterSpec for INTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [intr::R](R) reader structure
        impl crate::Readable for INTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [intr::W](W) writer structure
        impl crate::Writable for INTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets INTR to value 0
        impl crate::Resettable for INTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///APB2PRSTR (rw) register accessor: an alias for `Reg<APB2PRSTR_SPEC>`
    pub type APB2PRSTR = crate::Reg<apb2prstr::APB2PRSTR_SPEC>;
    ///APB2 peripheral reset register(RCC_APB2PRSTR)
    pub mod apb2prstr {
        ///Register `APB2PRSTR` reader
        pub struct R(crate::R<APB2PRSTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<APB2PRSTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<APB2PRSTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<APB2PRSTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `APB2PRSTR` writer
        pub struct W(crate::W<APB2PRSTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<APB2PRSTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<APB2PRSTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<APB2PRSTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `AFIORST` reader - Alternate function I/O reset
        pub type AFIORST_R = crate::BitReader<bool>;
        ///Field `AFIORST` writer - Alternate function I/O reset
        pub type AFIORST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `IOPARST` reader - IO port A reset
        pub type IOPARST_R = crate::BitReader<bool>;
        ///Field `IOPARST` writer - IO port A reset
        pub type IOPARST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `IOPBRST` reader - IO port B reset
        pub type IOPBRST_R = crate::BitReader<bool>;
        ///Field `IOPBRST` writer - IO port B reset
        pub type IOPBRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `IOPCRST` reader - IO port C reset
        pub type IOPCRST_R = crate::BitReader<bool>;
        ///Field `IOPCRST` writer - IO port C reset
        pub type IOPCRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `IOPDRST` reader - IO port D reset
        pub type IOPDRST_R = crate::BitReader<bool>;
        ///Field `IOPDRST` writer - IO port D reset
        pub type IOPDRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `ADCRST` reader - ADC interface reset
        pub type ADCRST_R = crate::BitReader<bool>;
        ///Field `ADCRST` writer - ADC interface reset
        pub type ADCRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `TIM1RST` reader - TIM1 timer reset
        pub type TIM1RST_R = crate::BitReader<bool>;
        ///Field `TIM1RST` writer - TIM1 timer reset
        pub type TIM1RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `SPI1RST` reader - SPI 1 reset
        pub type SPI1RST_R = crate::BitReader<bool>;
        ///Field `SPI1RST` writer - SPI 1 reset
        pub type SPI1RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        ///Field `USART1RST` reader - USART1 reset
        pub type USART1RST_R = crate::BitReader<bool>;
        ///Field `USART1RST` writer - USART1 reset
        pub type USART1RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PRSTR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Alternate function I/O reset
            #[inline(always)]
            pub fn afiorst(&self) -> AFIORST_R {
                AFIORST_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - IO port A reset
            #[inline(always)]
            pub fn ioparst(&self) -> IOPARST_R {
                IOPARST_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - IO port B reset
            #[inline(always)]
            pub fn iopbrst(&self) -> IOPBRST_R {
                IOPBRST_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - IO port C reset
            #[inline(always)]
            pub fn iopcrst(&self) -> IOPCRST_R {
                IOPCRST_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - IO port D reset
            #[inline(always)]
            pub fn iopdrst(&self) -> IOPDRST_R {
                IOPDRST_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 9 - ADC interface reset
            #[inline(always)]
            pub fn adcrst(&self) -> ADCRST_R {
                ADCRST_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 11 - TIM1 timer reset
            #[inline(always)]
            pub fn tim1rst(&self) -> TIM1RST_R {
                TIM1RST_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - SPI 1 reset
            #[inline(always)]
            pub fn spi1rst(&self) -> SPI1RST_R {
                SPI1RST_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - USART1 reset
            #[inline(always)]
            pub fn usart1rst(&self) -> USART1RST_R {
                USART1RST_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Alternate function I/O reset
            #[inline(always)]
            #[must_use]
            pub fn afiorst(&mut self) -> AFIORST_W<0> {
                AFIORST_W::new(self)
            }
            ///Bit 2 - IO port A reset
            #[inline(always)]
            #[must_use]
            pub fn ioparst(&mut self) -> IOPARST_W<2> {
                IOPARST_W::new(self)
            }
            ///Bit 3 - IO port B reset
            #[inline(always)]
            #[must_use]
            pub fn iopbrst(&mut self) -> IOPBRST_W<3> {
                IOPBRST_W::new(self)
            }
            ///Bit 4 - IO port C reset
            #[inline(always)]
            #[must_use]
            pub fn iopcrst(&mut self) -> IOPCRST_W<4> {
                IOPCRST_W::new(self)
            }
            ///Bit 5 - IO port D reset
            #[inline(always)]
            #[must_use]
            pub fn iopdrst(&mut self) -> IOPDRST_W<5> {
                IOPDRST_W::new(self)
            }
            ///Bit 9 - ADC interface reset
            #[inline(always)]
            #[must_use]
            pub fn adcrst(&mut self) -> ADCRST_W<9> {
                ADCRST_W::new(self)
            }
            ///Bit 11 - TIM1 timer reset
            #[inline(always)]
            #[must_use]
            pub fn tim1rst(&mut self) -> TIM1RST_W<11> {
                TIM1RST_W::new(self)
            }
            ///Bit 12 - SPI 1 reset
            #[inline(always)]
            #[must_use]
            pub fn spi1rst(&mut self) -> SPI1RST_W<12> {
                SPI1RST_W::new(self)
            }
            ///Bit 14 - USART1 reset
            #[inline(always)]
            #[must_use]
            pub fn usart1rst(&mut self) -> USART1RST_W<14> {
                USART1RST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///APB2 peripheral reset register(RCC_APB2PRSTR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [apb2prstr](index.html) module
        pub struct APB2PRSTR_SPEC;
        impl crate::RegisterSpec for APB2PRSTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [apb2prstr::R](R) reader structure
        impl crate::Readable for APB2PRSTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [apb2prstr::W](W) writer structure
        impl crate::Writable for APB2PRSTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets APB2PRSTR to value 0
        impl crate::Resettable for APB2PRSTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///APB1PRSTR (rw) register accessor: an alias for `Reg<APB1PRSTR_SPEC>`
    pub type APB1PRSTR = crate::Reg<apb1prstr::APB1PRSTR_SPEC>;
    ///APB1 peripheral reset register(RCC_APB1PRSTR)
    pub mod apb1prstr {
        ///Register `APB1PRSTR` reader
        pub struct R(crate::R<APB1PRSTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<APB1PRSTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<APB1PRSTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<APB1PRSTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `APB1PRSTR` writer
        pub struct W(crate::W<APB1PRSTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<APB1PRSTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<APB1PRSTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<APB1PRSTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TIM2RST` reader - Timer 2 reset
        pub type TIM2RST_R = crate::BitReader<bool>;
        ///Field `TIM2RST` writer - Timer 2 reset
        pub type TIM2RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `TIM3RST` reader - Timer 3 reset
        pub type TIM3RST_R = crate::BitReader<bool>;
        ///Field `TIM3RST` writer - Timer 3 reset
        pub type TIM3RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `TIM4RST` reader - Timer 4 reset
        pub type TIM4RST_R = crate::BitReader<bool>;
        ///Field `TIM4RST` writer - Timer 4 reset
        pub type TIM4RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `WWDGRST` reader - Window watchdog reset
        pub type WWDGRST_R = crate::BitReader<bool>;
        ///Field `WWDGRST` writer - Window watchdog reset
        pub type WWDGRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `SPI2RST` reader - SPI2 reset
        pub type SPI2RST_R = crate::BitReader<bool>;
        ///Field `SPI2RST` writer - SPI2 reset
        pub type SPI2RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `USART2RST` reader - USART 2 reset
        pub type USART2RST_R = crate::BitReader<bool>;
        ///Field `USART2RST` writer - USART 2 reset
        pub type USART2RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `USART3RST` reader - USART 3 reset
        pub type USART3RST_R = crate::BitReader<bool>;
        ///Field `USART3RST` writer - USART 3 reset
        pub type USART3RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `I2C1RST` reader - I2C1 reset
        pub type I2C1RST_R = crate::BitReader<bool>;
        ///Field `I2C1RST` writer - I2C1 reset
        pub type I2C1RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `I2C2RST` reader - I2C2 reset
        pub type I2C2RST_R = crate::BitReader<bool>;
        ///Field `I2C2RST` writer - I2C2 reset
        pub type I2C2RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `USBDRST` reader - USBD reset
        pub type USBDRST_R = crate::BitReader<bool>;
        ///Field `USBDRST` writer - USBD reset
        pub type USBDRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `CANRST` reader - CAN reset
        pub type CANRST_R = crate::BitReader<bool>;
        ///Field `CANRST` writer - CAN reset
        pub type CANRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `BKPRST` reader - Backup interface reset
        pub type BKPRST_R = crate::BitReader<bool>;
        ///Field `BKPRST` writer - Backup interface reset
        pub type BKPRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `PWRRST` reader - Power interface reset
        pub type PWRRST_R = crate::BitReader<bool>;
        ///Field `PWRRST` writer - Power interface reset
        pub type PWRRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        ///Field `DACRST` reader - DAC interface reset
        pub type DACRST_R = crate::BitReader<bool>;
        ///Field `DACRST` writer - DAC interface reset
        pub type DACRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PRSTR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Timer 2 reset
            #[inline(always)]
            pub fn tim2rst(&self) -> TIM2RST_R {
                TIM2RST_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Timer 3 reset
            #[inline(always)]
            pub fn tim3rst(&self) -> TIM3RST_R {
                TIM3RST_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Timer 4 reset
            #[inline(always)]
            pub fn tim4rst(&self) -> TIM4RST_R {
                TIM4RST_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 11 - Window watchdog reset
            #[inline(always)]
            pub fn wwdgrst(&self) -> WWDGRST_R {
                WWDGRST_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 14 - SPI2 reset
            #[inline(always)]
            pub fn spi2rst(&self) -> SPI2RST_R {
                SPI2RST_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 17 - USART 2 reset
            #[inline(always)]
            pub fn usart2rst(&self) -> USART2RST_R {
                USART2RST_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - USART 3 reset
            #[inline(always)]
            pub fn usart3rst(&self) -> USART3RST_R {
                USART3RST_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 21 - I2C1 reset
            #[inline(always)]
            pub fn i2c1rst(&self) -> I2C1RST_R {
                I2C1RST_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - I2C2 reset
            #[inline(always)]
            pub fn i2c2rst(&self) -> I2C2RST_R {
                I2C2RST_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - USBD reset
            #[inline(always)]
            pub fn usbdrst(&self) -> USBDRST_R {
                USBDRST_R::new(((self.bits >> 23) & 1) != 0)
            }
            ///Bit 25 - CAN reset
            #[inline(always)]
            pub fn canrst(&self) -> CANRST_R {
                CANRST_R::new(((self.bits >> 25) & 1) != 0)
            }
            ///Bit 27 - Backup interface reset
            #[inline(always)]
            pub fn bkprst(&self) -> BKPRST_R {
                BKPRST_R::new(((self.bits >> 27) & 1) != 0)
            }
            ///Bit 28 - Power interface reset
            #[inline(always)]
            pub fn pwrrst(&self) -> PWRRST_R {
                PWRRST_R::new(((self.bits >> 28) & 1) != 0)
            }
            ///Bit 29 - DAC interface reset
            #[inline(always)]
            pub fn dacrst(&self) -> DACRST_R {
                DACRST_R::new(((self.bits >> 29) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Timer 2 reset
            #[inline(always)]
            #[must_use]
            pub fn tim2rst(&mut self) -> TIM2RST_W<0> {
                TIM2RST_W::new(self)
            }
            ///Bit 1 - Timer 3 reset
            #[inline(always)]
            #[must_use]
            pub fn tim3rst(&mut self) -> TIM3RST_W<1> {
                TIM3RST_W::new(self)
            }
            ///Bit 2 - Timer 4 reset
            #[inline(always)]
            #[must_use]
            pub fn tim4rst(&mut self) -> TIM4RST_W<2> {
                TIM4RST_W::new(self)
            }
            ///Bit 11 - Window watchdog reset
            #[inline(always)]
            #[must_use]
            pub fn wwdgrst(&mut self) -> WWDGRST_W<11> {
                WWDGRST_W::new(self)
            }
            ///Bit 14 - SPI2 reset
            #[inline(always)]
            #[must_use]
            pub fn spi2rst(&mut self) -> SPI2RST_W<14> {
                SPI2RST_W::new(self)
            }
            ///Bit 17 - USART 2 reset
            #[inline(always)]
            #[must_use]
            pub fn usart2rst(&mut self) -> USART2RST_W<17> {
                USART2RST_W::new(self)
            }
            ///Bit 18 - USART 3 reset
            #[inline(always)]
            #[must_use]
            pub fn usart3rst(&mut self) -> USART3RST_W<18> {
                USART3RST_W::new(self)
            }
            ///Bit 21 - I2C1 reset
            #[inline(always)]
            #[must_use]
            pub fn i2c1rst(&mut self) -> I2C1RST_W<21> {
                I2C1RST_W::new(self)
            }
            ///Bit 22 - I2C2 reset
            #[inline(always)]
            #[must_use]
            pub fn i2c2rst(&mut self) -> I2C2RST_W<22> {
                I2C2RST_W::new(self)
            }
            ///Bit 23 - USBD reset
            #[inline(always)]
            #[must_use]
            pub fn usbdrst(&mut self) -> USBDRST_W<23> {
                USBDRST_W::new(self)
            }
            ///Bit 25 - CAN reset
            #[inline(always)]
            #[must_use]
            pub fn canrst(&mut self) -> CANRST_W<25> {
                CANRST_W::new(self)
            }
            ///Bit 27 - Backup interface reset
            #[inline(always)]
            #[must_use]
            pub fn bkprst(&mut self) -> BKPRST_W<27> {
                BKPRST_W::new(self)
            }
            ///Bit 28 - Power interface reset
            #[inline(always)]
            #[must_use]
            pub fn pwrrst(&mut self) -> PWRRST_W<28> {
                PWRRST_W::new(self)
            }
            ///Bit 29 - DAC interface reset
            #[inline(always)]
            #[must_use]
            pub fn dacrst(&mut self) -> DACRST_W<29> {
                DACRST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///APB1 peripheral reset register(RCC_APB1PRSTR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [apb1prstr](index.html) module
        pub struct APB1PRSTR_SPEC;
        impl crate::RegisterSpec for APB1PRSTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [apb1prstr::R](R) reader structure
        impl crate::Readable for APB1PRSTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [apb1prstr::W](W) writer structure
        impl crate::Writable for APB1PRSTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets APB1PRSTR to value 0
        impl crate::Resettable for APB1PRSTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///AHBPCENR (rw) register accessor: an alias for `Reg<AHBPCENR_SPEC>`
    pub type AHBPCENR = crate::Reg<ahbpcenr::AHBPCENR_SPEC>;
    ///AHB Peripheral Clock enable register(RCC_AHBPCENR)
    pub mod ahbpcenr {
        ///Register `AHBPCENR` reader
        pub struct R(crate::R<AHBPCENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<AHBPCENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<AHBPCENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<AHBPCENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `AHBPCENR` writer
        pub struct W(crate::W<AHBPCENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<AHBPCENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<AHBPCENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<AHBPCENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DMAEN` reader - DMA clock enable
        pub type DMAEN_R = crate::BitReader<bool>;
        ///Field `DMAEN` writer - DMA clock enable
        pub type DMAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHBPCENR_SPEC, bool, O>;
        ///Field `SRAMEN` reader - SRAM interface clock enable
        pub type SRAMEN_R = crate::BitReader<bool>;
        ///Field `SRAMEN` writer - SRAM interface clock enable
        pub type SRAMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHBPCENR_SPEC, bool, O>;
        ///Field `FLITFEN` reader - FLITF clock enable
        pub type FLITFEN_R = crate::BitReader<bool>;
        ///Field `FLITFEN` writer - FLITF clock enable
        pub type FLITFEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHBPCENR_SPEC, bool, O>;
        ///Field `CRCEN` reader - CRC clock enable
        pub type CRCEN_R = crate::BitReader<bool>;
        ///Field `CRCEN` writer - CRC clock enable
        pub type CRCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHBPCENR_SPEC, bool, O>;
        ///Field `USBHDEN` reader - USBHD clock enable
        pub type USBHDEN_R = crate::BitReader<bool>;
        ///Field `USBHDEN` writer - USBHD clock enable
        pub type USBHDEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHBPCENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - DMA clock enable
            #[inline(always)]
            pub fn dmaen(&self) -> DMAEN_R {
                DMAEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - SRAM interface clock enable
            #[inline(always)]
            pub fn sramen(&self) -> SRAMEN_R {
                SRAMEN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - FLITF clock enable
            #[inline(always)]
            pub fn flitfen(&self) -> FLITFEN_R {
                FLITFEN_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - CRC clock enable
            #[inline(always)]
            pub fn crcen(&self) -> CRCEN_R {
                CRCEN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 12 - USBHD clock enable
            #[inline(always)]
            pub fn usbhden(&self) -> USBHDEN_R {
                USBHDEN_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DMA clock enable
            #[inline(always)]
            #[must_use]
            pub fn dmaen(&mut self) -> DMAEN_W<0> {
                DMAEN_W::new(self)
            }
            ///Bit 2 - SRAM interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn sramen(&mut self) -> SRAMEN_W<2> {
                SRAMEN_W::new(self)
            }
            ///Bit 4 - FLITF clock enable
            #[inline(always)]
            #[must_use]
            pub fn flitfen(&mut self) -> FLITFEN_W<4> {
                FLITFEN_W::new(self)
            }
            ///Bit 6 - CRC clock enable
            #[inline(always)]
            #[must_use]
            pub fn crcen(&mut self) -> CRCEN_W<6> {
                CRCEN_W::new(self)
            }
            ///Bit 12 - USBHD clock enable
            #[inline(always)]
            #[must_use]
            pub fn usbhden(&mut self) -> USBHDEN_W<12> {
                USBHDEN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///AHB Peripheral Clock enable register(RCC_AHBPCENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ahbpcenr](index.html) module
        pub struct AHBPCENR_SPEC;
        impl crate::RegisterSpec for AHBPCENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ahbpcenr::R](R) reader structure
        impl crate::Readable for AHBPCENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ahbpcenr::W](W) writer structure
        impl crate::Writable for AHBPCENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets AHBPCENR to value 0x14
        impl crate::Resettable for AHBPCENR_SPEC {
            const RESET_VALUE: Self::Ux = 0x14;
        }
    }
    ///APB2PCENR (rw) register accessor: an alias for `Reg<APB2PCENR_SPEC>`
    pub type APB2PCENR = crate::Reg<apb2pcenr::APB2PCENR_SPEC>;
    ///APB2 peripheral clock enable register (RCC_APB2PCENR)
    pub mod apb2pcenr {
        ///Register `APB2PCENR` reader
        pub struct R(crate::R<APB2PCENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<APB2PCENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<APB2PCENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<APB2PCENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `APB2PCENR` writer
        pub struct W(crate::W<APB2PCENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<APB2PCENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<APB2PCENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<APB2PCENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `AFIOEN` reader - Alternate function I/O clock enable
        pub type AFIOEN_R = crate::BitReader<bool>;
        ///Field `AFIOEN` writer - Alternate function I/O clock enable
        pub type AFIOEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `IOPAEN` reader - I/O port A clock enable
        pub type IOPAEN_R = crate::BitReader<bool>;
        ///Field `IOPAEN` writer - I/O port A clock enable
        pub type IOPAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `IOPBEN` reader - I/O port B clock enable
        pub type IOPBEN_R = crate::BitReader<bool>;
        ///Field `IOPBEN` writer - I/O port B clock enable
        pub type IOPBEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `IOPCEN` reader - I/O port C clock enable
        pub type IOPCEN_R = crate::BitReader<bool>;
        ///Field `IOPCEN` writer - I/O port C clock enable
        pub type IOPCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `IOPDEN` reader - I/O port D clock enable
        pub type IOPDEN_R = crate::BitReader<bool>;
        ///Field `IOPDEN` writer - I/O port D clock enable
        pub type IOPDEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `ADCEN` reader - ADC interface clock enable
        pub type ADCEN_R = crate::BitReader<bool>;
        ///Field `ADCEN` writer - ADC interface clock enable
        pub type ADCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `TIM1EN` reader - TIM1 Timer clock enable
        pub type TIM1EN_R = crate::BitReader<bool>;
        ///Field `TIM1EN` writer - TIM1 Timer clock enable
        pub type TIM1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `SPI1EN` reader - SPI 1 clock enable
        pub type SPI1EN_R = crate::BitReader<bool>;
        ///Field `SPI1EN` writer - SPI 1 clock enable
        pub type SPI1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        ///Field `USART1EN` reader - USART1 clock enable
        pub type USART1EN_R = crate::BitReader<bool>;
        ///Field `USART1EN` writer - USART1 clock enable
        pub type USART1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB2PCENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Alternate function I/O clock enable
            #[inline(always)]
            pub fn afioen(&self) -> AFIOEN_R {
                AFIOEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - I/O port A clock enable
            #[inline(always)]
            pub fn iopaen(&self) -> IOPAEN_R {
                IOPAEN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - I/O port B clock enable
            #[inline(always)]
            pub fn iopben(&self) -> IOPBEN_R {
                IOPBEN_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - I/O port C clock enable
            #[inline(always)]
            pub fn iopcen(&self) -> IOPCEN_R {
                IOPCEN_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - I/O port D clock enable
            #[inline(always)]
            pub fn iopden(&self) -> IOPDEN_R {
                IOPDEN_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 9 - ADC interface clock enable
            #[inline(always)]
            pub fn adcen(&self) -> ADCEN_R {
                ADCEN_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 11 - TIM1 Timer clock enable
            #[inline(always)]
            pub fn tim1en(&self) -> TIM1EN_R {
                TIM1EN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - SPI 1 clock enable
            #[inline(always)]
            pub fn spi1en(&self) -> SPI1EN_R {
                SPI1EN_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - USART1 clock enable
            #[inline(always)]
            pub fn usart1en(&self) -> USART1EN_R {
                USART1EN_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Alternate function I/O clock enable
            #[inline(always)]
            #[must_use]
            pub fn afioen(&mut self) -> AFIOEN_W<0> {
                AFIOEN_W::new(self)
            }
            ///Bit 2 - I/O port A clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopaen(&mut self) -> IOPAEN_W<2> {
                IOPAEN_W::new(self)
            }
            ///Bit 3 - I/O port B clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopben(&mut self) -> IOPBEN_W<3> {
                IOPBEN_W::new(self)
            }
            ///Bit 4 - I/O port C clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopcen(&mut self) -> IOPCEN_W<4> {
                IOPCEN_W::new(self)
            }
            ///Bit 5 - I/O port D clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopden(&mut self) -> IOPDEN_W<5> {
                IOPDEN_W::new(self)
            }
            ///Bit 9 - ADC interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn adcen(&mut self) -> ADCEN_W<9> {
                ADCEN_W::new(self)
            }
            ///Bit 11 - TIM1 Timer clock enable
            #[inline(always)]
            #[must_use]
            pub fn tim1en(&mut self) -> TIM1EN_W<11> {
                TIM1EN_W::new(self)
            }
            ///Bit 12 - SPI 1 clock enable
            #[inline(always)]
            #[must_use]
            pub fn spi1en(&mut self) -> SPI1EN_W<12> {
                SPI1EN_W::new(self)
            }
            ///Bit 14 - USART1 clock enable
            #[inline(always)]
            #[must_use]
            pub fn usart1en(&mut self) -> USART1EN_W<14> {
                USART1EN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///APB2 peripheral clock enable register (RCC_APB2PCENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [apb2pcenr](index.html) module
        pub struct APB2PCENR_SPEC;
        impl crate::RegisterSpec for APB2PCENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [apb2pcenr::R](R) reader structure
        impl crate::Readable for APB2PCENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [apb2pcenr::W](W) writer structure
        impl crate::Writable for APB2PCENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets APB2PCENR to value 0
        impl crate::Resettable for APB2PCENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///APB1PCENR (rw) register accessor: an alias for `Reg<APB1PCENR_SPEC>`
    pub type APB1PCENR = crate::Reg<apb1pcenr::APB1PCENR_SPEC>;
    ///APB1 peripheral clock enable register (RCC_APB1PCENR)
    pub mod apb1pcenr {
        ///Register `APB1PCENR` reader
        pub struct R(crate::R<APB1PCENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<APB1PCENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<APB1PCENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<APB1PCENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `APB1PCENR` writer
        pub struct W(crate::W<APB1PCENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<APB1PCENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<APB1PCENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<APB1PCENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TIM2EN` reader - Timer 2 clock enable
        pub type TIM2EN_R = crate::BitReader<bool>;
        ///Field `TIM2EN` writer - Timer 2 clock enable
        pub type TIM2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `TIM3EN` reader - Timer 3 clock enable
        pub type TIM3EN_R = crate::BitReader<bool>;
        ///Field `TIM3EN` writer - Timer 3 clock enable
        pub type TIM3EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `TIM4EN` reader - Timer 4 clock enable
        pub type TIM4EN_R = crate::BitReader<bool>;
        ///Field `TIM4EN` writer - Timer 4 clock enable
        pub type TIM4EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `WWDGEN` reader - Window watchdog clock enable
        pub type WWDGEN_R = crate::BitReader<bool>;
        ///Field `WWDGEN` writer - Window watchdog clock enable
        pub type WWDGEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `SPI2EN` reader - SPI 2 clock enable
        pub type SPI2EN_R = crate::BitReader<bool>;
        ///Field `SPI2EN` writer - SPI 2 clock enable
        pub type SPI2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `USART2EN` reader - USART 2 clock enable
        pub type USART2EN_R = crate::BitReader<bool>;
        ///Field `USART2EN` writer - USART 2 clock enable
        pub type USART2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `USART3EN` reader - USART 3 clock enable
        pub type USART3EN_R = crate::BitReader<bool>;
        ///Field `USART3EN` writer - USART 3 clock enable
        pub type USART3EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `I2C1EN` reader - I2C 1 clock enable
        pub type I2C1EN_R = crate::BitReader<bool>;
        ///Field `I2C1EN` writer - I2C 1 clock enable
        pub type I2C1EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `I2C2EN` reader - I2C 2 clock enable
        pub type I2C2EN_R = crate::BitReader<bool>;
        ///Field `I2C2EN` writer - I2C 2 clock enable
        pub type I2C2EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `USBDEN` reader - USBD clock enable
        pub type USBDEN_R = crate::BitReader<bool>;
        ///Field `USBDEN` writer - USBD clock enable
        pub type USBDEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `CANEN` reader - CAN clock enable
        pub type CANEN_R = crate::BitReader<bool>;
        ///Field `CANEN` writer - CAN clock enable
        pub type CANEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `BKPEN` reader - Backup interface clock enable
        pub type BKPEN_R = crate::BitReader<bool>;
        ///Field `BKPEN` writer - Backup interface clock enable
        pub type BKPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `PWREN` reader - Power interface clock enable
        pub type PWREN_R = crate::BitReader<bool>;
        ///Field `PWREN` writer - Power interface clock enable
        pub type PWREN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        ///Field `DACEN` reader - DAC interface clock enable
        pub type DACEN_R = crate::BitReader<bool>;
        ///Field `DACEN` writer - DAC interface clock enable
        pub type DACEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, APB1PCENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Timer 2 clock enable
            #[inline(always)]
            pub fn tim2en(&self) -> TIM2EN_R {
                TIM2EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Timer 3 clock enable
            #[inline(always)]
            pub fn tim3en(&self) -> TIM3EN_R {
                TIM3EN_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Timer 4 clock enable
            #[inline(always)]
            pub fn tim4en(&self) -> TIM4EN_R {
                TIM4EN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 11 - Window watchdog clock enable
            #[inline(always)]
            pub fn wwdgen(&self) -> WWDGEN_R {
                WWDGEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 14 - SPI 2 clock enable
            #[inline(always)]
            pub fn spi2en(&self) -> SPI2EN_R {
                SPI2EN_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 17 - USART 2 clock enable
            #[inline(always)]
            pub fn usart2en(&self) -> USART2EN_R {
                USART2EN_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - USART 3 clock enable
            #[inline(always)]
            pub fn usart3en(&self) -> USART3EN_R {
                USART3EN_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 21 - I2C 1 clock enable
            #[inline(always)]
            pub fn i2c1en(&self) -> I2C1EN_R {
                I2C1EN_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - I2C 2 clock enable
            #[inline(always)]
            pub fn i2c2en(&self) -> I2C2EN_R {
                I2C2EN_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - USBD clock enable
            #[inline(always)]
            pub fn usbden(&self) -> USBDEN_R {
                USBDEN_R::new(((self.bits >> 23) & 1) != 0)
            }
            ///Bit 25 - CAN clock enable
            #[inline(always)]
            pub fn canen(&self) -> CANEN_R {
                CANEN_R::new(((self.bits >> 25) & 1) != 0)
            }
            ///Bit 27 - Backup interface clock enable
            #[inline(always)]
            pub fn bkpen(&self) -> BKPEN_R {
                BKPEN_R::new(((self.bits >> 27) & 1) != 0)
            }
            ///Bit 28 - Power interface clock enable
            #[inline(always)]
            pub fn pwren(&self) -> PWREN_R {
                PWREN_R::new(((self.bits >> 28) & 1) != 0)
            }
            ///Bit 29 - DAC interface clock enable
            #[inline(always)]
            pub fn dacen(&self) -> DACEN_R {
                DACEN_R::new(((self.bits >> 29) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Timer 2 clock enable
            #[inline(always)]
            #[must_use]
            pub fn tim2en(&mut self) -> TIM2EN_W<0> {
                TIM2EN_W::new(self)
            }
            ///Bit 1 - Timer 3 clock enable
            #[inline(always)]
            #[must_use]
            pub fn tim3en(&mut self) -> TIM3EN_W<1> {
                TIM3EN_W::new(self)
            }
            ///Bit 2 - Timer 4 clock enable
            #[inline(always)]
            #[must_use]
            pub fn tim4en(&mut self) -> TIM4EN_W<2> {
                TIM4EN_W::new(self)
            }
            ///Bit 11 - Window watchdog clock enable
            #[inline(always)]
            #[must_use]
            pub fn wwdgen(&mut self) -> WWDGEN_W<11> {
                WWDGEN_W::new(self)
            }
            ///Bit 14 - SPI 2 clock enable
            #[inline(always)]
            #[must_use]
            pub fn spi2en(&mut self) -> SPI2EN_W<14> {
                SPI2EN_W::new(self)
            }
            ///Bit 17 - USART 2 clock enable
            #[inline(always)]
            #[must_use]
            pub fn usart2en(&mut self) -> USART2EN_W<17> {
                USART2EN_W::new(self)
            }
            ///Bit 18 - USART 3 clock enable
            #[inline(always)]
            #[must_use]
            pub fn usart3en(&mut self) -> USART3EN_W<18> {
                USART3EN_W::new(self)
            }
            ///Bit 21 - I2C 1 clock enable
            #[inline(always)]
            #[must_use]
            pub fn i2c1en(&mut self) -> I2C1EN_W<21> {
                I2C1EN_W::new(self)
            }
            ///Bit 22 - I2C 2 clock enable
            #[inline(always)]
            #[must_use]
            pub fn i2c2en(&mut self) -> I2C2EN_W<22> {
                I2C2EN_W::new(self)
            }
            ///Bit 23 - USBD clock enable
            #[inline(always)]
            #[must_use]
            pub fn usbden(&mut self) -> USBDEN_W<23> {
                USBDEN_W::new(self)
            }
            ///Bit 25 - CAN clock enable
            #[inline(always)]
            #[must_use]
            pub fn canen(&mut self) -> CANEN_W<25> {
                CANEN_W::new(self)
            }
            ///Bit 27 - Backup interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn bkpen(&mut self) -> BKPEN_W<27> {
                BKPEN_W::new(self)
            }
            ///Bit 28 - Power interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn pwren(&mut self) -> PWREN_W<28> {
                PWREN_W::new(self)
            }
            ///Bit 29 - DAC interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn dacen(&mut self) -> DACEN_W<29> {
                DACEN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///APB1 peripheral clock enable register (RCC_APB1PCENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [apb1pcenr](index.html) module
        pub struct APB1PCENR_SPEC;
        impl crate::RegisterSpec for APB1PCENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [apb1pcenr::R](R) reader structure
        impl crate::Readable for APB1PCENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [apb1pcenr::W](W) writer structure
        impl crate::Writable for APB1PCENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets APB1PCENR to value 0
        impl crate::Resettable for APB1PCENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///BDCTLR (rw) register accessor: an alias for `Reg<BDCTLR_SPEC>`
    pub type BDCTLR = crate::Reg<bdctlr::BDCTLR_SPEC>;
    ///Backup domain control register(RCC_BDCTLR)
    pub mod bdctlr {
        ///Register `BDCTLR` reader
        pub struct R(crate::R<BDCTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<BDCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<BDCTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<BDCTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `BDCTLR` writer
        pub struct W(crate::W<BDCTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<BDCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<BDCTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<BDCTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LSEON` reader - External Low Speed oscillator enable
        pub type LSEON_R = crate::BitReader<bool>;
        ///Field `LSEON` writer - External Low Speed oscillator enable
        pub type LSEON_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDCTLR_SPEC, bool, O>;
        ///Field `LSERDY` reader - External Low Speed oscillator ready
        pub type LSERDY_R = crate::BitReader<bool>;
        ///Field `LSEBYP` reader - External Low Speed oscillator bypass
        pub type LSEBYP_R = crate::BitReader<bool>;
        ///Field `LSEBYP` writer - External Low Speed oscillator bypass
        pub type LSEBYP_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDCTLR_SPEC, bool, O>;
        ///Field `RTCSEL` reader - RTC clock source selection
        pub type RTCSEL_R = crate::FieldReader<u8, u8>;
        ///Field `RTCSEL` writer - RTC clock source selection
        pub type RTCSEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BDCTLR_SPEC, u8, u8, 2, O>;
        ///Field `RTCEN` reader - RTC clock enable
        pub type RTCEN_R = crate::BitReader<bool>;
        ///Field `RTCEN` writer - RTC clock enable
        pub type RTCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDCTLR_SPEC, bool, O>;
        ///Field `BDRST` reader - Backup domain software reset
        pub type BDRST_R = crate::BitReader<bool>;
        ///Field `BDRST` writer - Backup domain software reset
        pub type BDRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDCTLR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - External Low Speed oscillator enable
            #[inline(always)]
            pub fn lseon(&self) -> LSEON_R {
                LSEON_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - External Low Speed oscillator ready
            #[inline(always)]
            pub fn lserdy(&self) -> LSERDY_R {
                LSERDY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - External Low Speed oscillator bypass
            #[inline(always)]
            pub fn lsebyp(&self) -> LSEBYP_R {
                LSEBYP_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bits 8:9 - RTC clock source selection
            #[inline(always)]
            pub fn rtcsel(&self) -> RTCSEL_R {
                RTCSEL_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 15 - RTC clock enable
            #[inline(always)]
            pub fn rtcen(&self) -> RTCEN_R {
                RTCEN_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Backup domain software reset
            #[inline(always)]
            pub fn bdrst(&self) -> BDRST_R {
                BDRST_R::new(((self.bits >> 16) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - External Low Speed oscillator enable
            #[inline(always)]
            #[must_use]
            pub fn lseon(&mut self) -> LSEON_W<0> {
                LSEON_W::new(self)
            }
            ///Bit 2 - External Low Speed oscillator bypass
            #[inline(always)]
            #[must_use]
            pub fn lsebyp(&mut self) -> LSEBYP_W<2> {
                LSEBYP_W::new(self)
            }
            ///Bits 8:9 - RTC clock source selection
            #[inline(always)]
            #[must_use]
            pub fn rtcsel(&mut self) -> RTCSEL_W<8> {
                RTCSEL_W::new(self)
            }
            ///Bit 15 - RTC clock enable
            #[inline(always)]
            #[must_use]
            pub fn rtcen(&mut self) -> RTCEN_W<15> {
                RTCEN_W::new(self)
            }
            ///Bit 16 - Backup domain software reset
            #[inline(always)]
            #[must_use]
            pub fn bdrst(&mut self) -> BDRST_W<16> {
                BDRST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup domain control register(RCC_BDCTLR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [bdctlr](index.html) module
        pub struct BDCTLR_SPEC;
        impl crate::RegisterSpec for BDCTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [bdctlr::R](R) reader structure
        impl crate::Readable for BDCTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [bdctlr::W](W) writer structure
        impl crate::Writable for BDCTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets BDCTLR to value 0
        impl crate::Resettable for BDCTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RSTSCKR (rw) register accessor: an alias for `Reg<RSTSCKR_SPEC>`
    pub type RSTSCKR = crate::Reg<rstsckr::RSTSCKR_SPEC>;
    ///Control/status register(RCC_RSTSCKR)
    pub mod rstsckr {
        ///Register `RSTSCKR` reader
        pub struct R(crate::R<RSTSCKR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RSTSCKR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RSTSCKR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RSTSCKR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RSTSCKR` writer
        pub struct W(crate::W<RSTSCKR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RSTSCKR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RSTSCKR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RSTSCKR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LSION` reader - Internal low speed oscillator enable
        pub type LSION_R = crate::BitReader<bool>;
        ///Field `LSION` writer - Internal low speed oscillator enable
        pub type LSION_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `LSIRDY` reader - Internal low speed oscillator ready
        pub type LSIRDY_R = crate::BitReader<bool>;
        ///Field `RMVF` reader - Remove reset flag
        pub type RMVF_R = crate::BitReader<bool>;
        ///Field `RMVF` writer - Remove reset flag
        pub type RMVF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `PINRSTF` reader - PIN reset flag
        pub type PINRSTF_R = crate::BitReader<bool>;
        ///Field `PINRSTF` writer - PIN reset flag
        pub type PINRSTF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `PORRSTF` reader - POR/PDR reset flag
        pub type PORRSTF_R = crate::BitReader<bool>;
        ///Field `PORRSTF` writer - POR/PDR reset flag
        pub type PORRSTF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `SFTRSTF` reader - Software reset flag
        pub type SFTRSTF_R = crate::BitReader<bool>;
        ///Field `SFTRSTF` writer - Software reset flag
        pub type SFTRSTF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `IWDGRSTF` reader - Independent watchdog reset flag
        pub type IWDGRSTF_R = crate::BitReader<bool>;
        ///Field `IWDGRSTF` writer - Independent watchdog reset flag
        pub type IWDGRSTF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `WWDGRSTF` reader - Window watchdog reset flag
        pub type WWDGRSTF_R = crate::BitReader<bool>;
        ///Field `WWDGRSTF` writer - Window watchdog reset flag
        pub type WWDGRSTF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        ///Field `LPWRRSTF` reader - Low-power reset flag
        pub type LPWRRSTF_R = crate::BitReader<bool>;
        ///Field `LPWRRSTF` writer - Low-power reset flag
        pub type LPWRRSTF_W<'a, const O: u8> = crate::BitWriter<'a, u32, RSTSCKR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Internal low speed oscillator enable
            #[inline(always)]
            pub fn lsion(&self) -> LSION_R {
                LSION_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Internal low speed oscillator ready
            #[inline(always)]
            pub fn lsirdy(&self) -> LSIRDY_R {
                LSIRDY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 24 - Remove reset flag
            #[inline(always)]
            pub fn rmvf(&self) -> RMVF_R {
                RMVF_R::new(((self.bits >> 24) & 1) != 0)
            }
            ///Bit 26 - PIN reset flag
            #[inline(always)]
            pub fn pinrstf(&self) -> PINRSTF_R {
                PINRSTF_R::new(((self.bits >> 26) & 1) != 0)
            }
            ///Bit 27 - POR/PDR reset flag
            #[inline(always)]
            pub fn porrstf(&self) -> PORRSTF_R {
                PORRSTF_R::new(((self.bits >> 27) & 1) != 0)
            }
            ///Bit 28 - Software reset flag
            #[inline(always)]
            pub fn sftrstf(&self) -> SFTRSTF_R {
                SFTRSTF_R::new(((self.bits >> 28) & 1) != 0)
            }
            ///Bit 29 - Independent watchdog reset flag
            #[inline(always)]
            pub fn iwdgrstf(&self) -> IWDGRSTF_R {
                IWDGRSTF_R::new(((self.bits >> 29) & 1) != 0)
            }
            ///Bit 30 - Window watchdog reset flag
            #[inline(always)]
            pub fn wwdgrstf(&self) -> WWDGRSTF_R {
                WWDGRSTF_R::new(((self.bits >> 30) & 1) != 0)
            }
            ///Bit 31 - Low-power reset flag
            #[inline(always)]
            pub fn lpwrrstf(&self) -> LPWRRSTF_R {
                LPWRRSTF_R::new(((self.bits >> 31) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Internal low speed oscillator enable
            #[inline(always)]
            #[must_use]
            pub fn lsion(&mut self) -> LSION_W<0> {
                LSION_W::new(self)
            }
            ///Bit 24 - Remove reset flag
            #[inline(always)]
            #[must_use]
            pub fn rmvf(&mut self) -> RMVF_W<24> {
                RMVF_W::new(self)
            }
            ///Bit 26 - PIN reset flag
            #[inline(always)]
            #[must_use]
            pub fn pinrstf(&mut self) -> PINRSTF_W<26> {
                PINRSTF_W::new(self)
            }
            ///Bit 27 - POR/PDR reset flag
            #[inline(always)]
            #[must_use]
            pub fn porrstf(&mut self) -> PORRSTF_W<27> {
                PORRSTF_W::new(self)
            }
            ///Bit 28 - Software reset flag
            #[inline(always)]
            #[must_use]
            pub fn sftrstf(&mut self) -> SFTRSTF_W<28> {
                SFTRSTF_W::new(self)
            }
            ///Bit 29 - Independent watchdog reset flag
            #[inline(always)]
            #[must_use]
            pub fn iwdgrstf(&mut self) -> IWDGRSTF_W<29> {
                IWDGRSTF_W::new(self)
            }
            ///Bit 30 - Window watchdog reset flag
            #[inline(always)]
            #[must_use]
            pub fn wwdgrstf(&mut self) -> WWDGRSTF_W<30> {
                WWDGRSTF_W::new(self)
            }
            ///Bit 31 - Low-power reset flag
            #[inline(always)]
            #[must_use]
            pub fn lpwrrstf(&mut self) -> LPWRRSTF_W<31> {
                LPWRRSTF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control/status register(RCC_RSTSCKR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rstsckr](index.html) module
        pub struct RSTSCKR_SPEC;
        impl crate::RegisterSpec for RSTSCKR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rstsckr::R](R) reader structure
        impl crate::Readable for RSTSCKR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rstsckr::W](W) writer structure
        impl crate::Writable for RSTSCKR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RSTSCKR to value 0x0c00_0000
        impl crate::Resettable for RSTSCKR_SPEC {
            const RESET_VALUE: Self::Ux = 0x0c00_0000;
        }
    }
    ///AHBRSTR (rw) register accessor: an alias for `Reg<AHBRSTR_SPEC>`
    pub type AHBRSTR = crate::Reg<ahbrstr::AHBRSTR_SPEC>;
    ///AHB reset register(RCC_APHBRSTR)
    pub mod ahbrstr {
        ///Register `AHBRSTR` reader
        pub struct R(crate::R<AHBRSTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<AHBRSTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<AHBRSTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<AHBRSTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `AHBRSTR` writer
        pub struct W(crate::W<AHBRSTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<AHBRSTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<AHBRSTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<AHBRSTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `USBHDRST` reader - USBHD reset
        pub type USBHDRST_R = crate::BitReader<bool>;
        ///Field `USBHDRST` writer - USBHD reset
        pub type USBHDRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHBRSTR_SPEC, bool, O>;
        impl R {
            ///Bit 12 - USBHD reset
            #[inline(always)]
            pub fn usbhdrst(&self) -> USBHDRST_R {
                USBHDRST_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 12 - USBHD reset
            #[inline(always)]
            #[must_use]
            pub fn usbhdrst(&mut self) -> USBHDRST_W<12> {
                USBHDRST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///AHB reset register(RCC_APHBRSTR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ahbrstr](index.html) module
        pub struct AHBRSTR_SPEC;
        impl crate::RegisterSpec for AHBRSTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ahbrstr::R](R) reader structure
        impl crate::Readable for AHBRSTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ahbrstr::W](W) writer structure
        impl crate::Writable for AHBRSTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets AHBRSTR to value 0
        impl crate::Resettable for AHBRSTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///extension configuration
pub struct EXTEND {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for EXTEND {}
impl EXTEND {
    ///Pointer to the register block
    pub const PTR: *const extend::RegisterBlock = 0x4002_3800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const extend::RegisterBlock {
        Self::PTR
    }
}
impl Deref for EXTEND {
    type Target = extend::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for EXTEND {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTEND").finish()
    }
}
///extension configuration
pub mod extend {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - EXTEND register
        pub extend_ctr: EXTEND_CTR,
    }
    ///EXTEND_CTR (rw) register accessor: an alias for `Reg<EXTEND_CTR_SPEC>`
    pub type EXTEND_CTR = crate::Reg<extend_ctr::EXTEND_CTR_SPEC>;
    ///EXTEND register
    pub mod extend_ctr {
        ///Register `EXTEND_CTR` reader
        pub struct R(crate::R<EXTEND_CTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EXTEND_CTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EXTEND_CTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EXTEND_CTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EXTEND_CTR` writer
        pub struct W(crate::W<EXTEND_CTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EXTEND_CTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EXTEND_CTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EXTEND_CTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `USBDLS` reader - USBD Lowspeed Enable
        pub type USBDLS_R = crate::BitReader<bool>;
        ///Field `USBDLS` writer - USBD Lowspeed Enable
        pub type USBDLS_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `USBDPU` reader - USBD pullup Enable
        pub type USBDPU_R = crate::BitReader<bool>;
        ///Field `USBDPU` writer - USBD pullup Enable
        pub type USBDPU_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `USBHDIO` reader - USBHD IO(PB6/PB7) Enable
        pub type USBHDIO_R = crate::BitReader<bool>;
        ///Field `USBHDIO` writer - USBHD IO(PB6/PB7) Enable
        pub type USBHDIO_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `USB5VSEL` reader - USB 5V Enable
        pub type USB5VSEL_R = crate::BitReader<bool>;
        ///Field `USB5VSEL` writer - USB 5V Enable
        pub type USB5VSEL_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `HSIPRE` reader - Whether HSI is divided
        pub type HSIPRE_R = crate::BitReader<bool>;
        ///Field `HSIPRE` writer - Whether HSI is divided
        pub type HSIPRE_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `LKUPEN` reader - LOCKUP
        pub type LKUPEN_R = crate::BitReader<bool>;
        ///Field `LKUPEN` writer - LOCKUP
        pub type LKUPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `LKUPRESET` reader - LOCKUP RESET
        pub type LKUPRESET_R = crate::BitReader<bool>;
        ///Field `LKUPRESET` writer - LOCKUP RESET
        pub type LKUPRESET_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        ///Field `ULLDOTRIM` reader - ULLDOTRIM
        pub type ULLDOTRIM_R = crate::FieldReader<u8, u8>;
        ///Field `ULLDOTRIM` writer - ULLDOTRIM
        pub type ULLDOTRIM_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTEND_CTR_SPEC, u8, u8, 2, O>;
        ///Field `LDOTRIM` reader - LDOTRIM
        pub type LDOTRIM_R = crate::BitReader<bool>;
        ///Field `LDOTRIM` writer - LDOTRIM
        pub type LDOTRIM_W<'a, const O: u8> = crate::BitWriter<'a, u32, EXTEND_CTR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - USBD Lowspeed Enable
            #[inline(always)]
            pub fn usbdls(&self) -> USBDLS_R {
                USBDLS_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - USBD pullup Enable
            #[inline(always)]
            pub fn usbdpu(&self) -> USBDPU_R {
                USBDPU_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - USBHD IO(PB6/PB7) Enable
            #[inline(always)]
            pub fn usbhdio(&self) -> USBHDIO_R {
                USBHDIO_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - USB 5V Enable
            #[inline(always)]
            pub fn usb5vsel(&self) -> USB5VSEL_R {
                USB5VSEL_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Whether HSI is divided
            #[inline(always)]
            pub fn hsipre(&self) -> HSIPRE_R {
                HSIPRE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - LOCKUP
            #[inline(always)]
            pub fn lkupen(&self) -> LKUPEN_R {
                LKUPEN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - LOCKUP RESET
            #[inline(always)]
            pub fn lkupreset(&self) -> LKUPRESET_R {
                LKUPRESET_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - ULLDOTRIM
            #[inline(always)]
            pub fn ulldotrim(&self) -> ULLDOTRIM_R {
                ULLDOTRIM_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - LDOTRIM
            #[inline(always)]
            pub fn ldotrim(&self) -> LDOTRIM_R {
                LDOTRIM_R::new(((self.bits >> 10) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - USBD Lowspeed Enable
            #[inline(always)]
            #[must_use]
            pub fn usbdls(&mut self) -> USBDLS_W<0> {
                USBDLS_W::new(self)
            }
            ///Bit 1 - USBD pullup Enable
            #[inline(always)]
            #[must_use]
            pub fn usbdpu(&mut self) -> USBDPU_W<1> {
                USBDPU_W::new(self)
            }
            ///Bit 2 - USBHD IO(PB6/PB7) Enable
            #[inline(always)]
            #[must_use]
            pub fn usbhdio(&mut self) -> USBHDIO_W<2> {
                USBHDIO_W::new(self)
            }
            ///Bit 3 - USB 5V Enable
            #[inline(always)]
            #[must_use]
            pub fn usb5vsel(&mut self) -> USB5VSEL_W<3> {
                USB5VSEL_W::new(self)
            }
            ///Bit 4 - Whether HSI is divided
            #[inline(always)]
            #[must_use]
            pub fn hsipre(&mut self) -> HSIPRE_W<4> {
                HSIPRE_W::new(self)
            }
            ///Bit 6 - LOCKUP
            #[inline(always)]
            #[must_use]
            pub fn lkupen(&mut self) -> LKUPEN_W<6> {
                LKUPEN_W::new(self)
            }
            ///Bit 7 - LOCKUP RESET
            #[inline(always)]
            #[must_use]
            pub fn lkupreset(&mut self) -> LKUPRESET_W<7> {
                LKUPRESET_W::new(self)
            }
            ///Bits 8:9 - ULLDOTRIM
            #[inline(always)]
            #[must_use]
            pub fn ulldotrim(&mut self) -> ULLDOTRIM_W<8> {
                ULLDOTRIM_W::new(self)
            }
            ///Bit 10 - LDOTRIM
            #[inline(always)]
            #[must_use]
            pub fn ldotrim(&mut self) -> LDOTRIM_W<10> {
                LDOTRIM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///EXTEND register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [extend_ctr](index.html) module
        pub struct EXTEND_CTR_SPEC;
        impl crate::RegisterSpec for EXTEND_CTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [extend_ctr::R](R) reader structure
        impl crate::Readable for EXTEND_CTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [extend_ctr::W](W) writer structure
        impl crate::Writable for EXTEND_CTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EXTEND_CTR to value 0x20
        impl crate::Resettable for EXTEND_CTR_SPEC {
            const RESET_VALUE: Self::Ux = 0x20;
        }
    }
}
///General purpose I/O
pub struct GPIOA {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOA {}
impl GPIOA {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_0800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
}
impl Deref for GPIOA {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOA").finish()
    }
}
///General purpose I/O
pub mod gpioa {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Port configuration register low(GPIOn_CFGLR)
        pub cfglr: CFGLR,
        ///0x04 - Port configuration register high (GPIOn_CFGHR)
        pub cfghr: CFGHR,
        ///0x08 - Port input data register (GPIOn_INDR)
        pub indr: INDR,
        ///0x0c - Port output data register (GPIOn_OUTDR)
        pub outdr: OUTDR,
        ///0x10 - Port bit set/reset register (GPIOn_BSHR)
        pub bshr: BSHR,
        ///0x14 - Port bit reset register (GPIOn_BCR)
        pub bcr: BCR,
        ///0x18 - Port configuration lock register
        pub lckr: LCKR,
    }
    ///CFGLR (rw) register accessor: an alias for `Reg<CFGLR_SPEC>`
    pub type CFGLR = crate::Reg<cfglr::CFGLR_SPEC>;
    ///Port configuration register low(GPIOn_CFGLR)
    pub mod cfglr {
        ///Register `CFGLR` reader
        pub struct R(crate::R<CFGLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGLR` writer
        pub struct W(crate::W<CFGLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MODE0` reader - Port n.0 mode bits
        pub type MODE0_R = crate::FieldReader<u8, u8>;
        ///Field `MODE0` writer - Port n.0 mode bits
        pub type MODE0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF0` reader - Port n.0 configuration bits
        pub type CNF0_R = crate::FieldReader<u8, u8>;
        ///Field `CNF0` writer - Port n.0 configuration bits
        pub type CNF0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE1` reader - Port n.1 mode bits
        pub type MODE1_R = crate::FieldReader<u8, u8>;
        ///Field `MODE1` writer - Port n.1 mode bits
        pub type MODE1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF1` reader - Port n.1 configuration bits
        pub type CNF1_R = crate::FieldReader<u8, u8>;
        ///Field `CNF1` writer - Port n.1 configuration bits
        pub type CNF1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE2` reader - Port n.2 mode bits
        pub type MODE2_R = crate::FieldReader<u8, u8>;
        ///Field `MODE2` writer - Port n.2 mode bits
        pub type MODE2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF2` reader - Port n.2 configuration bits
        pub type CNF2_R = crate::FieldReader<u8, u8>;
        ///Field `CNF2` writer - Port n.2 configuration bits
        pub type CNF2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE3` reader - Port n.3 mode bits
        pub type MODE3_R = crate::FieldReader<u8, u8>;
        ///Field `MODE3` writer - Port n.3 mode bits
        pub type MODE3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF3` reader - Port n.3 configuration bits
        pub type CNF3_R = crate::FieldReader<u8, u8>;
        ///Field `CNF3` writer - Port n.3 configuration bits
        pub type CNF3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE4` reader - Port n.4 mode bits
        pub type MODE4_R = crate::FieldReader<u8, u8>;
        ///Field `MODE4` writer - Port n.4 mode bits
        pub type MODE4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF4` reader - Port n.4 configuration bits
        pub type CNF4_R = crate::FieldReader<u8, u8>;
        ///Field `CNF4` writer - Port n.4 configuration bits
        pub type CNF4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE5` reader - Port n.5 mode bits
        pub type MODE5_R = crate::FieldReader<u8, u8>;
        ///Field `MODE5` writer - Port n.5 mode bits
        pub type MODE5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF5` reader - Port n.5 configuration bits
        pub type CNF5_R = crate::FieldReader<u8, u8>;
        ///Field `CNF5` writer - Port n.5 configuration bits
        pub type CNF5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE6` reader - Port n.6 mode bits
        pub type MODE6_R = crate::FieldReader<u8, u8>;
        ///Field `MODE6` writer - Port n.6 mode bits
        pub type MODE6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF6` reader - Port n.6 configuration bits
        pub type CNF6_R = crate::FieldReader<u8, u8>;
        ///Field `CNF6` writer - Port n.6 configuration bits
        pub type CNF6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `MODE7` reader - Port n.7 mode bits
        pub type MODE7_R = crate::FieldReader<u8, u8>;
        ///Field `MODE7` writer - Port n.7 mode bits
        pub type MODE7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        ///Field `CNF7` reader - Port n.7 configuration bits
        pub type CNF7_R = crate::FieldReader<u8, u8>;
        ///Field `CNF7` writer - Port n.7 configuration bits
        pub type CNF7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGLR_SPEC, u8, u8, 2, O>;
        impl R {
            ///Bits 0:1 - Port n.0 mode bits
            #[inline(always)]
            pub fn mode0(&self) -> MODE0_R {
                MODE0_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Port n.0 configuration bits
            #[inline(always)]
            pub fn cnf0(&self) -> CNF0_R {
                CNF0_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:5 - Port n.1 mode bits
            #[inline(always)]
            pub fn mode1(&self) -> MODE1_R {
                MODE1_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bits 6:7 - Port n.1 configuration bits
            #[inline(always)]
            pub fn cnf1(&self) -> CNF1_R {
                CNF1_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:9 - Port n.2 mode bits
            #[inline(always)]
            pub fn mode2(&self) -> MODE2_R {
                MODE2_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Port n.2 configuration bits
            #[inline(always)]
            pub fn cnf2(&self) -> CNF2_R {
                CNF2_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Port n.3 mode bits
            #[inline(always)]
            pub fn mode3(&self) -> MODE3_R {
                MODE3_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bits 14:15 - Port n.3 configuration bits
            #[inline(always)]
            pub fn cnf3(&self) -> CNF3_R {
                CNF3_R::new(((self.bits >> 14) & 3) as u8)
            }
            ///Bits 16:17 - Port n.4 mode bits
            #[inline(always)]
            pub fn mode4(&self) -> MODE4_R {
                MODE4_R::new(((self.bits >> 16) & 3) as u8)
            }
            ///Bits 18:19 - Port n.4 configuration bits
            #[inline(always)]
            pub fn cnf4(&self) -> CNF4_R {
                CNF4_R::new(((self.bits >> 18) & 3) as u8)
            }
            ///Bits 20:21 - Port n.5 mode bits
            #[inline(always)]
            pub fn mode5(&self) -> MODE5_R {
                MODE5_R::new(((self.bits >> 20) & 3) as u8)
            }
            ///Bits 22:23 - Port n.5 configuration bits
            #[inline(always)]
            pub fn cnf5(&self) -> CNF5_R {
                CNF5_R::new(((self.bits >> 22) & 3) as u8)
            }
            ///Bits 24:25 - Port n.6 mode bits
            #[inline(always)]
            pub fn mode6(&self) -> MODE6_R {
                MODE6_R::new(((self.bits >> 24) & 3) as u8)
            }
            ///Bits 26:27 - Port n.6 configuration bits
            #[inline(always)]
            pub fn cnf6(&self) -> CNF6_R {
                CNF6_R::new(((self.bits >> 26) & 3) as u8)
            }
            ///Bits 28:29 - Port n.7 mode bits
            #[inline(always)]
            pub fn mode7(&self) -> MODE7_R {
                MODE7_R::new(((self.bits >> 28) & 3) as u8)
            }
            ///Bits 30:31 - Port n.7 configuration bits
            #[inline(always)]
            pub fn cnf7(&self) -> CNF7_R {
                CNF7_R::new(((self.bits >> 30) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Port n.0 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode0(&mut self) -> MODE0_W<0> {
                MODE0_W::new(self)
            }
            ///Bits 2:3 - Port n.0 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf0(&mut self) -> CNF0_W<2> {
                CNF0_W::new(self)
            }
            ///Bits 4:5 - Port n.1 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode1(&mut self) -> MODE1_W<4> {
                MODE1_W::new(self)
            }
            ///Bits 6:7 - Port n.1 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf1(&mut self) -> CNF1_W<6> {
                CNF1_W::new(self)
            }
            ///Bits 8:9 - Port n.2 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode2(&mut self) -> MODE2_W<8> {
                MODE2_W::new(self)
            }
            ///Bits 10:11 - Port n.2 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf2(&mut self) -> CNF2_W<10> {
                CNF2_W::new(self)
            }
            ///Bits 12:13 - Port n.3 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode3(&mut self) -> MODE3_W<12> {
                MODE3_W::new(self)
            }
            ///Bits 14:15 - Port n.3 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf3(&mut self) -> CNF3_W<14> {
                CNF3_W::new(self)
            }
            ///Bits 16:17 - Port n.4 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode4(&mut self) -> MODE4_W<16> {
                MODE4_W::new(self)
            }
            ///Bits 18:19 - Port n.4 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf4(&mut self) -> CNF4_W<18> {
                CNF4_W::new(self)
            }
            ///Bits 20:21 - Port n.5 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode5(&mut self) -> MODE5_W<20> {
                MODE5_W::new(self)
            }
            ///Bits 22:23 - Port n.5 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf5(&mut self) -> CNF5_W<22> {
                CNF5_W::new(self)
            }
            ///Bits 24:25 - Port n.6 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode6(&mut self) -> MODE6_W<24> {
                MODE6_W::new(self)
            }
            ///Bits 26:27 - Port n.6 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf6(&mut self) -> CNF6_W<26> {
                CNF6_W::new(self)
            }
            ///Bits 28:29 - Port n.7 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode7(&mut self) -> MODE7_W<28> {
                MODE7_W::new(self)
            }
            ///Bits 30:31 - Port n.7 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf7(&mut self) -> CNF7_W<30> {
                CNF7_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Port configuration register low(GPIOn_CFGLR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfglr](index.html) module
        pub struct CFGLR_SPEC;
        impl crate::RegisterSpec for CFGLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfglr::R](R) reader structure
        impl crate::Readable for CFGLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfglr::W](W) writer structure
        impl crate::Writable for CFGLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGLR to value 0x4444_4444
        impl crate::Resettable for CFGLR_SPEC {
            const RESET_VALUE: Self::Ux = 0x4444_4444;
        }
    }
    ///CFGHR (rw) register accessor: an alias for `Reg<CFGHR_SPEC>`
    pub type CFGHR = crate::Reg<cfghr::CFGHR_SPEC>;
    ///Port configuration register high (GPIOn_CFGHR)
    pub mod cfghr {
        ///Register `CFGHR` reader
        pub struct R(crate::R<CFGHR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGHR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGHR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGHR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGHR` writer
        pub struct W(crate::W<CFGHR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGHR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGHR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGHR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MODE8` reader - Port n.8 mode bits
        pub type MODE8_R = crate::FieldReader<u8, u8>;
        ///Field `MODE8` writer - Port n.8 mode bits
        pub type MODE8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF8` reader - Port n.8 configuration bits
        pub type CNF8_R = crate::FieldReader<u8, u8>;
        ///Field `CNF8` writer - Port n.8 configuration bits
        pub type CNF8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE9` reader - Port n.9 mode bits
        pub type MODE9_R = crate::FieldReader<u8, u8>;
        ///Field `MODE9` writer - Port n.9 mode bits
        pub type MODE9_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF9` reader - Port n.9 configuration bits
        pub type CNF9_R = crate::FieldReader<u8, u8>;
        ///Field `CNF9` writer - Port n.9 configuration bits
        pub type CNF9_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE10` reader - Port n.10 mode bits
        pub type MODE10_R = crate::FieldReader<u8, u8>;
        ///Field `MODE10` writer - Port n.10 mode bits
        pub type MODE10_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF10` reader - Port n.10 configuration bits
        pub type CNF10_R = crate::FieldReader<u8, u8>;
        ///Field `CNF10` writer - Port n.10 configuration bits
        pub type CNF10_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE11` reader - Port n.11 mode bits
        pub type MODE11_R = crate::FieldReader<u8, u8>;
        ///Field `MODE11` writer - Port n.11 mode bits
        pub type MODE11_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF11` reader - Port n.11 configuration bits
        pub type CNF11_R = crate::FieldReader<u8, u8>;
        ///Field `CNF11` writer - Port n.11 configuration bits
        pub type CNF11_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE12` reader - Port n.12 mode bits
        pub type MODE12_R = crate::FieldReader<u8, u8>;
        ///Field `MODE12` writer - Port n.12 mode bits
        pub type MODE12_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF12` reader - Port n.12 configuration bits
        pub type CNF12_R = crate::FieldReader<u8, u8>;
        ///Field `CNF12` writer - Port n.12 configuration bits
        pub type CNF12_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE13` reader - Port n.13 mode bits
        pub type MODE13_R = crate::FieldReader<u8, u8>;
        ///Field `MODE13` writer - Port n.13 mode bits
        pub type MODE13_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF13` reader - Port n.13 configuration bits
        pub type CNF13_R = crate::FieldReader<u8, u8>;
        ///Field `CNF13` writer - Port n.13 configuration bits
        pub type CNF13_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE14` reader - Port n.14 mode bits
        pub type MODE14_R = crate::FieldReader<u8, u8>;
        ///Field `MODE14` writer - Port n.14 mode bits
        pub type MODE14_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF14` reader - Port n.14 configuration bits
        pub type CNF14_R = crate::FieldReader<u8, u8>;
        ///Field `CNF14` writer - Port n.14 configuration bits
        pub type CNF14_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `MODE15` reader - Port n.15 mode bits
        pub type MODE15_R = crate::FieldReader<u8, u8>;
        ///Field `MODE15` writer - Port n.15 mode bits
        pub type MODE15_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        ///Field `CNF15` reader - Port n.15 configuration bits
        pub type CNF15_R = crate::FieldReader<u8, u8>;
        ///Field `CNF15` writer - Port n.15 configuration bits
        pub type CNF15_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGHR_SPEC, u8, u8, 2, O>;
        impl R {
            ///Bits 0:1 - Port n.8 mode bits
            #[inline(always)]
            pub fn mode8(&self) -> MODE8_R {
                MODE8_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Port n.8 configuration bits
            #[inline(always)]
            pub fn cnf8(&self) -> CNF8_R {
                CNF8_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:5 - Port n.9 mode bits
            #[inline(always)]
            pub fn mode9(&self) -> MODE9_R {
                MODE9_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bits 6:7 - Port n.9 configuration bits
            #[inline(always)]
            pub fn cnf9(&self) -> CNF9_R {
                CNF9_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:9 - Port n.10 mode bits
            #[inline(always)]
            pub fn mode10(&self) -> MODE10_R {
                MODE10_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Port n.10 configuration bits
            #[inline(always)]
            pub fn cnf10(&self) -> CNF10_R {
                CNF10_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Port n.11 mode bits
            #[inline(always)]
            pub fn mode11(&self) -> MODE11_R {
                MODE11_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bits 14:15 - Port n.11 configuration bits
            #[inline(always)]
            pub fn cnf11(&self) -> CNF11_R {
                CNF11_R::new(((self.bits >> 14) & 3) as u8)
            }
            ///Bits 16:17 - Port n.12 mode bits
            #[inline(always)]
            pub fn mode12(&self) -> MODE12_R {
                MODE12_R::new(((self.bits >> 16) & 3) as u8)
            }
            ///Bits 18:19 - Port n.12 configuration bits
            #[inline(always)]
            pub fn cnf12(&self) -> CNF12_R {
                CNF12_R::new(((self.bits >> 18) & 3) as u8)
            }
            ///Bits 20:21 - Port n.13 mode bits
            #[inline(always)]
            pub fn mode13(&self) -> MODE13_R {
                MODE13_R::new(((self.bits >> 20) & 3) as u8)
            }
            ///Bits 22:23 - Port n.13 configuration bits
            #[inline(always)]
            pub fn cnf13(&self) -> CNF13_R {
                CNF13_R::new(((self.bits >> 22) & 3) as u8)
            }
            ///Bits 24:25 - Port n.14 mode bits
            #[inline(always)]
            pub fn mode14(&self) -> MODE14_R {
                MODE14_R::new(((self.bits >> 24) & 3) as u8)
            }
            ///Bits 26:27 - Port n.14 configuration bits
            #[inline(always)]
            pub fn cnf14(&self) -> CNF14_R {
                CNF14_R::new(((self.bits >> 26) & 3) as u8)
            }
            ///Bits 28:29 - Port n.15 mode bits
            #[inline(always)]
            pub fn mode15(&self) -> MODE15_R {
                MODE15_R::new(((self.bits >> 28) & 3) as u8)
            }
            ///Bits 30:31 - Port n.15 configuration bits
            #[inline(always)]
            pub fn cnf15(&self) -> CNF15_R {
                CNF15_R::new(((self.bits >> 30) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Port n.8 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode8(&mut self) -> MODE8_W<0> {
                MODE8_W::new(self)
            }
            ///Bits 2:3 - Port n.8 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf8(&mut self) -> CNF8_W<2> {
                CNF8_W::new(self)
            }
            ///Bits 4:5 - Port n.9 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode9(&mut self) -> MODE9_W<4> {
                MODE9_W::new(self)
            }
            ///Bits 6:7 - Port n.9 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf9(&mut self) -> CNF9_W<6> {
                CNF9_W::new(self)
            }
            ///Bits 8:9 - Port n.10 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode10(&mut self) -> MODE10_W<8> {
                MODE10_W::new(self)
            }
            ///Bits 10:11 - Port n.10 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf10(&mut self) -> CNF10_W<10> {
                CNF10_W::new(self)
            }
            ///Bits 12:13 - Port n.11 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode11(&mut self) -> MODE11_W<12> {
                MODE11_W::new(self)
            }
            ///Bits 14:15 - Port n.11 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf11(&mut self) -> CNF11_W<14> {
                CNF11_W::new(self)
            }
            ///Bits 16:17 - Port n.12 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode12(&mut self) -> MODE12_W<16> {
                MODE12_W::new(self)
            }
            ///Bits 18:19 - Port n.12 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf12(&mut self) -> CNF12_W<18> {
                CNF12_W::new(self)
            }
            ///Bits 20:21 - Port n.13 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode13(&mut self) -> MODE13_W<20> {
                MODE13_W::new(self)
            }
            ///Bits 22:23 - Port n.13 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf13(&mut self) -> CNF13_W<22> {
                CNF13_W::new(self)
            }
            ///Bits 24:25 - Port n.14 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode14(&mut self) -> MODE14_W<24> {
                MODE14_W::new(self)
            }
            ///Bits 26:27 - Port n.14 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf14(&mut self) -> CNF14_W<26> {
                CNF14_W::new(self)
            }
            ///Bits 28:29 - Port n.15 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode15(&mut self) -> MODE15_W<28> {
                MODE15_W::new(self)
            }
            ///Bits 30:31 - Port n.15 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf15(&mut self) -> CNF15_W<30> {
                CNF15_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Port configuration register high (GPIOn_CFGHR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfghr](index.html) module
        pub struct CFGHR_SPEC;
        impl crate::RegisterSpec for CFGHR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfghr::R](R) reader structure
        impl crate::Readable for CFGHR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfghr::W](W) writer structure
        impl crate::Writable for CFGHR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGHR to value 0x4444_4444
        impl crate::Resettable for CFGHR_SPEC {
            const RESET_VALUE: Self::Ux = 0x4444_4444;
        }
    }
    ///INDR (r) register accessor: an alias for `Reg<INDR_SPEC>`
    pub type INDR = crate::Reg<indr::INDR_SPEC>;
    ///Port input data register (GPIOn_INDR)
    pub mod indr {
        ///Register `INDR` reader
        pub struct R(crate::R<INDR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<INDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<INDR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<INDR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `IDR0` reader - Port input data
        pub type IDR0_R = crate::BitReader<bool>;
        ///Field `IDR1` reader - Port input data
        pub type IDR1_R = crate::BitReader<bool>;
        ///Field `IDR2` reader - Port input data
        pub type IDR2_R = crate::BitReader<bool>;
        ///Field `IDR3` reader - Port input data
        pub type IDR3_R = crate::BitReader<bool>;
        ///Field `IDR4` reader - Port input data
        pub type IDR4_R = crate::BitReader<bool>;
        ///Field `IDR5` reader - Port input data
        pub type IDR5_R = crate::BitReader<bool>;
        ///Field `IDR6` reader - Port input data
        pub type IDR6_R = crate::BitReader<bool>;
        ///Field `IDR7` reader - Port input data
        pub type IDR7_R = crate::BitReader<bool>;
        ///Field `IDR8` reader - Port input data
        pub type IDR8_R = crate::BitReader<bool>;
        ///Field `IDR9` reader - Port input data
        pub type IDR9_R = crate::BitReader<bool>;
        ///Field `IDR10` reader - Port input data
        pub type IDR10_R = crate::BitReader<bool>;
        ///Field `IDR11` reader - Port input data
        pub type IDR11_R = crate::BitReader<bool>;
        ///Field `IDR12` reader - Port input data
        pub type IDR12_R = crate::BitReader<bool>;
        ///Field `IDR13` reader - Port input data
        pub type IDR13_R = crate::BitReader<bool>;
        ///Field `IDR14` reader - Port input data
        pub type IDR14_R = crate::BitReader<bool>;
        ///Field `IDR15` reader - Port input data
        pub type IDR15_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - Port input data
            #[inline(always)]
            pub fn idr0(&self) -> IDR0_R {
                IDR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Port input data
            #[inline(always)]
            pub fn idr1(&self) -> IDR1_R {
                IDR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Port input data
            #[inline(always)]
            pub fn idr2(&self) -> IDR2_R {
                IDR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Port input data
            #[inline(always)]
            pub fn idr3(&self) -> IDR3_R {
                IDR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Port input data
            #[inline(always)]
            pub fn idr4(&self) -> IDR4_R {
                IDR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Port input data
            #[inline(always)]
            pub fn idr5(&self) -> IDR5_R {
                IDR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Port input data
            #[inline(always)]
            pub fn idr6(&self) -> IDR6_R {
                IDR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Port input data
            #[inline(always)]
            pub fn idr7(&self) -> IDR7_R {
                IDR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Port input data
            #[inline(always)]
            pub fn idr8(&self) -> IDR8_R {
                IDR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Port input data
            #[inline(always)]
            pub fn idr9(&self) -> IDR9_R {
                IDR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Port input data
            #[inline(always)]
            pub fn idr10(&self) -> IDR10_R {
                IDR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Port input data
            #[inline(always)]
            pub fn idr11(&self) -> IDR11_R {
                IDR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Port input data
            #[inline(always)]
            pub fn idr12(&self) -> IDR12_R {
                IDR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Port input data
            #[inline(always)]
            pub fn idr13(&self) -> IDR13_R {
                IDR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Port input data
            #[inline(always)]
            pub fn idr14(&self) -> IDR14_R {
                IDR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Port input data
            #[inline(always)]
            pub fn idr15(&self) -> IDR15_R {
                IDR15_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        ///Port input data register (GPIOn_INDR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [indr](index.html) module
        pub struct INDR_SPEC;
        impl crate::RegisterSpec for INDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [indr::R](R) reader structure
        impl crate::Readable for INDR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets INDR to value 0
        impl crate::Resettable for INDR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///OUTDR (rw) register accessor: an alias for `Reg<OUTDR_SPEC>`
    pub type OUTDR = crate::Reg<outdr::OUTDR_SPEC>;
    ///Port output data register (GPIOn_OUTDR)
    pub mod outdr {
        ///Register `OUTDR` reader
        pub struct R(crate::R<OUTDR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<OUTDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<OUTDR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<OUTDR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `OUTDR` writer
        pub struct W(crate::W<OUTDR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<OUTDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<OUTDR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<OUTDR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ODR0` reader - Port output data
        pub type ODR0_R = crate::BitReader<bool>;
        ///Field `ODR0` writer - Port output data
        pub type ODR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR1` reader - Port output data
        pub type ODR1_R = crate::BitReader<bool>;
        ///Field `ODR1` writer - Port output data
        pub type ODR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR2` reader - Port output data
        pub type ODR2_R = crate::BitReader<bool>;
        ///Field `ODR2` writer - Port output data
        pub type ODR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR3` reader - Port output data
        pub type ODR3_R = crate::BitReader<bool>;
        ///Field `ODR3` writer - Port output data
        pub type ODR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR4` reader - Port output data
        pub type ODR4_R = crate::BitReader<bool>;
        ///Field `ODR4` writer - Port output data
        pub type ODR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR5` reader - Port output data
        pub type ODR5_R = crate::BitReader<bool>;
        ///Field `ODR5` writer - Port output data
        pub type ODR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR6` reader - Port output data
        pub type ODR6_R = crate::BitReader<bool>;
        ///Field `ODR6` writer - Port output data
        pub type ODR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR7` reader - Port output data
        pub type ODR7_R = crate::BitReader<bool>;
        ///Field `ODR7` writer - Port output data
        pub type ODR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR8` reader - Port output data
        pub type ODR8_R = crate::BitReader<bool>;
        ///Field `ODR8` writer - Port output data
        pub type ODR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR9` reader - Port output data
        pub type ODR9_R = crate::BitReader<bool>;
        ///Field `ODR9` writer - Port output data
        pub type ODR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR10` reader - Port output data
        pub type ODR10_R = crate::BitReader<bool>;
        ///Field `ODR10` writer - Port output data
        pub type ODR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR11` reader - Port output data
        pub type ODR11_R = crate::BitReader<bool>;
        ///Field `ODR11` writer - Port output data
        pub type ODR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR12` reader - Port output data
        pub type ODR12_R = crate::BitReader<bool>;
        ///Field `ODR12` writer - Port output data
        pub type ODR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR13` reader - Port output data
        pub type ODR13_R = crate::BitReader<bool>;
        ///Field `ODR13` writer - Port output data
        pub type ODR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR14` reader - Port output data
        pub type ODR14_R = crate::BitReader<bool>;
        ///Field `ODR14` writer - Port output data
        pub type ODR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        ///Field `ODR15` reader - Port output data
        pub type ODR15_R = crate::BitReader<bool>;
        ///Field `ODR15` writer - Port output data
        pub type ODR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUTDR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Port output data
            #[inline(always)]
            pub fn odr0(&self) -> ODR0_R {
                ODR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Port output data
            #[inline(always)]
            pub fn odr1(&self) -> ODR1_R {
                ODR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Port output data
            #[inline(always)]
            pub fn odr2(&self) -> ODR2_R {
                ODR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Port output data
            #[inline(always)]
            pub fn odr3(&self) -> ODR3_R {
                ODR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Port output data
            #[inline(always)]
            pub fn odr4(&self) -> ODR4_R {
                ODR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Port output data
            #[inline(always)]
            pub fn odr5(&self) -> ODR5_R {
                ODR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Port output data
            #[inline(always)]
            pub fn odr6(&self) -> ODR6_R {
                ODR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Port output data
            #[inline(always)]
            pub fn odr7(&self) -> ODR7_R {
                ODR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Port output data
            #[inline(always)]
            pub fn odr8(&self) -> ODR8_R {
                ODR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Port output data
            #[inline(always)]
            pub fn odr9(&self) -> ODR9_R {
                ODR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Port output data
            #[inline(always)]
            pub fn odr10(&self) -> ODR10_R {
                ODR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Port output data
            #[inline(always)]
            pub fn odr11(&self) -> ODR11_R {
                ODR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Port output data
            #[inline(always)]
            pub fn odr12(&self) -> ODR12_R {
                ODR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Port output data
            #[inline(always)]
            pub fn odr13(&self) -> ODR13_R {
                ODR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Port output data
            #[inline(always)]
            pub fn odr14(&self) -> ODR14_R {
                ODR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Port output data
            #[inline(always)]
            pub fn odr15(&self) -> ODR15_R {
                ODR15_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr0(&mut self) -> ODR0_W<0> {
                ODR0_W::new(self)
            }
            ///Bit 1 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr1(&mut self) -> ODR1_W<1> {
                ODR1_W::new(self)
            }
            ///Bit 2 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr2(&mut self) -> ODR2_W<2> {
                ODR2_W::new(self)
            }
            ///Bit 3 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr3(&mut self) -> ODR3_W<3> {
                ODR3_W::new(self)
            }
            ///Bit 4 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr4(&mut self) -> ODR4_W<4> {
                ODR4_W::new(self)
            }
            ///Bit 5 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr5(&mut self) -> ODR5_W<5> {
                ODR5_W::new(self)
            }
            ///Bit 6 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr6(&mut self) -> ODR6_W<6> {
                ODR6_W::new(self)
            }
            ///Bit 7 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr7(&mut self) -> ODR7_W<7> {
                ODR7_W::new(self)
            }
            ///Bit 8 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr8(&mut self) -> ODR8_W<8> {
                ODR8_W::new(self)
            }
            ///Bit 9 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr9(&mut self) -> ODR9_W<9> {
                ODR9_W::new(self)
            }
            ///Bit 10 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr10(&mut self) -> ODR10_W<10> {
                ODR10_W::new(self)
            }
            ///Bit 11 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr11(&mut self) -> ODR11_W<11> {
                ODR11_W::new(self)
            }
            ///Bit 12 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr12(&mut self) -> ODR12_W<12> {
                ODR12_W::new(self)
            }
            ///Bit 13 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr13(&mut self) -> ODR13_W<13> {
                ODR13_W::new(self)
            }
            ///Bit 14 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr14(&mut self) -> ODR14_W<14> {
                ODR14_W::new(self)
            }
            ///Bit 15 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr15(&mut self) -> ODR15_W<15> {
                ODR15_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Port output data register (GPIOn_OUTDR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [outdr](index.html) module
        pub struct OUTDR_SPEC;
        impl crate::RegisterSpec for OUTDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [outdr::R](R) reader structure
        impl crate::Readable for OUTDR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [outdr::W](W) writer structure
        impl crate::Writable for OUTDR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets OUTDR to value 0
        impl crate::Resettable for OUTDR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///BSHR (w) register accessor: an alias for `Reg<BSHR_SPEC>`
    pub type BSHR = crate::Reg<bshr::BSHR_SPEC>;
    ///Port bit set/reset register (GPIOn_BSHR)
    pub mod bshr {
        ///Register `BSHR` writer
        pub struct W(crate::W<BSHR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<BSHR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<BSHR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<BSHR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `BS0` writer - Set bit 0
        pub type BS0_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS1` writer - Set bit 1
        pub type BS1_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS2` writer - Set bit 1
        pub type BS2_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS3` writer - Set bit 3
        pub type BS3_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS4` writer - Set bit 4
        pub type BS4_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS5` writer - Set bit 5
        pub type BS5_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS6` writer - Set bit 6
        pub type BS6_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS7` writer - Set bit 7
        pub type BS7_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS8` writer - Set bit 8
        pub type BS8_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS9` writer - Set bit 9
        pub type BS9_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS10` writer - Set bit 10
        pub type BS10_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS11` writer - Set bit 11
        pub type BS11_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS12` writer - Set bit 12
        pub type BS12_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS13` writer - Set bit 13
        pub type BS13_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS14` writer - Set bit 14
        pub type BS14_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BS15` writer - Set bit 15
        pub type BS15_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR0` writer - Reset bit 0
        pub type BR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR1` writer - Reset bit 1
        pub type BR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR2` writer - Reset bit 2
        pub type BR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR3` writer - Reset bit 3
        pub type BR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR4` writer - Reset bit 4
        pub type BR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR5` writer - Reset bit 5
        pub type BR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR6` writer - Reset bit 6
        pub type BR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR7` writer - Reset bit 7
        pub type BR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR8` writer - Reset bit 8
        pub type BR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR9` writer - Reset bit 9
        pub type BR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR10` writer - Reset bit 10
        pub type BR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR11` writer - Reset bit 11
        pub type BR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR12` writer - Reset bit 12
        pub type BR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR13` writer - Reset bit 13
        pub type BR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR14` writer - Reset bit 14
        pub type BR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        ///Field `BR15` writer - Reset bit 15
        pub type BR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, BSHR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Set bit 0
            #[inline(always)]
            #[must_use]
            pub fn bs0(&mut self) -> BS0_W<0> {
                BS0_W::new(self)
            }
            ///Bit 1 - Set bit 1
            #[inline(always)]
            #[must_use]
            pub fn bs1(&mut self) -> BS1_W<1> {
                BS1_W::new(self)
            }
            ///Bit 2 - Set bit 1
            #[inline(always)]
            #[must_use]
            pub fn bs2(&mut self) -> BS2_W<2> {
                BS2_W::new(self)
            }
            ///Bit 3 - Set bit 3
            #[inline(always)]
            #[must_use]
            pub fn bs3(&mut self) -> BS3_W<3> {
                BS3_W::new(self)
            }
            ///Bit 4 - Set bit 4
            #[inline(always)]
            #[must_use]
            pub fn bs4(&mut self) -> BS4_W<4> {
                BS4_W::new(self)
            }
            ///Bit 5 - Set bit 5
            #[inline(always)]
            #[must_use]
            pub fn bs5(&mut self) -> BS5_W<5> {
                BS5_W::new(self)
            }
            ///Bit 6 - Set bit 6
            #[inline(always)]
            #[must_use]
            pub fn bs6(&mut self) -> BS6_W<6> {
                BS6_W::new(self)
            }
            ///Bit 7 - Set bit 7
            #[inline(always)]
            #[must_use]
            pub fn bs7(&mut self) -> BS7_W<7> {
                BS7_W::new(self)
            }
            ///Bit 8 - Set bit 8
            #[inline(always)]
            #[must_use]
            pub fn bs8(&mut self) -> BS8_W<8> {
                BS8_W::new(self)
            }
            ///Bit 9 - Set bit 9
            #[inline(always)]
            #[must_use]
            pub fn bs9(&mut self) -> BS9_W<9> {
                BS9_W::new(self)
            }
            ///Bit 10 - Set bit 10
            #[inline(always)]
            #[must_use]
            pub fn bs10(&mut self) -> BS10_W<10> {
                BS10_W::new(self)
            }
            ///Bit 11 - Set bit 11
            #[inline(always)]
            #[must_use]
            pub fn bs11(&mut self) -> BS11_W<11> {
                BS11_W::new(self)
            }
            ///Bit 12 - Set bit 12
            #[inline(always)]
            #[must_use]
            pub fn bs12(&mut self) -> BS12_W<12> {
                BS12_W::new(self)
            }
            ///Bit 13 - Set bit 13
            #[inline(always)]
            #[must_use]
            pub fn bs13(&mut self) -> BS13_W<13> {
                BS13_W::new(self)
            }
            ///Bit 14 - Set bit 14
            #[inline(always)]
            #[must_use]
            pub fn bs14(&mut self) -> BS14_W<14> {
                BS14_W::new(self)
            }
            ///Bit 15 - Set bit 15
            #[inline(always)]
            #[must_use]
            pub fn bs15(&mut self) -> BS15_W<15> {
                BS15_W::new(self)
            }
            ///Bit 16 - Reset bit 0
            #[inline(always)]
            #[must_use]
            pub fn br0(&mut self) -> BR0_W<16> {
                BR0_W::new(self)
            }
            ///Bit 17 - Reset bit 1
            #[inline(always)]
            #[must_use]
            pub fn br1(&mut self) -> BR1_W<17> {
                BR1_W::new(self)
            }
            ///Bit 18 - Reset bit 2
            #[inline(always)]
            #[must_use]
            pub fn br2(&mut self) -> BR2_W<18> {
                BR2_W::new(self)
            }
            ///Bit 19 - Reset bit 3
            #[inline(always)]
            #[must_use]
            pub fn br3(&mut self) -> BR3_W<19> {
                BR3_W::new(self)
            }
            ///Bit 20 - Reset bit 4
            #[inline(always)]
            #[must_use]
            pub fn br4(&mut self) -> BR4_W<20> {
                BR4_W::new(self)
            }
            ///Bit 21 - Reset bit 5
            #[inline(always)]
            #[must_use]
            pub fn br5(&mut self) -> BR5_W<21> {
                BR5_W::new(self)
            }
            ///Bit 22 - Reset bit 6
            #[inline(always)]
            #[must_use]
            pub fn br6(&mut self) -> BR6_W<22> {
                BR6_W::new(self)
            }
            ///Bit 23 - Reset bit 7
            #[inline(always)]
            #[must_use]
            pub fn br7(&mut self) -> BR7_W<23> {
                BR7_W::new(self)
            }
            ///Bit 24 - Reset bit 8
            #[inline(always)]
            #[must_use]
            pub fn br8(&mut self) -> BR8_W<24> {
                BR8_W::new(self)
            }
            ///Bit 25 - Reset bit 9
            #[inline(always)]
            #[must_use]
            pub fn br9(&mut self) -> BR9_W<25> {
                BR9_W::new(self)
            }
            ///Bit 26 - Reset bit 10
            #[inline(always)]
            #[must_use]
            pub fn br10(&mut self) -> BR10_W<26> {
                BR10_W::new(self)
            }
            ///Bit 27 - Reset bit 11
            #[inline(always)]
            #[must_use]
            pub fn br11(&mut self) -> BR11_W<27> {
                BR11_W::new(self)
            }
            ///Bit 28 - Reset bit 12
            #[inline(always)]
            #[must_use]
            pub fn br12(&mut self) -> BR12_W<28> {
                BR12_W::new(self)
            }
            ///Bit 29 - Reset bit 13
            #[inline(always)]
            #[must_use]
            pub fn br13(&mut self) -> BR13_W<29> {
                BR13_W::new(self)
            }
            ///Bit 30 - Reset bit 14
            #[inline(always)]
            #[must_use]
            pub fn br14(&mut self) -> BR14_W<30> {
                BR14_W::new(self)
            }
            ///Bit 31 - Reset bit 15
            #[inline(always)]
            #[must_use]
            pub fn br15(&mut self) -> BR15_W<31> {
                BR15_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Port bit set/reset register (GPIOn_BSHR)
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [bshr](index.html) module
        pub struct BSHR_SPEC;
        impl crate::RegisterSpec for BSHR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [bshr::W](W) writer structure
        impl crate::Writable for BSHR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets BSHR to value 0
        impl crate::Resettable for BSHR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///BCR (w) register accessor: an alias for `Reg<BCR_SPEC>`
    pub type BCR = crate::Reg<bcr::BCR_SPEC>;
    ///Port bit reset register (GPIOn_BCR)
    pub mod bcr {
        ///Register `BCR` writer
        pub struct W(crate::W<BCR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<BCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<BCR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<BCR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `BR0` writer - Reset bit 0
        pub type BR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR1` writer - Reset bit 1
        pub type BR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR2` writer - Reset bit 1
        pub type BR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR3` writer - Reset bit 3
        pub type BR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR4` writer - Reset bit 4
        pub type BR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR5` writer - Reset bit 5
        pub type BR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR6` writer - Reset bit 6
        pub type BR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR7` writer - Reset bit 7
        pub type BR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR8` writer - Reset bit 8
        pub type BR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR9` writer - Reset bit 9
        pub type BR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR10` writer - Reset bit 10
        pub type BR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR11` writer - Reset bit 11
        pub type BR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR12` writer - Reset bit 12
        pub type BR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR13` writer - Reset bit 13
        pub type BR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR14` writer - Reset bit 14
        pub type BR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        ///Field `BR15` writer - Reset bit 15
        pub type BR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, BCR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Reset bit 0
            #[inline(always)]
            #[must_use]
            pub fn br0(&mut self) -> BR0_W<0> {
                BR0_W::new(self)
            }
            ///Bit 1 - Reset bit 1
            #[inline(always)]
            #[must_use]
            pub fn br1(&mut self) -> BR1_W<1> {
                BR1_W::new(self)
            }
            ///Bit 2 - Reset bit 1
            #[inline(always)]
            #[must_use]
            pub fn br2(&mut self) -> BR2_W<2> {
                BR2_W::new(self)
            }
            ///Bit 3 - Reset bit 3
            #[inline(always)]
            #[must_use]
            pub fn br3(&mut self) -> BR3_W<3> {
                BR3_W::new(self)
            }
            ///Bit 4 - Reset bit 4
            #[inline(always)]
            #[must_use]
            pub fn br4(&mut self) -> BR4_W<4> {
                BR4_W::new(self)
            }
            ///Bit 5 - Reset bit 5
            #[inline(always)]
            #[must_use]
            pub fn br5(&mut self) -> BR5_W<5> {
                BR5_W::new(self)
            }
            ///Bit 6 - Reset bit 6
            #[inline(always)]
            #[must_use]
            pub fn br6(&mut self) -> BR6_W<6> {
                BR6_W::new(self)
            }
            ///Bit 7 - Reset bit 7
            #[inline(always)]
            #[must_use]
            pub fn br7(&mut self) -> BR7_W<7> {
                BR7_W::new(self)
            }
            ///Bit 8 - Reset bit 8
            #[inline(always)]
            #[must_use]
            pub fn br8(&mut self) -> BR8_W<8> {
                BR8_W::new(self)
            }
            ///Bit 9 - Reset bit 9
            #[inline(always)]
            #[must_use]
            pub fn br9(&mut self) -> BR9_W<9> {
                BR9_W::new(self)
            }
            ///Bit 10 - Reset bit 10
            #[inline(always)]
            #[must_use]
            pub fn br10(&mut self) -> BR10_W<10> {
                BR10_W::new(self)
            }
            ///Bit 11 - Reset bit 11
            #[inline(always)]
            #[must_use]
            pub fn br11(&mut self) -> BR11_W<11> {
                BR11_W::new(self)
            }
            ///Bit 12 - Reset bit 12
            #[inline(always)]
            #[must_use]
            pub fn br12(&mut self) -> BR12_W<12> {
                BR12_W::new(self)
            }
            ///Bit 13 - Reset bit 13
            #[inline(always)]
            #[must_use]
            pub fn br13(&mut self) -> BR13_W<13> {
                BR13_W::new(self)
            }
            ///Bit 14 - Reset bit 14
            #[inline(always)]
            #[must_use]
            pub fn br14(&mut self) -> BR14_W<14> {
                BR14_W::new(self)
            }
            ///Bit 15 - Reset bit 15
            #[inline(always)]
            #[must_use]
            pub fn br15(&mut self) -> BR15_W<15> {
                BR15_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Port bit reset register (GPIOn_BCR)
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [bcr](index.html) module
        pub struct BCR_SPEC;
        impl crate::RegisterSpec for BCR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [bcr::W](W) writer structure
        impl crate::Writable for BCR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets BCR to value 0
        impl crate::Resettable for BCR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///LCKR (rw) register accessor: an alias for `Reg<LCKR_SPEC>`
    pub type LCKR = crate::Reg<lckr::LCKR_SPEC>;
    ///Port configuration lock register
    pub mod lckr {
        ///Register `LCKR` reader
        pub struct R(crate::R<LCKR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<LCKR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<LCKR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<LCKR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `LCKR` writer
        pub struct W(crate::W<LCKR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<LCKR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<LCKR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<LCKR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LCK0` reader - Port A Lock bit 0
        pub type LCK0_R = crate::BitReader<bool>;
        ///Field `LCK0` writer - Port A Lock bit 0
        pub type LCK0_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK1` reader - Port A Lock bit 1
        pub type LCK1_R = crate::BitReader<bool>;
        ///Field `LCK1` writer - Port A Lock bit 1
        pub type LCK1_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK2` reader - Port A Lock bit 2
        pub type LCK2_R = crate::BitReader<bool>;
        ///Field `LCK2` writer - Port A Lock bit 2
        pub type LCK2_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK3` reader - Port A Lock bit 3
        pub type LCK3_R = crate::BitReader<bool>;
        ///Field `LCK3` writer - Port A Lock bit 3
        pub type LCK3_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK4` reader - Port A Lock bit 4
        pub type LCK4_R = crate::BitReader<bool>;
        ///Field `LCK4` writer - Port A Lock bit 4
        pub type LCK4_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK5` reader - Port A Lock bit 5
        pub type LCK5_R = crate::BitReader<bool>;
        ///Field `LCK5` writer - Port A Lock bit 5
        pub type LCK5_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK6` reader - Port A Lock bit 6
        pub type LCK6_R = crate::BitReader<bool>;
        ///Field `LCK6` writer - Port A Lock bit 6
        pub type LCK6_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK7` reader - Port A Lock bit 7
        pub type LCK7_R = crate::BitReader<bool>;
        ///Field `LCK7` writer - Port A Lock bit 7
        pub type LCK7_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK8` reader - Port A Lock bit 8
        pub type LCK8_R = crate::BitReader<bool>;
        ///Field `LCK8` writer - Port A Lock bit 8
        pub type LCK8_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK9` reader - Port A Lock bit 9
        pub type LCK9_R = crate::BitReader<bool>;
        ///Field `LCK9` writer - Port A Lock bit 9
        pub type LCK9_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK10` reader - Port A Lock bit 10
        pub type LCK10_R = crate::BitReader<bool>;
        ///Field `LCK10` writer - Port A Lock bit 10
        pub type LCK10_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK11` reader - Port A Lock bit 11
        pub type LCK11_R = crate::BitReader<bool>;
        ///Field `LCK11` writer - Port A Lock bit 11
        pub type LCK11_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK12` reader - Port A Lock bit 12
        pub type LCK12_R = crate::BitReader<bool>;
        ///Field `LCK12` writer - Port A Lock bit 12
        pub type LCK12_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK13` reader - Port A Lock bit 13
        pub type LCK13_R = crate::BitReader<bool>;
        ///Field `LCK13` writer - Port A Lock bit 13
        pub type LCK13_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK14` reader - Port A Lock bit 14
        pub type LCK14_R = crate::BitReader<bool>;
        ///Field `LCK14` writer - Port A Lock bit 14
        pub type LCK14_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCK15` reader - Port A Lock bit 15
        pub type LCK15_R = crate::BitReader<bool>;
        ///Field `LCK15` writer - Port A Lock bit 15
        pub type LCK15_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        ///Field `LCKK` reader - Lock key
        pub type LCKK_R = crate::BitReader<bool>;
        ///Field `LCKK` writer - Lock key
        pub type LCKK_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCKR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Port A Lock bit 0
            #[inline(always)]
            pub fn lck0(&self) -> LCK0_R {
                LCK0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Port A Lock bit 1
            #[inline(always)]
            pub fn lck1(&self) -> LCK1_R {
                LCK1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Port A Lock bit 2
            #[inline(always)]
            pub fn lck2(&self) -> LCK2_R {
                LCK2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Port A Lock bit 3
            #[inline(always)]
            pub fn lck3(&self) -> LCK3_R {
                LCK3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Port A Lock bit 4
            #[inline(always)]
            pub fn lck4(&self) -> LCK4_R {
                LCK4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Port A Lock bit 5
            #[inline(always)]
            pub fn lck5(&self) -> LCK5_R {
                LCK5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Port A Lock bit 6
            #[inline(always)]
            pub fn lck6(&self) -> LCK6_R {
                LCK6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Port A Lock bit 7
            #[inline(always)]
            pub fn lck7(&self) -> LCK7_R {
                LCK7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Port A Lock bit 8
            #[inline(always)]
            pub fn lck8(&self) -> LCK8_R {
                LCK8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Port A Lock bit 9
            #[inline(always)]
            pub fn lck9(&self) -> LCK9_R {
                LCK9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Port A Lock bit 10
            #[inline(always)]
            pub fn lck10(&self) -> LCK10_R {
                LCK10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Port A Lock bit 11
            #[inline(always)]
            pub fn lck11(&self) -> LCK11_R {
                LCK11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Port A Lock bit 12
            #[inline(always)]
            pub fn lck12(&self) -> LCK12_R {
                LCK12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Port A Lock bit 13
            #[inline(always)]
            pub fn lck13(&self) -> LCK13_R {
                LCK13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Port A Lock bit 14
            #[inline(always)]
            pub fn lck14(&self) -> LCK14_R {
                LCK14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Port A Lock bit 15
            #[inline(always)]
            pub fn lck15(&self) -> LCK15_R {
                LCK15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Lock key
            #[inline(always)]
            pub fn lckk(&self) -> LCKK_R {
                LCKK_R::new(((self.bits >> 16) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Port A Lock bit 0
            #[inline(always)]
            #[must_use]
            pub fn lck0(&mut self) -> LCK0_W<0> {
                LCK0_W::new(self)
            }
            ///Bit 1 - Port A Lock bit 1
            #[inline(always)]
            #[must_use]
            pub fn lck1(&mut self) -> LCK1_W<1> {
                LCK1_W::new(self)
            }
            ///Bit 2 - Port A Lock bit 2
            #[inline(always)]
            #[must_use]
            pub fn lck2(&mut self) -> LCK2_W<2> {
                LCK2_W::new(self)
            }
            ///Bit 3 - Port A Lock bit 3
            #[inline(always)]
            #[must_use]
            pub fn lck3(&mut self) -> LCK3_W<3> {
                LCK3_W::new(self)
            }
            ///Bit 4 - Port A Lock bit 4
            #[inline(always)]
            #[must_use]
            pub fn lck4(&mut self) -> LCK4_W<4> {
                LCK4_W::new(self)
            }
            ///Bit 5 - Port A Lock bit 5
            #[inline(always)]
            #[must_use]
            pub fn lck5(&mut self) -> LCK5_W<5> {
                LCK5_W::new(self)
            }
            ///Bit 6 - Port A Lock bit 6
            #[inline(always)]
            #[must_use]
            pub fn lck6(&mut self) -> LCK6_W<6> {
                LCK6_W::new(self)
            }
            ///Bit 7 - Port A Lock bit 7
            #[inline(always)]
            #[must_use]
            pub fn lck7(&mut self) -> LCK7_W<7> {
                LCK7_W::new(self)
            }
            ///Bit 8 - Port A Lock bit 8
            #[inline(always)]
            #[must_use]
            pub fn lck8(&mut self) -> LCK8_W<8> {
                LCK8_W::new(self)
            }
            ///Bit 9 - Port A Lock bit 9
            #[inline(always)]
            #[must_use]
            pub fn lck9(&mut self) -> LCK9_W<9> {
                LCK9_W::new(self)
            }
            ///Bit 10 - Port A Lock bit 10
            #[inline(always)]
            #[must_use]
            pub fn lck10(&mut self) -> LCK10_W<10> {
                LCK10_W::new(self)
            }
            ///Bit 11 - Port A Lock bit 11
            #[inline(always)]
            #[must_use]
            pub fn lck11(&mut self) -> LCK11_W<11> {
                LCK11_W::new(self)
            }
            ///Bit 12 - Port A Lock bit 12
            #[inline(always)]
            #[must_use]
            pub fn lck12(&mut self) -> LCK12_W<12> {
                LCK12_W::new(self)
            }
            ///Bit 13 - Port A Lock bit 13
            #[inline(always)]
            #[must_use]
            pub fn lck13(&mut self) -> LCK13_W<13> {
                LCK13_W::new(self)
            }
            ///Bit 14 - Port A Lock bit 14
            #[inline(always)]
            #[must_use]
            pub fn lck14(&mut self) -> LCK14_W<14> {
                LCK14_W::new(self)
            }
            ///Bit 15 - Port A Lock bit 15
            #[inline(always)]
            #[must_use]
            pub fn lck15(&mut self) -> LCK15_W<15> {
                LCK15_W::new(self)
            }
            ///Bit 16 - Lock key
            #[inline(always)]
            #[must_use]
            pub fn lckk(&mut self) -> LCKK_W<16> {
                LCKK_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Port configuration lock register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [lckr](index.html) module
        pub struct LCKR_SPEC;
        impl crate::RegisterSpec for LCKR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [lckr::R](R) reader structure
        impl crate::Readable for LCKR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [lckr::W](W) writer structure
        impl crate::Writable for LCKR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets LCKR to value 0
        impl crate::Resettable for LCKR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///General purpose I/O
pub struct GPIOB {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOB {}
impl GPIOB {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_0c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
}
impl Deref for GPIOB {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOB {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOB").finish()
    }
}
///General purpose I/O
pub use self::gpioa as gpiob;
///General purpose I/O
pub struct GPIOC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOC {}
impl GPIOC {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_1000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
}
impl Deref for GPIOC {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOC").finish()
    }
}
///General purpose I/O
pub use self::gpioa as gpioc;
///General purpose I/O
pub struct GPIOD {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOD {}
impl GPIOD {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_1400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
}
impl Deref for GPIOD {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOD").finish()
    }
}
///General purpose I/O
pub use self::gpioa as gpiod;
///Alternate function I/O
pub struct AFIO {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for AFIO {}
impl AFIO {
    ///Pointer to the register block
    pub const PTR: *const afio::RegisterBlock = 0x4001_0000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const afio::RegisterBlock {
        Self::PTR
    }
}
impl Deref for AFIO {
    type Target = afio::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for AFIO {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AFIO").finish()
    }
}
///Alternate function I/O
pub mod afio {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Event Control Register (AFIO_ECR)
        pub ecr: ECR,
        ///0x04 - AF remap and debug I/O configuration register (AFIO_PCFR1)
        pub pcfr1: PCFR1,
        ///0x08 - External interrupt configuration register 1 (AFIO_EXTICR1)
        pub exticr1: EXTICR1,
        ///0x0c - External interrupt configuration register 2 (AFIO_EXTICR2)
        pub exticr2: EXTICR2,
        ///0x10 - External interrupt configuration register 3 (AFIO_EXTICR3)
        pub exticr3: EXTICR3,
        ///0x14 - External interrupt configuration register 4 (AFIO_EXTICR4)
        pub exticr4: EXTICR4,
        _reserved6: [u8; 0x04],
        ///0x1c - AF remap and debug I/O configuration register
        pub pcfr2: PCFR2,
    }
    ///ECR (rw) register accessor: an alias for `Reg<ECR_SPEC>`
    pub type ECR = crate::Reg<ecr::ECR_SPEC>;
    ///Event Control Register (AFIO_ECR)
    pub mod ecr {
        ///Register `ECR` reader
        pub struct R(crate::R<ECR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ECR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ECR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ECR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ECR` writer
        pub struct W(crate::W<ECR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ECR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ECR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ECR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PIN` reader - Pin selection
        pub type PIN_R = crate::FieldReader<u8, u8>;
        ///Field `PIN` writer - Pin selection
        pub type PIN_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ECR_SPEC, u8, u8, 4, O>;
        ///Field `PORT` reader - Port selection
        pub type PORT_R = crate::FieldReader<u8, u8>;
        ///Field `PORT` writer - Port selection
        pub type PORT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ECR_SPEC, u8, u8, 3, O>;
        ///Field `EVOE` reader - Event Output Enable
        pub type EVOE_R = crate::BitReader<bool>;
        ///Field `EVOE` writer - Event Output Enable
        pub type EVOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, ECR_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Pin selection
            #[inline(always)]
            pub fn pin(&self) -> PIN_R {
                PIN_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:6 - Port selection
            #[inline(always)]
            pub fn port(&self) -> PORT_R {
                PORT_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Event Output Enable
            #[inline(always)]
            pub fn evoe(&self) -> EVOE_R {
                EVOE_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Pin selection
            #[inline(always)]
            #[must_use]
            pub fn pin(&mut self) -> PIN_W<0> {
                PIN_W::new(self)
            }
            ///Bits 4:6 - Port selection
            #[inline(always)]
            #[must_use]
            pub fn port(&mut self) -> PORT_W<4> {
                PORT_W::new(self)
            }
            ///Bit 7 - Event Output Enable
            #[inline(always)]
            #[must_use]
            pub fn evoe(&mut self) -> EVOE_W<7> {
                EVOE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Event Control Register (AFIO_ECR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ecr](index.html) module
        pub struct ECR_SPEC;
        impl crate::RegisterSpec for ECR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ecr::R](R) reader structure
        impl crate::Readable for ECR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ecr::W](W) writer structure
        impl crate::Writable for ECR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ECR to value 0
        impl crate::Resettable for ECR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PCFR1 (rw) register accessor: an alias for `Reg<PCFR1_SPEC>`
    pub type PCFR1 = crate::Reg<pcfr1::PCFR1_SPEC>;
    ///AF remap and debug I/O configuration register (AFIO_PCFR1)
    pub mod pcfr1 {
        ///Register `PCFR1` reader
        pub struct R(crate::R<PCFR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PCFR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PCFR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PCFR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PCFR1` writer
        pub struct W(crate::W<PCFR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PCFR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PCFR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PCFR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SPI1_REMAP` reader - SPI1 remapping
        pub type SPI1_REMAP_R = crate::BitReader<bool>;
        ///Field `SPI1_REMAP` writer - SPI1 remapping
        pub type SPI1_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `I2C1_REMAP` reader - I2C1 remapping
        pub type I2C1_REMAP_R = crate::BitReader<bool>;
        ///Field `I2C1_REMAP` writer - I2C1 remapping
        pub type I2C1_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `USART1_REMAP` reader - USART1 remapping
        pub type USART1_REMAP_R = crate::BitReader<bool>;
        ///Field `USART1_REMAP` writer - USART1 remapping
        pub type USART1_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `USART2_REMAP` reader - USART2 remapping
        pub type USART2_REMAP_R = crate::BitReader<bool>;
        ///Field `USART2_REMAP` writer - USART2 remapping
        pub type USART2_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `USART3_REMAP` reader - USART3 remapping
        pub type USART3_REMAP_R = crate::FieldReader<u8, u8>;
        ///Field `USART3_REMAP` writer - USART3 remapping
        pub type USART3_REMAP_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, PCFR1_SPEC, u8, u8, 2, O>;
        ///Field `TIM1_REMAP` reader - TIM1 remapping
        pub type TIM1_REMAP_R = crate::FieldReader<u8, u8>;
        ///Field `TIM1_REMAP` writer - TIM1 remapping
        pub type TIM1_REMAP_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, PCFR1_SPEC, u8, u8, 2, O>;
        ///Field `TIM2_REMAP` reader - TIM2 remapping
        pub type TIM2_REMAP_R = crate::FieldReader<u8, u8>;
        ///Field `TIM2_REMAP` writer - TIM2 remapping
        pub type TIM2_REMAP_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, PCFR1_SPEC, u8, u8, 2, O>;
        ///Field `TIM3_REMAP` reader - TIM3 remapping
        pub type TIM3_REMAP_R = crate::FieldReader<u8, u8>;
        ///Field `TIM3_REMAP` writer - TIM3 remapping
        pub type TIM3_REMAP_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, PCFR1_SPEC, u8, u8, 2, O>;
        ///Field `TIM4_REMAP` reader - TIM4 remapping
        pub type TIM4_REMAP_R = crate::BitReader<bool>;
        ///Field `TIM4_REMAP` writer - TIM4 remapping
        pub type TIM4_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `CAN_REMAP` reader - CAN1 remapping
        pub type CAN_REMAP_R = crate::FieldReader<u8, u8>;
        ///Field `CAN_REMAP` writer - CAN1 remapping
        pub type CAN_REMAP_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, PCFR1_SPEC, u8, u8, 2, O>;
        ///Field `PD01_REMAP` reader - Port D0/Port D1 mapping on OSCIN/OSCOUT
        pub type PD01_REMAP_R = crate::BitReader<bool>;
        ///Field `PD01_REMAP` writer - Port D0/Port D1 mapping on OSCIN/OSCOUT
        pub type PD01_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `TIM5CH4_IREMAP` reader - Set and cleared by software
        pub type TIM5CH4_IREMAP_R = crate::BitReader<bool>;
        ///Field `TIM5CH4_IREMAP` writer - Set and cleared by software
        pub type TIM5CH4_IREMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `ADC1_ETRGINJ_REMAP` reader - ADC 1 External trigger injected conversion remapping
        pub type ADC1_ETRGINJ_REMAP_R = crate::BitReader<bool>;
        ///Field `ADC1_ETRGINJ_REMAP` writer - ADC 1 External trigger injected conversion remapping
        pub type ADC1_ETRGINJ_REMAP_W<'a, const O: u8> =
            crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `ADC1_ETRGREG_REMAP` reader - ADC 1 external trigger regular conversion remapping
        pub type ADC1_ETRGREG_REMAP_R = crate::BitReader<bool>;
        ///Field `ADC1_ETRGREG_REMAP` writer - ADC 1 external trigger regular conversion remapping
        pub type ADC1_ETRGREG_REMAP_W<'a, const O: u8> =
            crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `ADC2_ETRGINJ_REMAP` reader - ADC 2 external trigger injected conversion remapping
        pub type ADC2_ETRGINJ_REMAP_R = crate::BitReader<bool>;
        ///Field `ADC2_ETRGINJ_REMAP` writer - ADC 2 external trigger injected conversion remapping
        pub type ADC2_ETRGINJ_REMAP_W<'a, const O: u8> =
            crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `ADC2_ETRGREG_REMAP` reader - ADC 2 external trigger regular conversion remapping
        pub type ADC2_ETRGREG_REMAP_R = crate::BitReader<bool>;
        ///Field `ADC2_ETRGREG_REMAP` writer - ADC 2 external trigger regular conversion remapping
        pub type ADC2_ETRGREG_REMAP_W<'a, const O: u8> =
            crate::BitWriter<'a, u32, PCFR1_SPEC, bool, O>;
        ///Field `SWJ_CFG` writer - Serial wire JTAG configuration
        pub type SWJ_CFG_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PCFR1_SPEC, u8, u8, 3, O>;
        impl R {
            ///Bit 0 - SPI1 remapping
            #[inline(always)]
            pub fn spi1_remap(&self) -> SPI1_REMAP_R {
                SPI1_REMAP_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - I2C1 remapping
            #[inline(always)]
            pub fn i2c1_remap(&self) -> I2C1_REMAP_R {
                I2C1_REMAP_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - USART1 remapping
            #[inline(always)]
            pub fn usart1_remap(&self) -> USART1_REMAP_R {
                USART1_REMAP_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - USART2 remapping
            #[inline(always)]
            pub fn usart2_remap(&self) -> USART2_REMAP_R {
                USART2_REMAP_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:5 - USART3 remapping
            #[inline(always)]
            pub fn usart3_remap(&self) -> USART3_REMAP_R {
                USART3_REMAP_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bits 6:7 - TIM1 remapping
            #[inline(always)]
            pub fn tim1_remap(&self) -> TIM1_REMAP_R {
                TIM1_REMAP_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:9 - TIM2 remapping
            #[inline(always)]
            pub fn tim2_remap(&self) -> TIM2_REMAP_R {
                TIM2_REMAP_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - TIM3 remapping
            #[inline(always)]
            pub fn tim3_remap(&self) -> TIM3_REMAP_R {
                TIM3_REMAP_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bit 12 - TIM4 remapping
            #[inline(always)]
            pub fn tim4_remap(&self) -> TIM4_REMAP_R {
                TIM4_REMAP_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bits 13:14 - CAN1 remapping
            #[inline(always)]
            pub fn can_remap(&self) -> CAN_REMAP_R {
                CAN_REMAP_R::new(((self.bits >> 13) & 3) as u8)
            }
            ///Bit 15 - Port D0/Port D1 mapping on OSCIN/OSCOUT
            #[inline(always)]
            pub fn pd01_remap(&self) -> PD01_REMAP_R {
                PD01_REMAP_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Set and cleared by software
            #[inline(always)]
            pub fn tim5ch4_iremap(&self) -> TIM5CH4_IREMAP_R {
                TIM5CH4_IREMAP_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - ADC 1 External trigger injected conversion remapping
            #[inline(always)]
            pub fn adc1_etrginj_remap(&self) -> ADC1_ETRGINJ_REMAP_R {
                ADC1_ETRGINJ_REMAP_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - ADC 1 external trigger regular conversion remapping
            #[inline(always)]
            pub fn adc1_etrgreg_remap(&self) -> ADC1_ETRGREG_REMAP_R {
                ADC1_ETRGREG_REMAP_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - ADC 2 external trigger injected conversion remapping
            #[inline(always)]
            pub fn adc2_etrginj_remap(&self) -> ADC2_ETRGINJ_REMAP_R {
                ADC2_ETRGINJ_REMAP_R::new(((self.bits >> 19) & 1) != 0)
            }
            ///Bit 20 - ADC 2 external trigger regular conversion remapping
            #[inline(always)]
            pub fn adc2_etrgreg_remap(&self) -> ADC2_ETRGREG_REMAP_R {
                ADC2_ETRGREG_REMAP_R::new(((self.bits >> 20) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - SPI1 remapping
            #[inline(always)]
            #[must_use]
            pub fn spi1_remap(&mut self) -> SPI1_REMAP_W<0> {
                SPI1_REMAP_W::new(self)
            }
            ///Bit 1 - I2C1 remapping
            #[inline(always)]
            #[must_use]
            pub fn i2c1_remap(&mut self) -> I2C1_REMAP_W<1> {
                I2C1_REMAP_W::new(self)
            }
            ///Bit 2 - USART1 remapping
            #[inline(always)]
            #[must_use]
            pub fn usart1_remap(&mut self) -> USART1_REMAP_W<2> {
                USART1_REMAP_W::new(self)
            }
            ///Bit 3 - USART2 remapping
            #[inline(always)]
            #[must_use]
            pub fn usart2_remap(&mut self) -> USART2_REMAP_W<3> {
                USART2_REMAP_W::new(self)
            }
            ///Bits 4:5 - USART3 remapping
            #[inline(always)]
            #[must_use]
            pub fn usart3_remap(&mut self) -> USART3_REMAP_W<4> {
                USART3_REMAP_W::new(self)
            }
            ///Bits 6:7 - TIM1 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim1_remap(&mut self) -> TIM1_REMAP_W<6> {
                TIM1_REMAP_W::new(self)
            }
            ///Bits 8:9 - TIM2 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim2_remap(&mut self) -> TIM2_REMAP_W<8> {
                TIM2_REMAP_W::new(self)
            }
            ///Bits 10:11 - TIM3 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim3_remap(&mut self) -> TIM3_REMAP_W<10> {
                TIM3_REMAP_W::new(self)
            }
            ///Bit 12 - TIM4 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim4_remap(&mut self) -> TIM4_REMAP_W<12> {
                TIM4_REMAP_W::new(self)
            }
            ///Bits 13:14 - CAN1 remapping
            #[inline(always)]
            #[must_use]
            pub fn can_remap(&mut self) -> CAN_REMAP_W<13> {
                CAN_REMAP_W::new(self)
            }
            ///Bit 15 - Port D0/Port D1 mapping on OSCIN/OSCOUT
            #[inline(always)]
            #[must_use]
            pub fn pd01_remap(&mut self) -> PD01_REMAP_W<15> {
                PD01_REMAP_W::new(self)
            }
            ///Bit 16 - Set and cleared by software
            #[inline(always)]
            #[must_use]
            pub fn tim5ch4_iremap(&mut self) -> TIM5CH4_IREMAP_W<16> {
                TIM5CH4_IREMAP_W::new(self)
            }
            ///Bit 17 - ADC 1 External trigger injected conversion remapping
            #[inline(always)]
            #[must_use]
            pub fn adc1_etrginj_remap(&mut self) -> ADC1_ETRGINJ_REMAP_W<17> {
                ADC1_ETRGINJ_REMAP_W::new(self)
            }
            ///Bit 18 - ADC 1 external trigger regular conversion remapping
            #[inline(always)]
            #[must_use]
            pub fn adc1_etrgreg_remap(&mut self) -> ADC1_ETRGREG_REMAP_W<18> {
                ADC1_ETRGREG_REMAP_W::new(self)
            }
            ///Bit 19 - ADC 2 external trigger injected conversion remapping
            #[inline(always)]
            #[must_use]
            pub fn adc2_etrginj_remap(&mut self) -> ADC2_ETRGINJ_REMAP_W<19> {
                ADC2_ETRGINJ_REMAP_W::new(self)
            }
            ///Bit 20 - ADC 2 external trigger regular conversion remapping
            #[inline(always)]
            #[must_use]
            pub fn adc2_etrgreg_remap(&mut self) -> ADC2_ETRGREG_REMAP_W<20> {
                ADC2_ETRGREG_REMAP_W::new(self)
            }
            ///Bits 24:26 - Serial wire JTAG configuration
            #[inline(always)]
            #[must_use]
            pub fn swj_cfg(&mut self) -> SWJ_CFG_W<24> {
                SWJ_CFG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///AF remap and debug I/O configuration register (AFIO_PCFR1)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [pcfr1](index.html) module
        pub struct PCFR1_SPEC;
        impl crate::RegisterSpec for PCFR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [pcfr1::R](R) reader structure
        impl crate::Readable for PCFR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [pcfr1::W](W) writer structure
        impl crate::Writable for PCFR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PCFR1 to value 0
        impl crate::Resettable for PCFR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EXTICR1 (rw) register accessor: an alias for `Reg<EXTICR1_SPEC>`
    pub type EXTICR1 = crate::Reg<exticr1::EXTICR1_SPEC>;
    ///External interrupt configuration register 1 (AFIO_EXTICR1)
    pub mod exticr1 {
        ///Register `EXTICR1` reader
        pub struct R(crate::R<EXTICR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EXTICR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EXTICR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EXTICR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EXTICR1` writer
        pub struct W(crate::W<EXTICR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EXTICR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EXTICR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EXTICR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EXTI0` reader - EXTI0 configuration
        pub type EXTI0_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI0` writer - EXTI0 configuration
        pub type EXTI0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR1_SPEC, u8, u8, 4, O>;
        ///Field `EXTI1` reader - EXTI1 configuration
        pub type EXTI1_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI1` writer - EXTI1 configuration
        pub type EXTI1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR1_SPEC, u8, u8, 4, O>;
        ///Field `EXTI2` reader - EXTI2 configuration
        pub type EXTI2_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI2` writer - EXTI2 configuration
        pub type EXTI2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR1_SPEC, u8, u8, 4, O>;
        ///Field `EXTI3` reader - EXTI3 configuration
        pub type EXTI3_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI3` writer - EXTI3 configuration
        pub type EXTI3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR1_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:3 - EXTI0 configuration
            #[inline(always)]
            pub fn exti0(&self) -> EXTI0_R {
                EXTI0_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:7 - EXTI1 configuration
            #[inline(always)]
            pub fn exti1(&self) -> EXTI1_R {
                EXTI1_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:11 - EXTI2 configuration
            #[inline(always)]
            pub fn exti2(&self) -> EXTI2_R {
                EXTI2_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:15 - EXTI3 configuration
            #[inline(always)]
            pub fn exti3(&self) -> EXTI3_R {
                EXTI3_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:3 - EXTI0 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti0(&mut self) -> EXTI0_W<0> {
                EXTI0_W::new(self)
            }
            ///Bits 4:7 - EXTI1 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti1(&mut self) -> EXTI1_W<4> {
                EXTI1_W::new(self)
            }
            ///Bits 8:11 - EXTI2 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti2(&mut self) -> EXTI2_W<8> {
                EXTI2_W::new(self)
            }
            ///Bits 12:15 - EXTI3 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti3(&mut self) -> EXTI3_W<12> {
                EXTI3_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///External interrupt configuration register 1 (AFIO_EXTICR1)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [exticr1](index.html) module
        pub struct EXTICR1_SPEC;
        impl crate::RegisterSpec for EXTICR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [exticr1::R](R) reader structure
        impl crate::Readable for EXTICR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [exticr1::W](W) writer structure
        impl crate::Writable for EXTICR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EXTICR1 to value 0
        impl crate::Resettable for EXTICR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EXTICR2 (rw) register accessor: an alias for `Reg<EXTICR2_SPEC>`
    pub type EXTICR2 = crate::Reg<exticr2::EXTICR2_SPEC>;
    ///External interrupt configuration register 2 (AFIO_EXTICR2)
    pub mod exticr2 {
        ///Register `EXTICR2` reader
        pub struct R(crate::R<EXTICR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EXTICR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EXTICR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EXTICR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EXTICR2` writer
        pub struct W(crate::W<EXTICR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EXTICR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EXTICR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EXTICR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EXTI4` reader - EXTI4 configuration
        pub type EXTI4_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI4` writer - EXTI4 configuration
        pub type EXTI4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR2_SPEC, u8, u8, 4, O>;
        ///Field `EXTI5` reader - EXTI5 configuration
        pub type EXTI5_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI5` writer - EXTI5 configuration
        pub type EXTI5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR2_SPEC, u8, u8, 4, O>;
        ///Field `EXTI6` reader - EXTI6 configuration
        pub type EXTI6_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI6` writer - EXTI6 configuration
        pub type EXTI6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR2_SPEC, u8, u8, 4, O>;
        ///Field `EXTI7` reader - EXTI7 configuration
        pub type EXTI7_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI7` writer - EXTI7 configuration
        pub type EXTI7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR2_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:3 - EXTI4 configuration
            #[inline(always)]
            pub fn exti4(&self) -> EXTI4_R {
                EXTI4_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:7 - EXTI5 configuration
            #[inline(always)]
            pub fn exti5(&self) -> EXTI5_R {
                EXTI5_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:11 - EXTI6 configuration
            #[inline(always)]
            pub fn exti6(&self) -> EXTI6_R {
                EXTI6_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:15 - EXTI7 configuration
            #[inline(always)]
            pub fn exti7(&self) -> EXTI7_R {
                EXTI7_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:3 - EXTI4 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti4(&mut self) -> EXTI4_W<0> {
                EXTI4_W::new(self)
            }
            ///Bits 4:7 - EXTI5 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti5(&mut self) -> EXTI5_W<4> {
                EXTI5_W::new(self)
            }
            ///Bits 8:11 - EXTI6 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti6(&mut self) -> EXTI6_W<8> {
                EXTI6_W::new(self)
            }
            ///Bits 12:15 - EXTI7 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti7(&mut self) -> EXTI7_W<12> {
                EXTI7_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///External interrupt configuration register 2 (AFIO_EXTICR2)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [exticr2](index.html) module
        pub struct EXTICR2_SPEC;
        impl crate::RegisterSpec for EXTICR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [exticr2::R](R) reader structure
        impl crate::Readable for EXTICR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [exticr2::W](W) writer structure
        impl crate::Writable for EXTICR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EXTICR2 to value 0
        impl crate::Resettable for EXTICR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EXTICR3 (rw) register accessor: an alias for `Reg<EXTICR3_SPEC>`
    pub type EXTICR3 = crate::Reg<exticr3::EXTICR3_SPEC>;
    ///External interrupt configuration register 3 (AFIO_EXTICR3)
    pub mod exticr3 {
        ///Register `EXTICR3` reader
        pub struct R(crate::R<EXTICR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EXTICR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EXTICR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EXTICR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EXTICR3` writer
        pub struct W(crate::W<EXTICR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EXTICR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EXTICR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EXTICR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EXTI8` reader - EXTI8 configuration
        pub type EXTI8_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI8` writer - EXTI8 configuration
        pub type EXTI8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR3_SPEC, u8, u8, 4, O>;
        ///Field `EXTI9` reader - EXTI9 configuration
        pub type EXTI9_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI9` writer - EXTI9 configuration
        pub type EXTI9_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EXTICR3_SPEC, u8, u8, 4, O>;
        ///Field `EXTI10` reader - EXTI10 configuration
        pub type EXTI10_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI10` writer - EXTI10 configuration
        pub type EXTI10_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTICR3_SPEC, u8, u8, 4, O>;
        ///Field `EXTI11` reader - EXTI11 configuration
        pub type EXTI11_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI11` writer - EXTI11 configuration
        pub type EXTI11_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTICR3_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:3 - EXTI8 configuration
            #[inline(always)]
            pub fn exti8(&self) -> EXTI8_R {
                EXTI8_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:7 - EXTI9 configuration
            #[inline(always)]
            pub fn exti9(&self) -> EXTI9_R {
                EXTI9_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:11 - EXTI10 configuration
            #[inline(always)]
            pub fn exti10(&self) -> EXTI10_R {
                EXTI10_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:15 - EXTI11 configuration
            #[inline(always)]
            pub fn exti11(&self) -> EXTI11_R {
                EXTI11_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:3 - EXTI8 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti8(&mut self) -> EXTI8_W<0> {
                EXTI8_W::new(self)
            }
            ///Bits 4:7 - EXTI9 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti9(&mut self) -> EXTI9_W<4> {
                EXTI9_W::new(self)
            }
            ///Bits 8:11 - EXTI10 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti10(&mut self) -> EXTI10_W<8> {
                EXTI10_W::new(self)
            }
            ///Bits 12:15 - EXTI11 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti11(&mut self) -> EXTI11_W<12> {
                EXTI11_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///External interrupt configuration register 3 (AFIO_EXTICR3)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [exticr3](index.html) module
        pub struct EXTICR3_SPEC;
        impl crate::RegisterSpec for EXTICR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [exticr3::R](R) reader structure
        impl crate::Readable for EXTICR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [exticr3::W](W) writer structure
        impl crate::Writable for EXTICR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EXTICR3 to value 0
        impl crate::Resettable for EXTICR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EXTICR4 (rw) register accessor: an alias for `Reg<EXTICR4_SPEC>`
    pub type EXTICR4 = crate::Reg<exticr4::EXTICR4_SPEC>;
    ///External interrupt configuration register 4 (AFIO_EXTICR4)
    pub mod exticr4 {
        ///Register `EXTICR4` reader
        pub struct R(crate::R<EXTICR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EXTICR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EXTICR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EXTICR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EXTICR4` writer
        pub struct W(crate::W<EXTICR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EXTICR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EXTICR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EXTICR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EXTI12` reader - EXTI12 configuration
        pub type EXTI12_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI12` writer - EXTI12 configuration
        pub type EXTI12_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTICR4_SPEC, u8, u8, 4, O>;
        ///Field `EXTI13` reader - EXTI13 configuration
        pub type EXTI13_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI13` writer - EXTI13 configuration
        pub type EXTI13_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTICR4_SPEC, u8, u8, 4, O>;
        ///Field `EXTI14` reader - EXTI14 configuration
        pub type EXTI14_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI14` writer - EXTI14 configuration
        pub type EXTI14_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTICR4_SPEC, u8, u8, 4, O>;
        ///Field `EXTI15` reader - EXTI15 configuration
        pub type EXTI15_R = crate::FieldReader<u8, u8>;
        ///Field `EXTI15` writer - EXTI15 configuration
        pub type EXTI15_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, EXTICR4_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:3 - EXTI12 configuration
            #[inline(always)]
            pub fn exti12(&self) -> EXTI12_R {
                EXTI12_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:7 - EXTI13 configuration
            #[inline(always)]
            pub fn exti13(&self) -> EXTI13_R {
                EXTI13_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:11 - EXTI14 configuration
            #[inline(always)]
            pub fn exti14(&self) -> EXTI14_R {
                EXTI14_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:15 - EXTI15 configuration
            #[inline(always)]
            pub fn exti15(&self) -> EXTI15_R {
                EXTI15_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:3 - EXTI12 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti12(&mut self) -> EXTI12_W<0> {
                EXTI12_W::new(self)
            }
            ///Bits 4:7 - EXTI13 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti13(&mut self) -> EXTI13_W<4> {
                EXTI13_W::new(self)
            }
            ///Bits 8:11 - EXTI14 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti14(&mut self) -> EXTI14_W<8> {
                EXTI14_W::new(self)
            }
            ///Bits 12:15 - EXTI15 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti15(&mut self) -> EXTI15_W<12> {
                EXTI15_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///External interrupt configuration register 4 (AFIO_EXTICR4)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [exticr4](index.html) module
        pub struct EXTICR4_SPEC;
        impl crate::RegisterSpec for EXTICR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [exticr4::R](R) reader structure
        impl crate::Readable for EXTICR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [exticr4::W](W) writer structure
        impl crate::Writable for EXTICR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EXTICR4 to value 0
        impl crate::Resettable for EXTICR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PCFR2 (rw) register accessor: an alias for `Reg<PCFR2_SPEC>`
    pub type PCFR2 = crate::Reg<pcfr2::PCFR2_SPEC>;
    ///AF remap and debug I/O configuration register
    pub mod pcfr2 {
        ///Register `PCFR2` reader
        pub struct R(crate::R<PCFR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PCFR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PCFR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PCFR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PCFR2` writer
        pub struct W(crate::W<PCFR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PCFR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PCFR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PCFR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TIM9_REMAP` reader - TIM9 remapping
        pub type TIM9_REMAP_R = crate::BitReader<bool>;
        ///Field `TIM9_REMAP` writer - TIM9 remapping
        pub type TIM9_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR2_SPEC, bool, O>;
        ///Field `TIM10_REMAP` reader - TIM10 remapping
        pub type TIM10_REMAP_R = crate::BitReader<bool>;
        ///Field `TIM10_REMAP` writer - TIM10 remapping
        pub type TIM10_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR2_SPEC, bool, O>;
        ///Field `TIM11_REMAP` reader - TIM11 remapping
        pub type TIM11_REMAP_R = crate::BitReader<bool>;
        ///Field `TIM11_REMAP` writer - TIM11 remapping
        pub type TIM11_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR2_SPEC, bool, O>;
        ///Field `TIM13_REMAP` reader - TIM13 remapping
        pub type TIM13_REMAP_R = crate::BitReader<bool>;
        ///Field `TIM13_REMAP` writer - TIM13 remapping
        pub type TIM13_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR2_SPEC, bool, O>;
        ///Field `TIM14_REMAP` reader - TIM14 remapping
        pub type TIM14_REMAP_R = crate::BitReader<bool>;
        ///Field `TIM14_REMAP` writer - TIM14 remapping
        pub type TIM14_REMAP_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR2_SPEC, bool, O>;
        ///Field `FSMC_NADV` reader - NADV connect/disconnect
        pub type FSMC_NADV_R = crate::BitReader<bool>;
        ///Field `FSMC_NADV` writer - NADV connect/disconnect
        pub type FSMC_NADV_W<'a, const O: u8> = crate::BitWriter<'a, u32, PCFR2_SPEC, bool, O>;
        impl R {
            ///Bit 5 - TIM9 remapping
            #[inline(always)]
            pub fn tim9_remap(&self) -> TIM9_REMAP_R {
                TIM9_REMAP_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - TIM10 remapping
            #[inline(always)]
            pub fn tim10_remap(&self) -> TIM10_REMAP_R {
                TIM10_REMAP_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - TIM11 remapping
            #[inline(always)]
            pub fn tim11_remap(&self) -> TIM11_REMAP_R {
                TIM11_REMAP_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - TIM13 remapping
            #[inline(always)]
            pub fn tim13_remap(&self) -> TIM13_REMAP_R {
                TIM13_REMAP_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - TIM14 remapping
            #[inline(always)]
            pub fn tim14_remap(&self) -> TIM14_REMAP_R {
                TIM14_REMAP_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - NADV connect/disconnect
            #[inline(always)]
            pub fn fsmc_nadv(&self) -> FSMC_NADV_R {
                FSMC_NADV_R::new(((self.bits >> 10) & 1) != 0)
            }
        }
        impl W {
            ///Bit 5 - TIM9 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim9_remap(&mut self) -> TIM9_REMAP_W<5> {
                TIM9_REMAP_W::new(self)
            }
            ///Bit 6 - TIM10 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim10_remap(&mut self) -> TIM10_REMAP_W<6> {
                TIM10_REMAP_W::new(self)
            }
            ///Bit 7 - TIM11 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim11_remap(&mut self) -> TIM11_REMAP_W<7> {
                TIM11_REMAP_W::new(self)
            }
            ///Bit 8 - TIM13 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim13_remap(&mut self) -> TIM13_REMAP_W<8> {
                TIM13_REMAP_W::new(self)
            }
            ///Bit 9 - TIM14 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim14_remap(&mut self) -> TIM14_REMAP_W<9> {
                TIM14_REMAP_W::new(self)
            }
            ///Bit 10 - NADV connect/disconnect
            #[inline(always)]
            #[must_use]
            pub fn fsmc_nadv(&mut self) -> FSMC_NADV_W<10> {
                FSMC_NADV_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///AF remap and debug I/O configuration register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [pcfr2](index.html) module
        pub struct PCFR2_SPEC;
        impl crate::RegisterSpec for PCFR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [pcfr2::R](R) reader structure
        impl crate::Readable for PCFR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [pcfr2::W](W) writer structure
        impl crate::Writable for PCFR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PCFR2 to value 0
        impl crate::Resettable for PCFR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///EXTI
pub struct EXTI {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for EXTI {}
impl EXTI {
    ///Pointer to the register block
    pub const PTR: *const exti::RegisterBlock = 0x4001_0400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const exti::RegisterBlock {
        Self::PTR
    }
}
impl Deref for EXTI {
    type Target = exti::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for EXTI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI").finish()
    }
}
///EXTI
pub mod exti {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Interrupt mask register(EXTI_INTENR)
        pub intenr: INTENR,
        ///0x04 - Event mask register (EXTI_EVENR)
        pub evenr: EVENR,
        ///0x08 - Rising Trigger selection register(EXTI_RTENR)
        pub rtenr: RTENR,
        ///0x0c - Falling Trigger selection register(EXTI_FTENR)
        pub ftenr: FTENR,
        ///0x10 - Software interrupt event register(EXTI_SWIEVR)
        pub swievr: SWIEVR,
        ///0x14 - Pending register (EXTI_INTFR)
        pub intfr: INTFR,
    }
    ///INTENR (rw) register accessor: an alias for `Reg<INTENR_SPEC>`
    pub type INTENR = crate::Reg<intenr::INTENR_SPEC>;
    ///Interrupt mask register(EXTI_INTENR)
    pub mod intenr {
        ///Register `INTENR` reader
        pub struct R(crate::R<INTENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<INTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<INTENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<INTENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `INTENR` writer
        pub struct W(crate::W<INTENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<INTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<INTENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<INTENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MR0` reader - Interrupt Mask on line 0
        pub type MR0_R = crate::BitReader<bool>;
        ///Field `MR0` writer - Interrupt Mask on line 0
        pub type MR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR1` reader - Interrupt Mask on line 1
        pub type MR1_R = crate::BitReader<bool>;
        ///Field `MR1` writer - Interrupt Mask on line 1
        pub type MR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR2` reader - Interrupt Mask on line 2
        pub type MR2_R = crate::BitReader<bool>;
        ///Field `MR2` writer - Interrupt Mask on line 2
        pub type MR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR3` reader - Interrupt Mask on line 3
        pub type MR3_R = crate::BitReader<bool>;
        ///Field `MR3` writer - Interrupt Mask on line 3
        pub type MR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR4` reader - Interrupt Mask on line 4
        pub type MR4_R = crate::BitReader<bool>;
        ///Field `MR4` writer - Interrupt Mask on line 4
        pub type MR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR5` reader - Interrupt Mask on line 5
        pub type MR5_R = crate::BitReader<bool>;
        ///Field `MR5` writer - Interrupt Mask on line 5
        pub type MR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR6` reader - Interrupt Mask on line 6
        pub type MR6_R = crate::BitReader<bool>;
        ///Field `MR6` writer - Interrupt Mask on line 6
        pub type MR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR7` reader - Interrupt Mask on line 7
        pub type MR7_R = crate::BitReader<bool>;
        ///Field `MR7` writer - Interrupt Mask on line 7
        pub type MR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR8` reader - Interrupt Mask on line 8
        pub type MR8_R = crate::BitReader<bool>;
        ///Field `MR8` writer - Interrupt Mask on line 8
        pub type MR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR9` reader - Interrupt Mask on line 9
        pub type MR9_R = crate::BitReader<bool>;
        ///Field `MR9` writer - Interrupt Mask on line 9
        pub type MR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR10` reader - Interrupt Mask on line 10
        pub type MR10_R = crate::BitReader<bool>;
        ///Field `MR10` writer - Interrupt Mask on line 10
        pub type MR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR11` reader - Interrupt Mask on line 11
        pub type MR11_R = crate::BitReader<bool>;
        ///Field `MR11` writer - Interrupt Mask on line 11
        pub type MR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR12` reader - Interrupt Mask on line 12
        pub type MR12_R = crate::BitReader<bool>;
        ///Field `MR12` writer - Interrupt Mask on line 12
        pub type MR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR13` reader - Interrupt Mask on line 13
        pub type MR13_R = crate::BitReader<bool>;
        ///Field `MR13` writer - Interrupt Mask on line 13
        pub type MR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR14` reader - Interrupt Mask on line 14
        pub type MR14_R = crate::BitReader<bool>;
        ///Field `MR14` writer - Interrupt Mask on line 14
        pub type MR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR15` reader - Interrupt Mask on line 15
        pub type MR15_R = crate::BitReader<bool>;
        ///Field `MR15` writer - Interrupt Mask on line 15
        pub type MR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR16` reader - Interrupt Mask on line 16
        pub type MR16_R = crate::BitReader<bool>;
        ///Field `MR16` writer - Interrupt Mask on line 16
        pub type MR16_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR17` reader - Interrupt Mask on line 17
        pub type MR17_R = crate::BitReader<bool>;
        ///Field `MR17` writer - Interrupt Mask on line 17
        pub type MR17_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        ///Field `MR18` reader - Interrupt Mask on line 18
        pub type MR18_R = crate::BitReader<bool>;
        ///Field `MR18` writer - Interrupt Mask on line 18
        pub type MR18_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Interrupt Mask on line 0
            #[inline(always)]
            pub fn mr0(&self) -> MR0_R {
                MR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Interrupt Mask on line 1
            #[inline(always)]
            pub fn mr1(&self) -> MR1_R {
                MR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Interrupt Mask on line 2
            #[inline(always)]
            pub fn mr2(&self) -> MR2_R {
                MR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Interrupt Mask on line 3
            #[inline(always)]
            pub fn mr3(&self) -> MR3_R {
                MR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Interrupt Mask on line 4
            #[inline(always)]
            pub fn mr4(&self) -> MR4_R {
                MR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Interrupt Mask on line 5
            #[inline(always)]
            pub fn mr5(&self) -> MR5_R {
                MR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Interrupt Mask on line 6
            #[inline(always)]
            pub fn mr6(&self) -> MR6_R {
                MR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Interrupt Mask on line 7
            #[inline(always)]
            pub fn mr7(&self) -> MR7_R {
                MR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Interrupt Mask on line 8
            #[inline(always)]
            pub fn mr8(&self) -> MR8_R {
                MR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Interrupt Mask on line 9
            #[inline(always)]
            pub fn mr9(&self) -> MR9_R {
                MR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Interrupt Mask on line 10
            #[inline(always)]
            pub fn mr10(&self) -> MR10_R {
                MR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Interrupt Mask on line 11
            #[inline(always)]
            pub fn mr11(&self) -> MR11_R {
                MR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Interrupt Mask on line 12
            #[inline(always)]
            pub fn mr12(&self) -> MR12_R {
                MR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Interrupt Mask on line 13
            #[inline(always)]
            pub fn mr13(&self) -> MR13_R {
                MR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Interrupt Mask on line 14
            #[inline(always)]
            pub fn mr14(&self) -> MR14_R {
                MR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Interrupt Mask on line 15
            #[inline(always)]
            pub fn mr15(&self) -> MR15_R {
                MR15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Interrupt Mask on line 16
            #[inline(always)]
            pub fn mr16(&self) -> MR16_R {
                MR16_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Interrupt Mask on line 17
            #[inline(always)]
            pub fn mr17(&self) -> MR17_R {
                MR17_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Interrupt Mask on line 18
            #[inline(always)]
            pub fn mr18(&self) -> MR18_R {
                MR18_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Interrupt Mask on line 0
            #[inline(always)]
            #[must_use]
            pub fn mr0(&mut self) -> MR0_W<0> {
                MR0_W::new(self)
            }
            ///Bit 1 - Interrupt Mask on line 1
            #[inline(always)]
            #[must_use]
            pub fn mr1(&mut self) -> MR1_W<1> {
                MR1_W::new(self)
            }
            ///Bit 2 - Interrupt Mask on line 2
            #[inline(always)]
            #[must_use]
            pub fn mr2(&mut self) -> MR2_W<2> {
                MR2_W::new(self)
            }
            ///Bit 3 - Interrupt Mask on line 3
            #[inline(always)]
            #[must_use]
            pub fn mr3(&mut self) -> MR3_W<3> {
                MR3_W::new(self)
            }
            ///Bit 4 - Interrupt Mask on line 4
            #[inline(always)]
            #[must_use]
            pub fn mr4(&mut self) -> MR4_W<4> {
                MR4_W::new(self)
            }
            ///Bit 5 - Interrupt Mask on line 5
            #[inline(always)]
            #[must_use]
            pub fn mr5(&mut self) -> MR5_W<5> {
                MR5_W::new(self)
            }
            ///Bit 6 - Interrupt Mask on line 6
            #[inline(always)]
            #[must_use]
            pub fn mr6(&mut self) -> MR6_W<6> {
                MR6_W::new(self)
            }
            ///Bit 7 - Interrupt Mask on line 7
            #[inline(always)]
            #[must_use]
            pub fn mr7(&mut self) -> MR7_W<7> {
                MR7_W::new(self)
            }
            ///Bit 8 - Interrupt Mask on line 8
            #[inline(always)]
            #[must_use]
            pub fn mr8(&mut self) -> MR8_W<8> {
                MR8_W::new(self)
            }
            ///Bit 9 - Interrupt Mask on line 9
            #[inline(always)]
            #[must_use]
            pub fn mr9(&mut self) -> MR9_W<9> {
                MR9_W::new(self)
            }
            ///Bit 10 - Interrupt Mask on line 10
            #[inline(always)]
            #[must_use]
            pub fn mr10(&mut self) -> MR10_W<10> {
                MR10_W::new(self)
            }
            ///Bit 11 - Interrupt Mask on line 11
            #[inline(always)]
            #[must_use]
            pub fn mr11(&mut self) -> MR11_W<11> {
                MR11_W::new(self)
            }
            ///Bit 12 - Interrupt Mask on line 12
            #[inline(always)]
            #[must_use]
            pub fn mr12(&mut self) -> MR12_W<12> {
                MR12_W::new(self)
            }
            ///Bit 13 - Interrupt Mask on line 13
            #[inline(always)]
            #[must_use]
            pub fn mr13(&mut self) -> MR13_W<13> {
                MR13_W::new(self)
            }
            ///Bit 14 - Interrupt Mask on line 14
            #[inline(always)]
            #[must_use]
            pub fn mr14(&mut self) -> MR14_W<14> {
                MR14_W::new(self)
            }
            ///Bit 15 - Interrupt Mask on line 15
            #[inline(always)]
            #[must_use]
            pub fn mr15(&mut self) -> MR15_W<15> {
                MR15_W::new(self)
            }
            ///Bit 16 - Interrupt Mask on line 16
            #[inline(always)]
            #[must_use]
            pub fn mr16(&mut self) -> MR16_W<16> {
                MR16_W::new(self)
            }
            ///Bit 17 - Interrupt Mask on line 17
            #[inline(always)]
            #[must_use]
            pub fn mr17(&mut self) -> MR17_W<17> {
                MR17_W::new(self)
            }
            ///Bit 18 - Interrupt Mask on line 18
            #[inline(always)]
            #[must_use]
            pub fn mr18(&mut self) -> MR18_W<18> {
                MR18_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt mask register(EXTI_INTENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intenr](index.html) module
        pub struct INTENR_SPEC;
        impl crate::RegisterSpec for INTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [intenr::R](R) reader structure
        impl crate::Readable for INTENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [intenr::W](W) writer structure
        impl crate::Writable for INTENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets INTENR to value 0
        impl crate::Resettable for INTENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EVENR (rw) register accessor: an alias for `Reg<EVENR_SPEC>`
    pub type EVENR = crate::Reg<evenr::EVENR_SPEC>;
    ///Event mask register (EXTI_EVENR)
    pub mod evenr {
        ///Register `EVENR` reader
        pub struct R(crate::R<EVENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EVENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EVENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EVENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EVENR` writer
        pub struct W(crate::W<EVENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EVENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EVENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EVENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MR0` reader - Event Mask on line 0
        pub type MR0_R = crate::BitReader<bool>;
        ///Field `MR0` writer - Event Mask on line 0
        pub type MR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR1` reader - Event Mask on line 1
        pub type MR1_R = crate::BitReader<bool>;
        ///Field `MR1` writer - Event Mask on line 1
        pub type MR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR2` reader - Event Mask on line 2
        pub type MR2_R = crate::BitReader<bool>;
        ///Field `MR2` writer - Event Mask on line 2
        pub type MR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR3` reader - Event Mask on line 3
        pub type MR3_R = crate::BitReader<bool>;
        ///Field `MR3` writer - Event Mask on line 3
        pub type MR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR4` reader - Event Mask on line 4
        pub type MR4_R = crate::BitReader<bool>;
        ///Field `MR4` writer - Event Mask on line 4
        pub type MR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR5` reader - Event Mask on line 5
        pub type MR5_R = crate::BitReader<bool>;
        ///Field `MR5` writer - Event Mask on line 5
        pub type MR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR6` reader - Event Mask on line 6
        pub type MR6_R = crate::BitReader<bool>;
        ///Field `MR6` writer - Event Mask on line 6
        pub type MR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR7` reader - Event Mask on line 7
        pub type MR7_R = crate::BitReader<bool>;
        ///Field `MR7` writer - Event Mask on line 7
        pub type MR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR8` reader - Event Mask on line 8
        pub type MR8_R = crate::BitReader<bool>;
        ///Field `MR8` writer - Event Mask on line 8
        pub type MR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR9` reader - Event Mask on line 9
        pub type MR9_R = crate::BitReader<bool>;
        ///Field `MR9` writer - Event Mask on line 9
        pub type MR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR10` reader - Event Mask on line 10
        pub type MR10_R = crate::BitReader<bool>;
        ///Field `MR10` writer - Event Mask on line 10
        pub type MR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR11` reader - Event Mask on line 11
        pub type MR11_R = crate::BitReader<bool>;
        ///Field `MR11` writer - Event Mask on line 11
        pub type MR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR12` reader - Event Mask on line 12
        pub type MR12_R = crate::BitReader<bool>;
        ///Field `MR12` writer - Event Mask on line 12
        pub type MR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR13` reader - Event Mask on line 13
        pub type MR13_R = crate::BitReader<bool>;
        ///Field `MR13` writer - Event Mask on line 13
        pub type MR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR14` reader - Event Mask on line 14
        pub type MR14_R = crate::BitReader<bool>;
        ///Field `MR14` writer - Event Mask on line 14
        pub type MR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR15` reader - Event Mask on line 15
        pub type MR15_R = crate::BitReader<bool>;
        ///Field `MR15` writer - Event Mask on line 15
        pub type MR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR16` reader - Event Mask on line 16
        pub type MR16_R = crate::BitReader<bool>;
        ///Field `MR16` writer - Event Mask on line 16
        pub type MR16_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR17` reader - Event Mask on line 17
        pub type MR17_R = crate::BitReader<bool>;
        ///Field `MR17` writer - Event Mask on line 17
        pub type MR17_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        ///Field `MR18` reader - Event Mask on line 18
        pub type MR18_R = crate::BitReader<bool>;
        ///Field `MR18` writer - Event Mask on line 18
        pub type MR18_W<'a, const O: u8> = crate::BitWriter<'a, u32, EVENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Event Mask on line 0
            #[inline(always)]
            pub fn mr0(&self) -> MR0_R {
                MR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Event Mask on line 1
            #[inline(always)]
            pub fn mr1(&self) -> MR1_R {
                MR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Event Mask on line 2
            #[inline(always)]
            pub fn mr2(&self) -> MR2_R {
                MR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Event Mask on line 3
            #[inline(always)]
            pub fn mr3(&self) -> MR3_R {
                MR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Event Mask on line 4
            #[inline(always)]
            pub fn mr4(&self) -> MR4_R {
                MR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Event Mask on line 5
            #[inline(always)]
            pub fn mr5(&self) -> MR5_R {
                MR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Event Mask on line 6
            #[inline(always)]
            pub fn mr6(&self) -> MR6_R {
                MR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Event Mask on line 7
            #[inline(always)]
            pub fn mr7(&self) -> MR7_R {
                MR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Event Mask on line 8
            #[inline(always)]
            pub fn mr8(&self) -> MR8_R {
                MR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Event Mask on line 9
            #[inline(always)]
            pub fn mr9(&self) -> MR9_R {
                MR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Event Mask on line 10
            #[inline(always)]
            pub fn mr10(&self) -> MR10_R {
                MR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Event Mask on line 11
            #[inline(always)]
            pub fn mr11(&self) -> MR11_R {
                MR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Event Mask on line 12
            #[inline(always)]
            pub fn mr12(&self) -> MR12_R {
                MR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Event Mask on line 13
            #[inline(always)]
            pub fn mr13(&self) -> MR13_R {
                MR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Event Mask on line 14
            #[inline(always)]
            pub fn mr14(&self) -> MR14_R {
                MR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Event Mask on line 15
            #[inline(always)]
            pub fn mr15(&self) -> MR15_R {
                MR15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Event Mask on line 16
            #[inline(always)]
            pub fn mr16(&self) -> MR16_R {
                MR16_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Event Mask on line 17
            #[inline(always)]
            pub fn mr17(&self) -> MR17_R {
                MR17_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Event Mask on line 18
            #[inline(always)]
            pub fn mr18(&self) -> MR18_R {
                MR18_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Event Mask on line 0
            #[inline(always)]
            #[must_use]
            pub fn mr0(&mut self) -> MR0_W<0> {
                MR0_W::new(self)
            }
            ///Bit 1 - Event Mask on line 1
            #[inline(always)]
            #[must_use]
            pub fn mr1(&mut self) -> MR1_W<1> {
                MR1_W::new(self)
            }
            ///Bit 2 - Event Mask on line 2
            #[inline(always)]
            #[must_use]
            pub fn mr2(&mut self) -> MR2_W<2> {
                MR2_W::new(self)
            }
            ///Bit 3 - Event Mask on line 3
            #[inline(always)]
            #[must_use]
            pub fn mr3(&mut self) -> MR3_W<3> {
                MR3_W::new(self)
            }
            ///Bit 4 - Event Mask on line 4
            #[inline(always)]
            #[must_use]
            pub fn mr4(&mut self) -> MR4_W<4> {
                MR4_W::new(self)
            }
            ///Bit 5 - Event Mask on line 5
            #[inline(always)]
            #[must_use]
            pub fn mr5(&mut self) -> MR5_W<5> {
                MR5_W::new(self)
            }
            ///Bit 6 - Event Mask on line 6
            #[inline(always)]
            #[must_use]
            pub fn mr6(&mut self) -> MR6_W<6> {
                MR6_W::new(self)
            }
            ///Bit 7 - Event Mask on line 7
            #[inline(always)]
            #[must_use]
            pub fn mr7(&mut self) -> MR7_W<7> {
                MR7_W::new(self)
            }
            ///Bit 8 - Event Mask on line 8
            #[inline(always)]
            #[must_use]
            pub fn mr8(&mut self) -> MR8_W<8> {
                MR8_W::new(self)
            }
            ///Bit 9 - Event Mask on line 9
            #[inline(always)]
            #[must_use]
            pub fn mr9(&mut self) -> MR9_W<9> {
                MR9_W::new(self)
            }
            ///Bit 10 - Event Mask on line 10
            #[inline(always)]
            #[must_use]
            pub fn mr10(&mut self) -> MR10_W<10> {
                MR10_W::new(self)
            }
            ///Bit 11 - Event Mask on line 11
            #[inline(always)]
            #[must_use]
            pub fn mr11(&mut self) -> MR11_W<11> {
                MR11_W::new(self)
            }
            ///Bit 12 - Event Mask on line 12
            #[inline(always)]
            #[must_use]
            pub fn mr12(&mut self) -> MR12_W<12> {
                MR12_W::new(self)
            }
            ///Bit 13 - Event Mask on line 13
            #[inline(always)]
            #[must_use]
            pub fn mr13(&mut self) -> MR13_W<13> {
                MR13_W::new(self)
            }
            ///Bit 14 - Event Mask on line 14
            #[inline(always)]
            #[must_use]
            pub fn mr14(&mut self) -> MR14_W<14> {
                MR14_W::new(self)
            }
            ///Bit 15 - Event Mask on line 15
            #[inline(always)]
            #[must_use]
            pub fn mr15(&mut self) -> MR15_W<15> {
                MR15_W::new(self)
            }
            ///Bit 16 - Event Mask on line 16
            #[inline(always)]
            #[must_use]
            pub fn mr16(&mut self) -> MR16_W<16> {
                MR16_W::new(self)
            }
            ///Bit 17 - Event Mask on line 17
            #[inline(always)]
            #[must_use]
            pub fn mr17(&mut self) -> MR17_W<17> {
                MR17_W::new(self)
            }
            ///Bit 18 - Event Mask on line 18
            #[inline(always)]
            #[must_use]
            pub fn mr18(&mut self) -> MR18_W<18> {
                MR18_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Event mask register (EXTI_EVENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [evenr](index.html) module
        pub struct EVENR_SPEC;
        impl crate::RegisterSpec for EVENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [evenr::R](R) reader structure
        impl crate::Readable for EVENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [evenr::W](W) writer structure
        impl crate::Writable for EVENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EVENR to value 0
        impl crate::Resettable for EVENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RTENR (rw) register accessor: an alias for `Reg<RTENR_SPEC>`
    pub type RTENR = crate::Reg<rtenr::RTENR_SPEC>;
    ///Rising Trigger selection register(EXTI_RTENR)
    pub mod rtenr {
        ///Register `RTENR` reader
        pub struct R(crate::R<RTENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RTENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RTENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RTENR` writer
        pub struct W(crate::W<RTENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RTENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RTENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TR0` reader - Rising trigger event configuration of line 0
        pub type TR0_R = crate::BitReader<bool>;
        ///Field `TR0` writer - Rising trigger event configuration of line 0
        pub type TR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR1` reader - Rising trigger event configuration of line 1
        pub type TR1_R = crate::BitReader<bool>;
        ///Field `TR1` writer - Rising trigger event configuration of line 1
        pub type TR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR2` reader - Rising trigger event configuration of line 2
        pub type TR2_R = crate::BitReader<bool>;
        ///Field `TR2` writer - Rising trigger event configuration of line 2
        pub type TR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR3` reader - Rising trigger event configuration of line 3
        pub type TR3_R = crate::BitReader<bool>;
        ///Field `TR3` writer - Rising trigger event configuration of line 3
        pub type TR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR4` reader - Rising trigger event configuration of line 4
        pub type TR4_R = crate::BitReader<bool>;
        ///Field `TR4` writer - Rising trigger event configuration of line 4
        pub type TR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR5` reader - Rising trigger event configuration of line 5
        pub type TR5_R = crate::BitReader<bool>;
        ///Field `TR5` writer - Rising trigger event configuration of line 5
        pub type TR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR6` reader - Rising trigger event configuration of line 6
        pub type TR6_R = crate::BitReader<bool>;
        ///Field `TR6` writer - Rising trigger event configuration of line 6
        pub type TR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR7` reader - Rising trigger event configuration of line 7
        pub type TR7_R = crate::BitReader<bool>;
        ///Field `TR7` writer - Rising trigger event configuration of line 7
        pub type TR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR8` reader - Rising trigger event configuration of line 8
        pub type TR8_R = crate::BitReader<bool>;
        ///Field `TR8` writer - Rising trigger event configuration of line 8
        pub type TR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR9` reader - Rising trigger event configuration of line 9
        pub type TR9_R = crate::BitReader<bool>;
        ///Field `TR9` writer - Rising trigger event configuration of line 9
        pub type TR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR10` reader - Rising trigger event configuration of line 10
        pub type TR10_R = crate::BitReader<bool>;
        ///Field `TR10` writer - Rising trigger event configuration of line 10
        pub type TR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR11` reader - Rising trigger event configuration of line 11
        pub type TR11_R = crate::BitReader<bool>;
        ///Field `TR11` writer - Rising trigger event configuration of line 11
        pub type TR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR12` reader - Rising trigger event configuration of line 12
        pub type TR12_R = crate::BitReader<bool>;
        ///Field `TR12` writer - Rising trigger event configuration of line 12
        pub type TR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR13` reader - Rising trigger event configuration of line 13
        pub type TR13_R = crate::BitReader<bool>;
        ///Field `TR13` writer - Rising trigger event configuration of line 13
        pub type TR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR14` reader - Rising trigger event configuration of line 14
        pub type TR14_R = crate::BitReader<bool>;
        ///Field `TR14` writer - Rising trigger event configuration of line 14
        pub type TR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR15` reader - Rising trigger event configuration of line 15
        pub type TR15_R = crate::BitReader<bool>;
        ///Field `TR15` writer - Rising trigger event configuration of line 15
        pub type TR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR16` reader - Rising trigger event configuration of line 16
        pub type TR16_R = crate::BitReader<bool>;
        ///Field `TR16` writer - Rising trigger event configuration of line 16
        pub type TR16_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR17` reader - Rising trigger event configuration of line 17
        pub type TR17_R = crate::BitReader<bool>;
        ///Field `TR17` writer - Rising trigger event configuration of line 17
        pub type TR17_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        ///Field `TR18` reader - Rising trigger event configuration of line 18
        pub type TR18_R = crate::BitReader<bool>;
        ///Field `TR18` writer - Rising trigger event configuration of line 18
        pub type TR18_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Rising trigger event configuration of line 0
            #[inline(always)]
            pub fn tr0(&self) -> TR0_R {
                TR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Rising trigger event configuration of line 1
            #[inline(always)]
            pub fn tr1(&self) -> TR1_R {
                TR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Rising trigger event configuration of line 2
            #[inline(always)]
            pub fn tr2(&self) -> TR2_R {
                TR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Rising trigger event configuration of line 3
            #[inline(always)]
            pub fn tr3(&self) -> TR3_R {
                TR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Rising trigger event configuration of line 4
            #[inline(always)]
            pub fn tr4(&self) -> TR4_R {
                TR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Rising trigger event configuration of line 5
            #[inline(always)]
            pub fn tr5(&self) -> TR5_R {
                TR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Rising trigger event configuration of line 6
            #[inline(always)]
            pub fn tr6(&self) -> TR6_R {
                TR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Rising trigger event configuration of line 7
            #[inline(always)]
            pub fn tr7(&self) -> TR7_R {
                TR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Rising trigger event configuration of line 8
            #[inline(always)]
            pub fn tr8(&self) -> TR8_R {
                TR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Rising trigger event configuration of line 9
            #[inline(always)]
            pub fn tr9(&self) -> TR9_R {
                TR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Rising trigger event configuration of line 10
            #[inline(always)]
            pub fn tr10(&self) -> TR10_R {
                TR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Rising trigger event configuration of line 11
            #[inline(always)]
            pub fn tr11(&self) -> TR11_R {
                TR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Rising trigger event configuration of line 12
            #[inline(always)]
            pub fn tr12(&self) -> TR12_R {
                TR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Rising trigger event configuration of line 13
            #[inline(always)]
            pub fn tr13(&self) -> TR13_R {
                TR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Rising trigger event configuration of line 14
            #[inline(always)]
            pub fn tr14(&self) -> TR14_R {
                TR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Rising trigger event configuration of line 15
            #[inline(always)]
            pub fn tr15(&self) -> TR15_R {
                TR15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Rising trigger event configuration of line 16
            #[inline(always)]
            pub fn tr16(&self) -> TR16_R {
                TR16_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Rising trigger event configuration of line 17
            #[inline(always)]
            pub fn tr17(&self) -> TR17_R {
                TR17_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Rising trigger event configuration of line 18
            #[inline(always)]
            pub fn tr18(&self) -> TR18_R {
                TR18_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Rising trigger event configuration of line 0
            #[inline(always)]
            #[must_use]
            pub fn tr0(&mut self) -> TR0_W<0> {
                TR0_W::new(self)
            }
            ///Bit 1 - Rising trigger event configuration of line 1
            #[inline(always)]
            #[must_use]
            pub fn tr1(&mut self) -> TR1_W<1> {
                TR1_W::new(self)
            }
            ///Bit 2 - Rising trigger event configuration of line 2
            #[inline(always)]
            #[must_use]
            pub fn tr2(&mut self) -> TR2_W<2> {
                TR2_W::new(self)
            }
            ///Bit 3 - Rising trigger event configuration of line 3
            #[inline(always)]
            #[must_use]
            pub fn tr3(&mut self) -> TR3_W<3> {
                TR3_W::new(self)
            }
            ///Bit 4 - Rising trigger event configuration of line 4
            #[inline(always)]
            #[must_use]
            pub fn tr4(&mut self) -> TR4_W<4> {
                TR4_W::new(self)
            }
            ///Bit 5 - Rising trigger event configuration of line 5
            #[inline(always)]
            #[must_use]
            pub fn tr5(&mut self) -> TR5_W<5> {
                TR5_W::new(self)
            }
            ///Bit 6 - Rising trigger event configuration of line 6
            #[inline(always)]
            #[must_use]
            pub fn tr6(&mut self) -> TR6_W<6> {
                TR6_W::new(self)
            }
            ///Bit 7 - Rising trigger event configuration of line 7
            #[inline(always)]
            #[must_use]
            pub fn tr7(&mut self) -> TR7_W<7> {
                TR7_W::new(self)
            }
            ///Bit 8 - Rising trigger event configuration of line 8
            #[inline(always)]
            #[must_use]
            pub fn tr8(&mut self) -> TR8_W<8> {
                TR8_W::new(self)
            }
            ///Bit 9 - Rising trigger event configuration of line 9
            #[inline(always)]
            #[must_use]
            pub fn tr9(&mut self) -> TR9_W<9> {
                TR9_W::new(self)
            }
            ///Bit 10 - Rising trigger event configuration of line 10
            #[inline(always)]
            #[must_use]
            pub fn tr10(&mut self) -> TR10_W<10> {
                TR10_W::new(self)
            }
            ///Bit 11 - Rising trigger event configuration of line 11
            #[inline(always)]
            #[must_use]
            pub fn tr11(&mut self) -> TR11_W<11> {
                TR11_W::new(self)
            }
            ///Bit 12 - Rising trigger event configuration of line 12
            #[inline(always)]
            #[must_use]
            pub fn tr12(&mut self) -> TR12_W<12> {
                TR12_W::new(self)
            }
            ///Bit 13 - Rising trigger event configuration of line 13
            #[inline(always)]
            #[must_use]
            pub fn tr13(&mut self) -> TR13_W<13> {
                TR13_W::new(self)
            }
            ///Bit 14 - Rising trigger event configuration of line 14
            #[inline(always)]
            #[must_use]
            pub fn tr14(&mut self) -> TR14_W<14> {
                TR14_W::new(self)
            }
            ///Bit 15 - Rising trigger event configuration of line 15
            #[inline(always)]
            #[must_use]
            pub fn tr15(&mut self) -> TR15_W<15> {
                TR15_W::new(self)
            }
            ///Bit 16 - Rising trigger event configuration of line 16
            #[inline(always)]
            #[must_use]
            pub fn tr16(&mut self) -> TR16_W<16> {
                TR16_W::new(self)
            }
            ///Bit 17 - Rising trigger event configuration of line 17
            #[inline(always)]
            #[must_use]
            pub fn tr17(&mut self) -> TR17_W<17> {
                TR17_W::new(self)
            }
            ///Bit 18 - Rising trigger event configuration of line 18
            #[inline(always)]
            #[must_use]
            pub fn tr18(&mut self) -> TR18_W<18> {
                TR18_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Rising Trigger selection register(EXTI_RTENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rtenr](index.html) module
        pub struct RTENR_SPEC;
        impl crate::RegisterSpec for RTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rtenr::R](R) reader structure
        impl crate::Readable for RTENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rtenr::W](W) writer structure
        impl crate::Writable for RTENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RTENR to value 0
        impl crate::Resettable for RTENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FTENR (rw) register accessor: an alias for `Reg<FTENR_SPEC>`
    pub type FTENR = crate::Reg<ftenr::FTENR_SPEC>;
    ///Falling Trigger selection register(EXTI_FTENR)
    pub mod ftenr {
        ///Register `FTENR` reader
        pub struct R(crate::R<FTENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FTENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FTENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `FTENR` writer
        pub struct W(crate::W<FTENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<FTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<FTENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<FTENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TR0` reader - Falling trigger event configuration of line 0
        pub type TR0_R = crate::BitReader<bool>;
        ///Field `TR0` writer - Falling trigger event configuration of line 0
        pub type TR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR1` reader - Falling trigger event configuration of line 1
        pub type TR1_R = crate::BitReader<bool>;
        ///Field `TR1` writer - Falling trigger event configuration of line 1
        pub type TR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR2` reader - Falling trigger event configuration of line 2
        pub type TR2_R = crate::BitReader<bool>;
        ///Field `TR2` writer - Falling trigger event configuration of line 2
        pub type TR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR3` reader - Falling trigger event configuration of line 3
        pub type TR3_R = crate::BitReader<bool>;
        ///Field `TR3` writer - Falling trigger event configuration of line 3
        pub type TR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR4` reader - Falling trigger event configuration of line 4
        pub type TR4_R = crate::BitReader<bool>;
        ///Field `TR4` writer - Falling trigger event configuration of line 4
        pub type TR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR5` reader - Falling trigger event configuration of line 5
        pub type TR5_R = crate::BitReader<bool>;
        ///Field `TR5` writer - Falling trigger event configuration of line 5
        pub type TR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR6` reader - Falling trigger event configuration of line 6
        pub type TR6_R = crate::BitReader<bool>;
        ///Field `TR6` writer - Falling trigger event configuration of line 6
        pub type TR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR7` reader - Falling trigger event configuration of line 7
        pub type TR7_R = crate::BitReader<bool>;
        ///Field `TR7` writer - Falling trigger event configuration of line 7
        pub type TR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR8` reader - Falling trigger event configuration of line 8
        pub type TR8_R = crate::BitReader<bool>;
        ///Field `TR8` writer - Falling trigger event configuration of line 8
        pub type TR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR9` reader - Falling trigger event configuration of line 9
        pub type TR9_R = crate::BitReader<bool>;
        ///Field `TR9` writer - Falling trigger event configuration of line 9
        pub type TR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR10` reader - Falling trigger event configuration of line 10
        pub type TR10_R = crate::BitReader<bool>;
        ///Field `TR10` writer - Falling trigger event configuration of line 10
        pub type TR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR11` reader - Falling trigger event configuration of line 11
        pub type TR11_R = crate::BitReader<bool>;
        ///Field `TR11` writer - Falling trigger event configuration of line 11
        pub type TR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR12` reader - Falling trigger event configuration of line 12
        pub type TR12_R = crate::BitReader<bool>;
        ///Field `TR12` writer - Falling trigger event configuration of line 12
        pub type TR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR13` reader - Falling trigger event configuration of line 13
        pub type TR13_R = crate::BitReader<bool>;
        ///Field `TR13` writer - Falling trigger event configuration of line 13
        pub type TR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR14` reader - Falling trigger event configuration of line 14
        pub type TR14_R = crate::BitReader<bool>;
        ///Field `TR14` writer - Falling trigger event configuration of line 14
        pub type TR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR15` reader - Falling trigger event configuration of line 15
        pub type TR15_R = crate::BitReader<bool>;
        ///Field `TR15` writer - Falling trigger event configuration of line 15
        pub type TR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR16` reader - Falling trigger event configuration of line 16
        pub type TR16_R = crate::BitReader<bool>;
        ///Field `TR16` writer - Falling trigger event configuration of line 16
        pub type TR16_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR17` reader - Falling trigger event configuration of line 17
        pub type TR17_R = crate::BitReader<bool>;
        ///Field `TR17` writer - Falling trigger event configuration of line 17
        pub type TR17_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        ///Field `TR18` reader - Falling trigger event configuration of line 18
        pub type TR18_R = crate::BitReader<bool>;
        ///Field `TR18` writer - Falling trigger event configuration of line 18
        pub type TR18_W<'a, const O: u8> = crate::BitWriter<'a, u32, FTENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Falling trigger event configuration of line 0
            #[inline(always)]
            pub fn tr0(&self) -> TR0_R {
                TR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Falling trigger event configuration of line 1
            #[inline(always)]
            pub fn tr1(&self) -> TR1_R {
                TR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Falling trigger event configuration of line 2
            #[inline(always)]
            pub fn tr2(&self) -> TR2_R {
                TR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Falling trigger event configuration of line 3
            #[inline(always)]
            pub fn tr3(&self) -> TR3_R {
                TR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Falling trigger event configuration of line 4
            #[inline(always)]
            pub fn tr4(&self) -> TR4_R {
                TR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Falling trigger event configuration of line 5
            #[inline(always)]
            pub fn tr5(&self) -> TR5_R {
                TR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Falling trigger event configuration of line 6
            #[inline(always)]
            pub fn tr6(&self) -> TR6_R {
                TR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Falling trigger event configuration of line 7
            #[inline(always)]
            pub fn tr7(&self) -> TR7_R {
                TR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Falling trigger event configuration of line 8
            #[inline(always)]
            pub fn tr8(&self) -> TR8_R {
                TR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Falling trigger event configuration of line 9
            #[inline(always)]
            pub fn tr9(&self) -> TR9_R {
                TR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Falling trigger event configuration of line 10
            #[inline(always)]
            pub fn tr10(&self) -> TR10_R {
                TR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Falling trigger event configuration of line 11
            #[inline(always)]
            pub fn tr11(&self) -> TR11_R {
                TR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Falling trigger event configuration of line 12
            #[inline(always)]
            pub fn tr12(&self) -> TR12_R {
                TR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Falling trigger event configuration of line 13
            #[inline(always)]
            pub fn tr13(&self) -> TR13_R {
                TR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Falling trigger event configuration of line 14
            #[inline(always)]
            pub fn tr14(&self) -> TR14_R {
                TR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Falling trigger event configuration of line 15
            #[inline(always)]
            pub fn tr15(&self) -> TR15_R {
                TR15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Falling trigger event configuration of line 16
            #[inline(always)]
            pub fn tr16(&self) -> TR16_R {
                TR16_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Falling trigger event configuration of line 17
            #[inline(always)]
            pub fn tr17(&self) -> TR17_R {
                TR17_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Falling trigger event configuration of line 18
            #[inline(always)]
            pub fn tr18(&self) -> TR18_R {
                TR18_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Falling trigger event configuration of line 0
            #[inline(always)]
            #[must_use]
            pub fn tr0(&mut self) -> TR0_W<0> {
                TR0_W::new(self)
            }
            ///Bit 1 - Falling trigger event configuration of line 1
            #[inline(always)]
            #[must_use]
            pub fn tr1(&mut self) -> TR1_W<1> {
                TR1_W::new(self)
            }
            ///Bit 2 - Falling trigger event configuration of line 2
            #[inline(always)]
            #[must_use]
            pub fn tr2(&mut self) -> TR2_W<2> {
                TR2_W::new(self)
            }
            ///Bit 3 - Falling trigger event configuration of line 3
            #[inline(always)]
            #[must_use]
            pub fn tr3(&mut self) -> TR3_W<3> {
                TR3_W::new(self)
            }
            ///Bit 4 - Falling trigger event configuration of line 4
            #[inline(always)]
            #[must_use]
            pub fn tr4(&mut self) -> TR4_W<4> {
                TR4_W::new(self)
            }
            ///Bit 5 - Falling trigger event configuration of line 5
            #[inline(always)]
            #[must_use]
            pub fn tr5(&mut self) -> TR5_W<5> {
                TR5_W::new(self)
            }
            ///Bit 6 - Falling trigger event configuration of line 6
            #[inline(always)]
            #[must_use]
            pub fn tr6(&mut self) -> TR6_W<6> {
                TR6_W::new(self)
            }
            ///Bit 7 - Falling trigger event configuration of line 7
            #[inline(always)]
            #[must_use]
            pub fn tr7(&mut self) -> TR7_W<7> {
                TR7_W::new(self)
            }
            ///Bit 8 - Falling trigger event configuration of line 8
            #[inline(always)]
            #[must_use]
            pub fn tr8(&mut self) -> TR8_W<8> {
                TR8_W::new(self)
            }
            ///Bit 9 - Falling trigger event configuration of line 9
            #[inline(always)]
            #[must_use]
            pub fn tr9(&mut self) -> TR9_W<9> {
                TR9_W::new(self)
            }
            ///Bit 10 - Falling trigger event configuration of line 10
            #[inline(always)]
            #[must_use]
            pub fn tr10(&mut self) -> TR10_W<10> {
                TR10_W::new(self)
            }
            ///Bit 11 - Falling trigger event configuration of line 11
            #[inline(always)]
            #[must_use]
            pub fn tr11(&mut self) -> TR11_W<11> {
                TR11_W::new(self)
            }
            ///Bit 12 - Falling trigger event configuration of line 12
            #[inline(always)]
            #[must_use]
            pub fn tr12(&mut self) -> TR12_W<12> {
                TR12_W::new(self)
            }
            ///Bit 13 - Falling trigger event configuration of line 13
            #[inline(always)]
            #[must_use]
            pub fn tr13(&mut self) -> TR13_W<13> {
                TR13_W::new(self)
            }
            ///Bit 14 - Falling trigger event configuration of line 14
            #[inline(always)]
            #[must_use]
            pub fn tr14(&mut self) -> TR14_W<14> {
                TR14_W::new(self)
            }
            ///Bit 15 - Falling trigger event configuration of line 15
            #[inline(always)]
            #[must_use]
            pub fn tr15(&mut self) -> TR15_W<15> {
                TR15_W::new(self)
            }
            ///Bit 16 - Falling trigger event configuration of line 16
            #[inline(always)]
            #[must_use]
            pub fn tr16(&mut self) -> TR16_W<16> {
                TR16_W::new(self)
            }
            ///Bit 17 - Falling trigger event configuration of line 17
            #[inline(always)]
            #[must_use]
            pub fn tr17(&mut self) -> TR17_W<17> {
                TR17_W::new(self)
            }
            ///Bit 18 - Falling trigger event configuration of line 18
            #[inline(always)]
            #[must_use]
            pub fn tr18(&mut self) -> TR18_W<18> {
                TR18_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Falling Trigger selection register(EXTI_FTENR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ftenr](index.html) module
        pub struct FTENR_SPEC;
        impl crate::RegisterSpec for FTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ftenr::R](R) reader structure
        impl crate::Readable for FTENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ftenr::W](W) writer structure
        impl crate::Writable for FTENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets FTENR to value 0
        impl crate::Resettable for FTENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SWIEVR (rw) register accessor: an alias for `Reg<SWIEVR_SPEC>`
    pub type SWIEVR = crate::Reg<swievr::SWIEVR_SPEC>;
    ///Software interrupt event register(EXTI_SWIEVR)
    pub mod swievr {
        ///Register `SWIEVR` reader
        pub struct R(crate::R<SWIEVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<SWIEVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<SWIEVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<SWIEVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `SWIEVR` writer
        pub struct W(crate::W<SWIEVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SWIEVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SWIEVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SWIEVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SWIER0` reader - Software Interrupt on line 0
        pub type SWIER0_R = crate::BitReader<bool>;
        ///Field `SWIER0` writer - Software Interrupt on line 0
        pub type SWIER0_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER1` reader - Software Interrupt on line 1
        pub type SWIER1_R = crate::BitReader<bool>;
        ///Field `SWIER1` writer - Software Interrupt on line 1
        pub type SWIER1_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER2` reader - Software Interrupt on line 2
        pub type SWIER2_R = crate::BitReader<bool>;
        ///Field `SWIER2` writer - Software Interrupt on line 2
        pub type SWIER2_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER3` reader - Software Interrupt on line 3
        pub type SWIER3_R = crate::BitReader<bool>;
        ///Field `SWIER3` writer - Software Interrupt on line 3
        pub type SWIER3_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER4` reader - Software Interrupt on line 4
        pub type SWIER4_R = crate::BitReader<bool>;
        ///Field `SWIER4` writer - Software Interrupt on line 4
        pub type SWIER4_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER5` reader - Software Interrupt on line 5
        pub type SWIER5_R = crate::BitReader<bool>;
        ///Field `SWIER5` writer - Software Interrupt on line 5
        pub type SWIER5_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER6` reader - Software Interrupt on line 6
        pub type SWIER6_R = crate::BitReader<bool>;
        ///Field `SWIER6` writer - Software Interrupt on line 6
        pub type SWIER6_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER7` reader - Software Interrupt on line 7
        pub type SWIER7_R = crate::BitReader<bool>;
        ///Field `SWIER7` writer - Software Interrupt on line 7
        pub type SWIER7_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER8` reader - Software Interrupt on line 8
        pub type SWIER8_R = crate::BitReader<bool>;
        ///Field `SWIER8` writer - Software Interrupt on line 8
        pub type SWIER8_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER9` reader - Software Interrupt on line 9
        pub type SWIER9_R = crate::BitReader<bool>;
        ///Field `SWIER9` writer - Software Interrupt on line 9
        pub type SWIER9_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER10` reader - Software Interrupt on line 10
        pub type SWIER10_R = crate::BitReader<bool>;
        ///Field `SWIER10` writer - Software Interrupt on line 10
        pub type SWIER10_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER11` reader - Software Interrupt on line 11
        pub type SWIER11_R = crate::BitReader<bool>;
        ///Field `SWIER11` writer - Software Interrupt on line 11
        pub type SWIER11_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER12` reader - Software Interrupt on line 12
        pub type SWIER12_R = crate::BitReader<bool>;
        ///Field `SWIER12` writer - Software Interrupt on line 12
        pub type SWIER12_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER13` reader - Software Interrupt on line 13
        pub type SWIER13_R = crate::BitReader<bool>;
        ///Field `SWIER13` writer - Software Interrupt on line 13
        pub type SWIER13_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER14` reader - Software Interrupt on line 14
        pub type SWIER14_R = crate::BitReader<bool>;
        ///Field `SWIER14` writer - Software Interrupt on line 14
        pub type SWIER14_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER15` reader - Software Interrupt on line 15
        pub type SWIER15_R = crate::BitReader<bool>;
        ///Field `SWIER15` writer - Software Interrupt on line 15
        pub type SWIER15_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER16` reader - Software Interrupt on line 16
        pub type SWIER16_R = crate::BitReader<bool>;
        ///Field `SWIER16` writer - Software Interrupt on line 16
        pub type SWIER16_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER17` reader - Software Interrupt on line 17
        pub type SWIER17_R = crate::BitReader<bool>;
        ///Field `SWIER17` writer - Software Interrupt on line 17
        pub type SWIER17_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        ///Field `SWIER18` reader - Software Interrupt on line 18
        pub type SWIER18_R = crate::BitReader<bool>;
        ///Field `SWIER18` writer - Software Interrupt on line 18
        pub type SWIER18_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWIEVR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Software Interrupt on line 0
            #[inline(always)]
            pub fn swier0(&self) -> SWIER0_R {
                SWIER0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Software Interrupt on line 1
            #[inline(always)]
            pub fn swier1(&self) -> SWIER1_R {
                SWIER1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Software Interrupt on line 2
            #[inline(always)]
            pub fn swier2(&self) -> SWIER2_R {
                SWIER2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Software Interrupt on line 3
            #[inline(always)]
            pub fn swier3(&self) -> SWIER3_R {
                SWIER3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Software Interrupt on line 4
            #[inline(always)]
            pub fn swier4(&self) -> SWIER4_R {
                SWIER4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Software Interrupt on line 5
            #[inline(always)]
            pub fn swier5(&self) -> SWIER5_R {
                SWIER5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Software Interrupt on line 6
            #[inline(always)]
            pub fn swier6(&self) -> SWIER6_R {
                SWIER6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Software Interrupt on line 7
            #[inline(always)]
            pub fn swier7(&self) -> SWIER7_R {
                SWIER7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Software Interrupt on line 8
            #[inline(always)]
            pub fn swier8(&self) -> SWIER8_R {
                SWIER8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Software Interrupt on line 9
            #[inline(always)]
            pub fn swier9(&self) -> SWIER9_R {
                SWIER9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Software Interrupt on line 10
            #[inline(always)]
            pub fn swier10(&self) -> SWIER10_R {
                SWIER10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Software Interrupt on line 11
            #[inline(always)]
            pub fn swier11(&self) -> SWIER11_R {
                SWIER11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Software Interrupt on line 12
            #[inline(always)]
            pub fn swier12(&self) -> SWIER12_R {
                SWIER12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Software Interrupt on line 13
            #[inline(always)]
            pub fn swier13(&self) -> SWIER13_R {
                SWIER13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Software Interrupt on line 14
            #[inline(always)]
            pub fn swier14(&self) -> SWIER14_R {
                SWIER14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Software Interrupt on line 15
            #[inline(always)]
            pub fn swier15(&self) -> SWIER15_R {
                SWIER15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Software Interrupt on line 16
            #[inline(always)]
            pub fn swier16(&self) -> SWIER16_R {
                SWIER16_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Software Interrupt on line 17
            #[inline(always)]
            pub fn swier17(&self) -> SWIER17_R {
                SWIER17_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Software Interrupt on line 18
            #[inline(always)]
            pub fn swier18(&self) -> SWIER18_R {
                SWIER18_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Software Interrupt on line 0
            #[inline(always)]
            #[must_use]
            pub fn swier0(&mut self) -> SWIER0_W<0> {
                SWIER0_W::new(self)
            }
            ///Bit 1 - Software Interrupt on line 1
            #[inline(always)]
            #[must_use]
            pub fn swier1(&mut self) -> SWIER1_W<1> {
                SWIER1_W::new(self)
            }
            ///Bit 2 - Software Interrupt on line 2
            #[inline(always)]
            #[must_use]
            pub fn swier2(&mut self) -> SWIER2_W<2> {
                SWIER2_W::new(self)
            }
            ///Bit 3 - Software Interrupt on line 3
            #[inline(always)]
            #[must_use]
            pub fn swier3(&mut self) -> SWIER3_W<3> {
                SWIER3_W::new(self)
            }
            ///Bit 4 - Software Interrupt on line 4
            #[inline(always)]
            #[must_use]
            pub fn swier4(&mut self) -> SWIER4_W<4> {
                SWIER4_W::new(self)
            }
            ///Bit 5 - Software Interrupt on line 5
            #[inline(always)]
            #[must_use]
            pub fn swier5(&mut self) -> SWIER5_W<5> {
                SWIER5_W::new(self)
            }
            ///Bit 6 - Software Interrupt on line 6
            #[inline(always)]
            #[must_use]
            pub fn swier6(&mut self) -> SWIER6_W<6> {
                SWIER6_W::new(self)
            }
            ///Bit 7 - Software Interrupt on line 7
            #[inline(always)]
            #[must_use]
            pub fn swier7(&mut self) -> SWIER7_W<7> {
                SWIER7_W::new(self)
            }
            ///Bit 8 - Software Interrupt on line 8
            #[inline(always)]
            #[must_use]
            pub fn swier8(&mut self) -> SWIER8_W<8> {
                SWIER8_W::new(self)
            }
            ///Bit 9 - Software Interrupt on line 9
            #[inline(always)]
            #[must_use]
            pub fn swier9(&mut self) -> SWIER9_W<9> {
                SWIER9_W::new(self)
            }
            ///Bit 10 - Software Interrupt on line 10
            #[inline(always)]
            #[must_use]
            pub fn swier10(&mut self) -> SWIER10_W<10> {
                SWIER10_W::new(self)
            }
            ///Bit 11 - Software Interrupt on line 11
            #[inline(always)]
            #[must_use]
            pub fn swier11(&mut self) -> SWIER11_W<11> {
                SWIER11_W::new(self)
            }
            ///Bit 12 - Software Interrupt on line 12
            #[inline(always)]
            #[must_use]
            pub fn swier12(&mut self) -> SWIER12_W<12> {
                SWIER12_W::new(self)
            }
            ///Bit 13 - Software Interrupt on line 13
            #[inline(always)]
            #[must_use]
            pub fn swier13(&mut self) -> SWIER13_W<13> {
                SWIER13_W::new(self)
            }
            ///Bit 14 - Software Interrupt on line 14
            #[inline(always)]
            #[must_use]
            pub fn swier14(&mut self) -> SWIER14_W<14> {
                SWIER14_W::new(self)
            }
            ///Bit 15 - Software Interrupt on line 15
            #[inline(always)]
            #[must_use]
            pub fn swier15(&mut self) -> SWIER15_W<15> {
                SWIER15_W::new(self)
            }
            ///Bit 16 - Software Interrupt on line 16
            #[inline(always)]
            #[must_use]
            pub fn swier16(&mut self) -> SWIER16_W<16> {
                SWIER16_W::new(self)
            }
            ///Bit 17 - Software Interrupt on line 17
            #[inline(always)]
            #[must_use]
            pub fn swier17(&mut self) -> SWIER17_W<17> {
                SWIER17_W::new(self)
            }
            ///Bit 18 - Software Interrupt on line 18
            #[inline(always)]
            #[must_use]
            pub fn swier18(&mut self) -> SWIER18_W<18> {
                SWIER18_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Software interrupt event register(EXTI_SWIEVR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [swievr](index.html) module
        pub struct SWIEVR_SPEC;
        impl crate::RegisterSpec for SWIEVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [swievr::R](R) reader structure
        impl crate::Readable for SWIEVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [swievr::W](W) writer structure
        impl crate::Writable for SWIEVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SWIEVR to value 0
        impl crate::Resettable for SWIEVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///INTFR (rw) register accessor: an alias for `Reg<INTFR_SPEC>`
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///Pending register (EXTI_INTFR)
    pub mod intfr {
        ///Register `INTFR` reader
        pub struct R(crate::R<INTFR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<INTFR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<INTFR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<INTFR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `INTFR` writer
        pub struct W(crate::W<INTFR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<INTFR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<INTFR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<INTFR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PR0` reader - Pending bit 0
        pub type PR0_R = crate::BitReader<bool>;
        ///Field `PR0` writer - Pending bit 0
        pub type PR0_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR1` reader - Pending bit 1
        pub type PR1_R = crate::BitReader<bool>;
        ///Field `PR1` writer - Pending bit 1
        pub type PR1_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR2` reader - Pending bit 2
        pub type PR2_R = crate::BitReader<bool>;
        ///Field `PR2` writer - Pending bit 2
        pub type PR2_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR3` reader - Pending bit 3
        pub type PR3_R = crate::BitReader<bool>;
        ///Field `PR3` writer - Pending bit 3
        pub type PR3_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR4` reader - Pending bit 4
        pub type PR4_R = crate::BitReader<bool>;
        ///Field `PR4` writer - Pending bit 4
        pub type PR4_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR5` reader - Pending bit 5
        pub type PR5_R = crate::BitReader<bool>;
        ///Field `PR5` writer - Pending bit 5
        pub type PR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR6` reader - Pending bit 6
        pub type PR6_R = crate::BitReader<bool>;
        ///Field `PR6` writer - Pending bit 6
        pub type PR6_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR7` reader - Pending bit 7
        pub type PR7_R = crate::BitReader<bool>;
        ///Field `PR7` writer - Pending bit 7
        pub type PR7_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR8` reader - Pending bit 8
        pub type PR8_R = crate::BitReader<bool>;
        ///Field `PR8` writer - Pending bit 8
        pub type PR8_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR9` reader - Pending bit 9
        pub type PR9_R = crate::BitReader<bool>;
        ///Field `PR9` writer - Pending bit 9
        pub type PR9_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR10` reader - Pending bit 10
        pub type PR10_R = crate::BitReader<bool>;
        ///Field `PR10` writer - Pending bit 10
        pub type PR10_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR11` reader - Pending bit 11
        pub type PR11_R = crate::BitReader<bool>;
        ///Field `PR11` writer - Pending bit 11
        pub type PR11_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR12` reader - Pending bit 12
        pub type PR12_R = crate::BitReader<bool>;
        ///Field `PR12` writer - Pending bit 12
        pub type PR12_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR13` reader - Pending bit 13
        pub type PR13_R = crate::BitReader<bool>;
        ///Field `PR13` writer - Pending bit 13
        pub type PR13_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR14` reader - Pending bit 14
        pub type PR14_R = crate::BitReader<bool>;
        ///Field `PR14` writer - Pending bit 14
        pub type PR14_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR15` reader - Pending bit 15
        pub type PR15_R = crate::BitReader<bool>;
        ///Field `PR15` writer - Pending bit 15
        pub type PR15_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR16` reader - Pending bit 16
        pub type PR16_R = crate::BitReader<bool>;
        ///Field `PR16` writer - Pending bit 16
        pub type PR16_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR17` reader - Pending bit 17
        pub type PR17_R = crate::BitReader<bool>;
        ///Field `PR17` writer - Pending bit 17
        pub type PR17_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `PR18` reader - Pending bit 18
        pub type PR18_R = crate::BitReader<bool>;
        ///Field `PR18` writer - Pending bit 18
        pub type PR18_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Pending bit 0
            #[inline(always)]
            pub fn pr0(&self) -> PR0_R {
                PR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Pending bit 1
            #[inline(always)]
            pub fn pr1(&self) -> PR1_R {
                PR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Pending bit 2
            #[inline(always)]
            pub fn pr2(&self) -> PR2_R {
                PR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Pending bit 3
            #[inline(always)]
            pub fn pr3(&self) -> PR3_R {
                PR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Pending bit 4
            #[inline(always)]
            pub fn pr4(&self) -> PR4_R {
                PR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Pending bit 5
            #[inline(always)]
            pub fn pr5(&self) -> PR5_R {
                PR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Pending bit 6
            #[inline(always)]
            pub fn pr6(&self) -> PR6_R {
                PR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Pending bit 7
            #[inline(always)]
            pub fn pr7(&self) -> PR7_R {
                PR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Pending bit 8
            #[inline(always)]
            pub fn pr8(&self) -> PR8_R {
                PR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Pending bit 9
            #[inline(always)]
            pub fn pr9(&self) -> PR9_R {
                PR9_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Pending bit 10
            #[inline(always)]
            pub fn pr10(&self) -> PR10_R {
                PR10_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Pending bit 11
            #[inline(always)]
            pub fn pr11(&self) -> PR11_R {
                PR11_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Pending bit 12
            #[inline(always)]
            pub fn pr12(&self) -> PR12_R {
                PR12_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Pending bit 13
            #[inline(always)]
            pub fn pr13(&self) -> PR13_R {
                PR13_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Pending bit 14
            #[inline(always)]
            pub fn pr14(&self) -> PR14_R {
                PR14_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Pending bit 15
            #[inline(always)]
            pub fn pr15(&self) -> PR15_R {
                PR15_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Pending bit 16
            #[inline(always)]
            pub fn pr16(&self) -> PR16_R {
                PR16_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Pending bit 17
            #[inline(always)]
            pub fn pr17(&self) -> PR17_R {
                PR17_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Pending bit 18
            #[inline(always)]
            pub fn pr18(&self) -> PR18_R {
                PR18_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Pending bit 0
            #[inline(always)]
            #[must_use]
            pub fn pr0(&mut self) -> PR0_W<0> {
                PR0_W::new(self)
            }
            ///Bit 1 - Pending bit 1
            #[inline(always)]
            #[must_use]
            pub fn pr1(&mut self) -> PR1_W<1> {
                PR1_W::new(self)
            }
            ///Bit 2 - Pending bit 2
            #[inline(always)]
            #[must_use]
            pub fn pr2(&mut self) -> PR2_W<2> {
                PR2_W::new(self)
            }
            ///Bit 3 - Pending bit 3
            #[inline(always)]
            #[must_use]
            pub fn pr3(&mut self) -> PR3_W<3> {
                PR3_W::new(self)
            }
            ///Bit 4 - Pending bit 4
            #[inline(always)]
            #[must_use]
            pub fn pr4(&mut self) -> PR4_W<4> {
                PR4_W::new(self)
            }
            ///Bit 5 - Pending bit 5
            #[inline(always)]
            #[must_use]
            pub fn pr5(&mut self) -> PR5_W<5> {
                PR5_W::new(self)
            }
            ///Bit 6 - Pending bit 6
            #[inline(always)]
            #[must_use]
            pub fn pr6(&mut self) -> PR6_W<6> {
                PR6_W::new(self)
            }
            ///Bit 7 - Pending bit 7
            #[inline(always)]
            #[must_use]
            pub fn pr7(&mut self) -> PR7_W<7> {
                PR7_W::new(self)
            }
            ///Bit 8 - Pending bit 8
            #[inline(always)]
            #[must_use]
            pub fn pr8(&mut self) -> PR8_W<8> {
                PR8_W::new(self)
            }
            ///Bit 9 - Pending bit 9
            #[inline(always)]
            #[must_use]
            pub fn pr9(&mut self) -> PR9_W<9> {
                PR9_W::new(self)
            }
            ///Bit 10 - Pending bit 10
            #[inline(always)]
            #[must_use]
            pub fn pr10(&mut self) -> PR10_W<10> {
                PR10_W::new(self)
            }
            ///Bit 11 - Pending bit 11
            #[inline(always)]
            #[must_use]
            pub fn pr11(&mut self) -> PR11_W<11> {
                PR11_W::new(self)
            }
            ///Bit 12 - Pending bit 12
            #[inline(always)]
            #[must_use]
            pub fn pr12(&mut self) -> PR12_W<12> {
                PR12_W::new(self)
            }
            ///Bit 13 - Pending bit 13
            #[inline(always)]
            #[must_use]
            pub fn pr13(&mut self) -> PR13_W<13> {
                PR13_W::new(self)
            }
            ///Bit 14 - Pending bit 14
            #[inline(always)]
            #[must_use]
            pub fn pr14(&mut self) -> PR14_W<14> {
                PR14_W::new(self)
            }
            ///Bit 15 - Pending bit 15
            #[inline(always)]
            #[must_use]
            pub fn pr15(&mut self) -> PR15_W<15> {
                PR15_W::new(self)
            }
            ///Bit 16 - Pending bit 16
            #[inline(always)]
            #[must_use]
            pub fn pr16(&mut self) -> PR16_W<16> {
                PR16_W::new(self)
            }
            ///Bit 17 - Pending bit 17
            #[inline(always)]
            #[must_use]
            pub fn pr17(&mut self) -> PR17_W<17> {
                PR17_W::new(self)
            }
            ///Bit 18 - Pending bit 18
            #[inline(always)]
            #[must_use]
            pub fn pr18(&mut self) -> PR18_W<18> {
                PR18_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Pending register (EXTI_INTFR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intfr](index.html) module
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [intfr::R](R) reader structure
        impl crate::Readable for INTFR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [intfr::W](W) writer structure
        impl crate::Writable for INTFR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///DMA controller
pub struct DMA {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for DMA {}
impl DMA {
    ///Pointer to the register block
    pub const PTR: *const dma::RegisterBlock = 0x4002_0000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const dma::RegisterBlock {
        Self::PTR
    }
}
impl Deref for DMA {
    type Target = dma::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for DMA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA").finish()
    }
}
///DMA controller
pub mod dma {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - DMA interrupt status register (DMA_INTFR)
        pub intfr: INTFR,
        ///0x04 - DMA interrupt flag clear register (DMA_INTFCR)
        pub intfcr: INTFCR,
        ///0x08 - DMA channel configuration register (DMA_CFGR)
        pub cfgr1: CFGR1,
        ///0x0c - DMA channel 1 number of data register
        pub cntr1: CNTR1,
        ///0x10 - DMA channel 1 peripheral address register
        pub paddr1: PADDR1,
        ///0x14 - DMA channel 1 memory address register
        pub maddr1: MADDR1,
        _reserved6: [u8; 0x04],
        ///0x1c - DMA channel configuration register (DMA_CFGR)
        pub cfgr2: CFGR2,
        ///0x20 - DMA channel 2 number of data register
        pub cntr2: CNTR2,
        ///0x24 - DMA channel 2 peripheral address register
        pub paddr2: PADDR2,
        ///0x28 - DMA channel 2 memory address register
        pub maddr2: MADDR2,
        _reserved10: [u8; 0x04],
        ///0x30 - DMA channel configuration register (DMA_CFGR)
        pub cfgr3: CFGR3,
        ///0x34 - DMA channel 3 number of data register
        pub cntr3: CNTR3,
        ///0x38 - DMA channel 3 peripheral address register
        pub paddr3: PADDR3,
        ///0x3c - DMA channel 3 memory address register
        pub maddr3: MADDR3,
        _reserved14: [u8; 0x04],
        ///0x44 - DMA channel configuration register (DMA_CFGR)
        pub cfgr4: CFGR4,
        ///0x48 - DMA channel 4 number of data register
        pub cntr4: CNTR4,
        ///0x4c - DMA channel 4 peripheral address register
        pub paddr4: PADDR4,
        ///0x50 - DMA channel 4 memory address register
        pub maddr4: MADDR4,
        _reserved18: [u8; 0x04],
        ///0x58 - DMA channel configuration register (DMA_CFGR)
        pub cfgr5: CFGR5,
        ///0x5c - DMA channel 5 number of data register
        pub cntr5: CNTR5,
        ///0x60 - DMA channel 5 peripheral address register
        pub paddr5: PADDR5,
        ///0x64 - DMA channel 5 memory address register
        pub maddr5: MADDR5,
        _reserved22: [u8; 0x04],
        ///0x6c - DMA channel configuration register (DMA_CFGR)
        pub cfgr6: CFGR6,
        ///0x70 - DMA channel 6 number of data register
        pub cntr6: CNTR6,
        ///0x74 - DMA channel 6 peripheral address register
        pub paddr6: PADDR6,
        ///0x78 - DMA channel 6 memory address register
        pub maddr6: MADDR6,
        _reserved26: [u8; 0x04],
        ///0x80 - DMA channel configuration register (DMA_CFGR)
        pub cfgr7: CFGR7,
        ///0x84 - DMA channel 7 number of data register
        pub cntr7: CNTR7,
        ///0x88 - DMA channel 7 peripheral address register
        pub paddr7: PADDR7,
        ///0x8c - DMA channel 7 memory address register
        pub maddr7: MADDR7,
    }
    ///INTFR (r) register accessor: an alias for `Reg<INTFR_SPEC>`
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///DMA interrupt status register (DMA_INTFR)
    pub mod intfr {
        ///Register `INTFR` reader
        pub struct R(crate::R<INTFR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<INTFR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<INTFR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<INTFR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `GIF1` reader - Channel 1 Global interrupt flag
        pub type GIF1_R = crate::BitReader<bool>;
        ///Field `TCIF1` reader - Channel 1 Transfer Complete flag
        pub type TCIF1_R = crate::BitReader<bool>;
        ///Field `HTIF1` reader - Channel 1 Half Transfer Complete flag
        pub type HTIF1_R = crate::BitReader<bool>;
        ///Field `TEIF1` reader - Channel 1 Transfer Error flag
        pub type TEIF1_R = crate::BitReader<bool>;
        ///Field `GIF2` reader - Channel 2 Global interrupt flag
        pub type GIF2_R = crate::BitReader<bool>;
        ///Field `TCIF2` reader - Channel 2 Transfer Complete flag
        pub type TCIF2_R = crate::BitReader<bool>;
        ///Field `HTIF2` reader - Channel 2 Half Transfer Complete flag
        pub type HTIF2_R = crate::BitReader<bool>;
        ///Field `TEIF2` reader - Channel 2 Transfer Error flag
        pub type TEIF2_R = crate::BitReader<bool>;
        ///Field `GIF3` reader - Channel 3 Global interrupt flag
        pub type GIF3_R = crate::BitReader<bool>;
        ///Field `TCIF3` reader - Channel 3 Transfer Complete flag
        pub type TCIF3_R = crate::BitReader<bool>;
        ///Field `HTIF3` reader - Channel 3 Half Transfer Complete flag
        pub type HTIF3_R = crate::BitReader<bool>;
        ///Field `TEIF3` reader - Channel 3 Transfer Error flag
        pub type TEIF3_R = crate::BitReader<bool>;
        ///Field `GIF4` reader - Channel 4 Global interrupt flag
        pub type GIF4_R = crate::BitReader<bool>;
        ///Field `TCIF4` reader - Channel 4 Transfer Complete flag
        pub type TCIF4_R = crate::BitReader<bool>;
        ///Field `HTIF4` reader - Channel 4 Half Transfer Complete flag
        pub type HTIF4_R = crate::BitReader<bool>;
        ///Field `TEIF4` reader - Channel 4 Transfer Error flag
        pub type TEIF4_R = crate::BitReader<bool>;
        ///Field `GIF5` reader - Channel 5 Global interrupt flag
        pub type GIF5_R = crate::BitReader<bool>;
        ///Field `TCIF5` reader - Channel 5 Transfer Complete flag
        pub type TCIF5_R = crate::BitReader<bool>;
        ///Field `HTIF5` reader - Channel 5 Half Transfer Complete flag
        pub type HTIF5_R = crate::BitReader<bool>;
        ///Field `TEIF5` reader - Channel 5 Transfer Error flag
        pub type TEIF5_R = crate::BitReader<bool>;
        ///Field `GIF6` reader - Channel 6 Global interrupt flag
        pub type GIF6_R = crate::BitReader<bool>;
        ///Field `TCIF6` reader - Channel 6 Transfer Complete flag
        pub type TCIF6_R = crate::BitReader<bool>;
        ///Field `HTIF6` reader - Channel 6 Half Transfer Complete flag
        pub type HTIF6_R = crate::BitReader<bool>;
        ///Field `TEIF6` reader - Channel 6 Transfer Error flag
        pub type TEIF6_R = crate::BitReader<bool>;
        ///Field `GIF7` reader - Channel 7 Global interrupt flag
        pub type GIF7_R = crate::BitReader<bool>;
        ///Field `TCIF7` reader - Channel 7 Transfer Complete flag
        pub type TCIF7_R = crate::BitReader<bool>;
        ///Field `HTIF7` reader - Channel 7 Half Transfer Complete flag
        pub type HTIF7_R = crate::BitReader<bool>;
        ///Field `TEIF7` reader - Channel 7 Transfer Error flag
        pub type TEIF7_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - Channel 1 Global interrupt flag
            #[inline(always)]
            pub fn gif1(&self) -> GIF1_R {
                GIF1_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Channel 1 Transfer Complete flag
            #[inline(always)]
            pub fn tcif1(&self) -> TCIF1_R {
                TCIF1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Channel 1 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif1(&self) -> HTIF1_R {
                HTIF1_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Channel 1 Transfer Error flag
            #[inline(always)]
            pub fn teif1(&self) -> TEIF1_R {
                TEIF1_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Channel 2 Global interrupt flag
            #[inline(always)]
            pub fn gif2(&self) -> GIF2_R {
                GIF2_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Channel 2 Transfer Complete flag
            #[inline(always)]
            pub fn tcif2(&self) -> TCIF2_R {
                TCIF2_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Channel 2 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif2(&self) -> HTIF2_R {
                HTIF2_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Channel 2 Transfer Error flag
            #[inline(always)]
            pub fn teif2(&self) -> TEIF2_R {
                TEIF2_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Channel 3 Global interrupt flag
            #[inline(always)]
            pub fn gif3(&self) -> GIF3_R {
                GIF3_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Channel 3 Transfer Complete flag
            #[inline(always)]
            pub fn tcif3(&self) -> TCIF3_R {
                TCIF3_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Channel 3 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif3(&self) -> HTIF3_R {
                HTIF3_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Channel 3 Transfer Error flag
            #[inline(always)]
            pub fn teif3(&self) -> TEIF3_R {
                TEIF3_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Channel 4 Global interrupt flag
            #[inline(always)]
            pub fn gif4(&self) -> GIF4_R {
                GIF4_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Channel 4 Transfer Complete flag
            #[inline(always)]
            pub fn tcif4(&self) -> TCIF4_R {
                TCIF4_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Channel 4 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif4(&self) -> HTIF4_R {
                HTIF4_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Channel 4 Transfer Error flag
            #[inline(always)]
            pub fn teif4(&self) -> TEIF4_R {
                TEIF4_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Channel 5 Global interrupt flag
            #[inline(always)]
            pub fn gif5(&self) -> GIF5_R {
                GIF5_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Channel 5 Transfer Complete flag
            #[inline(always)]
            pub fn tcif5(&self) -> TCIF5_R {
                TCIF5_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Channel 5 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif5(&self) -> HTIF5_R {
                HTIF5_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - Channel 5 Transfer Error flag
            #[inline(always)]
            pub fn teif5(&self) -> TEIF5_R {
                TEIF5_R::new(((self.bits >> 19) & 1) != 0)
            }
            ///Bit 20 - Channel 6 Global interrupt flag
            #[inline(always)]
            pub fn gif6(&self) -> GIF6_R {
                GIF6_R::new(((self.bits >> 20) & 1) != 0)
            }
            ///Bit 21 - Channel 6 Transfer Complete flag
            #[inline(always)]
            pub fn tcif6(&self) -> TCIF6_R {
                TCIF6_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - Channel 6 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif6(&self) -> HTIF6_R {
                HTIF6_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - Channel 6 Transfer Error flag
            #[inline(always)]
            pub fn teif6(&self) -> TEIF6_R {
                TEIF6_R::new(((self.bits >> 23) & 1) != 0)
            }
            ///Bit 24 - Channel 7 Global interrupt flag
            #[inline(always)]
            pub fn gif7(&self) -> GIF7_R {
                GIF7_R::new(((self.bits >> 24) & 1) != 0)
            }
            ///Bit 25 - Channel 7 Transfer Complete flag
            #[inline(always)]
            pub fn tcif7(&self) -> TCIF7_R {
                TCIF7_R::new(((self.bits >> 25) & 1) != 0)
            }
            ///Bit 26 - Channel 7 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif7(&self) -> HTIF7_R {
                HTIF7_R::new(((self.bits >> 26) & 1) != 0)
            }
            ///Bit 27 - Channel 7 Transfer Error flag
            #[inline(always)]
            pub fn teif7(&self) -> TEIF7_R {
                TEIF7_R::new(((self.bits >> 27) & 1) != 0)
            }
        }
        ///DMA interrupt status register (DMA_INTFR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intfr](index.html) module
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [intfr::R](R) reader structure
        impl crate::Readable for INTFR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///INTFCR (w) register accessor: an alias for `Reg<INTFCR_SPEC>`
    pub type INTFCR = crate::Reg<intfcr::INTFCR_SPEC>;
    ///DMA interrupt flag clear register (DMA_INTFCR)
    pub mod intfcr {
        ///Register `INTFCR` writer
        pub struct W(crate::W<INTFCR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<INTFCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<INTFCR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<INTFCR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CGIF1` writer - Channel 1 Global interrupt clear
        pub type CGIF1_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF1` writer - Channel 1 Transfer Complete clear
        pub type CTCIF1_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF1` writer - Channel 1 Half Transfer clear
        pub type CHTIF1_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF1` writer - Channel 1 Transfer Error clear
        pub type CTEIF1_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CGIF2` writer - Channel 2 Global interrupt clear
        pub type CGIF2_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF2` writer - Channel 2 Transfer Complete clear
        pub type CTCIF2_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF2` writer - Channel 2 Half Transfer clear
        pub type CHTIF2_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF2` writer - Channel 2 Transfer Error clear
        pub type CTEIF2_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CGIF3` writer - Channel 3 Global interrupt clear
        pub type CGIF3_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF3` writer - Channel 3 Transfer Complete clear
        pub type CTCIF3_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF3` writer - Channel 3 Half Transfer clear
        pub type CHTIF3_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF3` writer - Channel 3 Transfer Error clear
        pub type CTEIF3_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CGIF4` writer - Channel 4 Global interrupt clear
        pub type CGIF4_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF4` writer - Channel 4 Transfer Complete clear
        pub type CTCIF4_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF4` writer - Channel 4 Half Transfer clear
        pub type CHTIF4_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF4` writer - Channel 4 Transfer Error clear
        pub type CTEIF4_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CGIF5` writer - Channel 5 Global interrupt clear
        pub type CGIF5_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF5` writer - Channel 5 Transfer Complete clear
        pub type CTCIF5_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF5` writer - Channel 5 Half Transfer clear
        pub type CHTIF5_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF5` writer - Channel 5 Transfer Error clear
        pub type CTEIF5_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CGIF6` writer - Channel 6 Global interrupt clear
        pub type CGIF6_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF6` writer - Channel 6 Transfer Complete clear
        pub type CTCIF6_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF6` writer - Channel 6 Half Transfer clear
        pub type CHTIF6_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF6` writer - Channel 6 Transfer Error clear
        pub type CTEIF6_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CGIF7` writer - Channel 7 Global interrupt clear
        pub type CGIF7_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTCIF7` writer - Channel 7 Transfer Complete clear
        pub type CTCIF7_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CHTIF7` writer - Channel 7 Half Transfer clear
        pub type CHTIF7_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        ///Field `CTEIF7` writer - Channel 7 Transfer Error clear
        pub type CTEIF7_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFCR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Channel 1 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif1(&mut self) -> CGIF1_W<0> {
                CGIF1_W::new(self)
            }
            ///Bit 1 - Channel 1 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif1(&mut self) -> CTCIF1_W<1> {
                CTCIF1_W::new(self)
            }
            ///Bit 2 - Channel 1 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif1(&mut self) -> CHTIF1_W<2> {
                CHTIF1_W::new(self)
            }
            ///Bit 3 - Channel 1 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif1(&mut self) -> CTEIF1_W<3> {
                CTEIF1_W::new(self)
            }
            ///Bit 4 - Channel 2 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif2(&mut self) -> CGIF2_W<4> {
                CGIF2_W::new(self)
            }
            ///Bit 5 - Channel 2 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif2(&mut self) -> CTCIF2_W<5> {
                CTCIF2_W::new(self)
            }
            ///Bit 6 - Channel 2 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif2(&mut self) -> CHTIF2_W<6> {
                CHTIF2_W::new(self)
            }
            ///Bit 7 - Channel 2 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif2(&mut self) -> CTEIF2_W<7> {
                CTEIF2_W::new(self)
            }
            ///Bit 8 - Channel 3 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif3(&mut self) -> CGIF3_W<8> {
                CGIF3_W::new(self)
            }
            ///Bit 9 - Channel 3 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif3(&mut self) -> CTCIF3_W<9> {
                CTCIF3_W::new(self)
            }
            ///Bit 10 - Channel 3 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif3(&mut self) -> CHTIF3_W<10> {
                CHTIF3_W::new(self)
            }
            ///Bit 11 - Channel 3 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif3(&mut self) -> CTEIF3_W<11> {
                CTEIF3_W::new(self)
            }
            ///Bit 12 - Channel 4 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif4(&mut self) -> CGIF4_W<12> {
                CGIF4_W::new(self)
            }
            ///Bit 13 - Channel 4 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif4(&mut self) -> CTCIF4_W<13> {
                CTCIF4_W::new(self)
            }
            ///Bit 14 - Channel 4 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif4(&mut self) -> CHTIF4_W<14> {
                CHTIF4_W::new(self)
            }
            ///Bit 15 - Channel 4 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif4(&mut self) -> CTEIF4_W<15> {
                CTEIF4_W::new(self)
            }
            ///Bit 16 - Channel 5 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif5(&mut self) -> CGIF5_W<16> {
                CGIF5_W::new(self)
            }
            ///Bit 17 - Channel 5 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif5(&mut self) -> CTCIF5_W<17> {
                CTCIF5_W::new(self)
            }
            ///Bit 18 - Channel 5 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif5(&mut self) -> CHTIF5_W<18> {
                CHTIF5_W::new(self)
            }
            ///Bit 19 - Channel 5 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif5(&mut self) -> CTEIF5_W<19> {
                CTEIF5_W::new(self)
            }
            ///Bit 20 - Channel 6 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif6(&mut self) -> CGIF6_W<20> {
                CGIF6_W::new(self)
            }
            ///Bit 21 - Channel 6 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif6(&mut self) -> CTCIF6_W<21> {
                CTCIF6_W::new(self)
            }
            ///Bit 22 - Channel 6 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif6(&mut self) -> CHTIF6_W<22> {
                CHTIF6_W::new(self)
            }
            ///Bit 23 - Channel 6 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif6(&mut self) -> CTEIF6_W<23> {
                CTEIF6_W::new(self)
            }
            ///Bit 24 - Channel 7 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif7(&mut self) -> CGIF7_W<24> {
                CGIF7_W::new(self)
            }
            ///Bit 25 - Channel 7 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif7(&mut self) -> CTCIF7_W<25> {
                CTCIF7_W::new(self)
            }
            ///Bit 26 - Channel 7 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif7(&mut self) -> CHTIF7_W<26> {
                CHTIF7_W::new(self)
            }
            ///Bit 27 - Channel 7 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif7(&mut self) -> CTEIF7_W<27> {
                CTEIF7_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA interrupt flag clear register (DMA_INTFCR)
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intfcr](index.html) module
        pub struct INTFCR_SPEC;
        impl crate::RegisterSpec for INTFCR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [intfcr::W](W) writer structure
        impl crate::Writable for INTFCR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets INTFCR to value 0
        impl crate::Resettable for INTFCR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR1 (rw) register accessor: an alias for `Reg<CFGR1_SPEC>`
    pub type CFGR1 = crate::Reg<cfgr1::CFGR1_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr1 {
        ///Register `CFGR1` reader
        pub struct R(crate::R<CFGR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR1` writer
        pub struct W(crate::W<CFGR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR1_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR1_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR1_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR1_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr1](index.html) module
        pub struct CFGR1_SPEC;
        impl crate::RegisterSpec for CFGR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr1::R](R) reader structure
        impl crate::Readable for CFGR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr1::W](W) writer structure
        impl crate::Writable for CFGR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR1 to value 0
        impl crate::Resettable for CFGR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR1 (rw) register accessor: an alias for `Reg<CNTR1_SPEC>`
    pub type CNTR1 = crate::Reg<cntr1::CNTR1_SPEC>;
    ///DMA channel 1 number of data register
    pub mod cntr1 {
        ///Register `CNTR1` reader
        pub struct R(crate::R<CNTR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR1` writer
        pub struct W(crate::W<CNTR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR1_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 1 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr1](index.html) module
        pub struct CNTR1_SPEC;
        impl crate::RegisterSpec for CNTR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr1::R](R) reader structure
        impl crate::Readable for CNTR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr1::W](W) writer structure
        impl crate::Writable for CNTR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR1 to value 0
        impl crate::Resettable for CNTR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR1 (rw) register accessor: an alias for `Reg<PADDR1_SPEC>`
    pub type PADDR1 = crate::Reg<paddr1::PADDR1_SPEC>;
    ///DMA channel 1 peripheral address register
    pub mod paddr1 {
        ///Register `PADDR1` reader
        pub struct R(crate::R<PADDR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR1` writer
        pub struct W(crate::W<PADDR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR1_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 1 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr1](index.html) module
        pub struct PADDR1_SPEC;
        impl crate::RegisterSpec for PADDR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr1::R](R) reader structure
        impl crate::Readable for PADDR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr1::W](W) writer structure
        impl crate::Writable for PADDR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR1 to value 0
        impl crate::Resettable for PADDR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR1 (rw) register accessor: an alias for `Reg<MADDR1_SPEC>`
    pub type MADDR1 = crate::Reg<maddr1::MADDR1_SPEC>;
    ///DMA channel 1 memory address register
    pub mod maddr1 {
        ///Register `MADDR1` reader
        pub struct R(crate::R<MADDR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR1` writer
        pub struct W(crate::W<MADDR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR1_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 1 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr1](index.html) module
        pub struct MADDR1_SPEC;
        impl crate::RegisterSpec for MADDR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr1::R](R) reader structure
        impl crate::Readable for MADDR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr1::W](W) writer structure
        impl crate::Writable for MADDR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR1 to value 0
        impl crate::Resettable for MADDR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR2 (rw) register accessor: an alias for `Reg<CFGR2_SPEC>`
    pub type CFGR2 = crate::Reg<cfgr2::CFGR2_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr2 {
        ///Register `CFGR2` reader
        pub struct R(crate::R<CFGR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR2` writer
        pub struct W(crate::W<CFGR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR2_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR2_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR2_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR2_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr2](index.html) module
        pub struct CFGR2_SPEC;
        impl crate::RegisterSpec for CFGR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr2::R](R) reader structure
        impl crate::Readable for CFGR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr2::W](W) writer structure
        impl crate::Writable for CFGR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR2 to value 0
        impl crate::Resettable for CFGR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR2 (rw) register accessor: an alias for `Reg<CNTR2_SPEC>`
    pub type CNTR2 = crate::Reg<cntr2::CNTR2_SPEC>;
    ///DMA channel 2 number of data register
    pub mod cntr2 {
        ///Register `CNTR2` reader
        pub struct R(crate::R<CNTR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR2` writer
        pub struct W(crate::W<CNTR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR2_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 2 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr2](index.html) module
        pub struct CNTR2_SPEC;
        impl crate::RegisterSpec for CNTR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr2::R](R) reader structure
        impl crate::Readable for CNTR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr2::W](W) writer structure
        impl crate::Writable for CNTR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR2 to value 0
        impl crate::Resettable for CNTR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR2 (rw) register accessor: an alias for `Reg<PADDR2_SPEC>`
    pub type PADDR2 = crate::Reg<paddr2::PADDR2_SPEC>;
    ///DMA channel 2 peripheral address register
    pub mod paddr2 {
        ///Register `PADDR2` reader
        pub struct R(crate::R<PADDR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR2` writer
        pub struct W(crate::W<PADDR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR2_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 2 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr2](index.html) module
        pub struct PADDR2_SPEC;
        impl crate::RegisterSpec for PADDR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr2::R](R) reader structure
        impl crate::Readable for PADDR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr2::W](W) writer structure
        impl crate::Writable for PADDR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR2 to value 0
        impl crate::Resettable for PADDR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR2 (rw) register accessor: an alias for `Reg<MADDR2_SPEC>`
    pub type MADDR2 = crate::Reg<maddr2::MADDR2_SPEC>;
    ///DMA channel 2 memory address register
    pub mod maddr2 {
        ///Register `MADDR2` reader
        pub struct R(crate::R<MADDR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR2` writer
        pub struct W(crate::W<MADDR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR2_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 2 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr2](index.html) module
        pub struct MADDR2_SPEC;
        impl crate::RegisterSpec for MADDR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr2::R](R) reader structure
        impl crate::Readable for MADDR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr2::W](W) writer structure
        impl crate::Writable for MADDR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR2 to value 0
        impl crate::Resettable for MADDR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR3 (rw) register accessor: an alias for `Reg<CFGR3_SPEC>`
    pub type CFGR3 = crate::Reg<cfgr3::CFGR3_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr3 {
        ///Register `CFGR3` reader
        pub struct R(crate::R<CFGR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR3` writer
        pub struct W(crate::W<CFGR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR3_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR3_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR3_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR3_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr3](index.html) module
        pub struct CFGR3_SPEC;
        impl crate::RegisterSpec for CFGR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr3::R](R) reader structure
        impl crate::Readable for CFGR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr3::W](W) writer structure
        impl crate::Writable for CFGR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR3 to value 0
        impl crate::Resettable for CFGR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR3 (rw) register accessor: an alias for `Reg<CNTR3_SPEC>`
    pub type CNTR3 = crate::Reg<cntr3::CNTR3_SPEC>;
    ///DMA channel 3 number of data register
    pub mod cntr3 {
        ///Register `CNTR3` reader
        pub struct R(crate::R<CNTR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR3` writer
        pub struct W(crate::W<CNTR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR3_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 3 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr3](index.html) module
        pub struct CNTR3_SPEC;
        impl crate::RegisterSpec for CNTR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr3::R](R) reader structure
        impl crate::Readable for CNTR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr3::W](W) writer structure
        impl crate::Writable for CNTR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR3 to value 0
        impl crate::Resettable for CNTR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR3 (rw) register accessor: an alias for `Reg<PADDR3_SPEC>`
    pub type PADDR3 = crate::Reg<paddr3::PADDR3_SPEC>;
    ///DMA channel 3 peripheral address register
    pub mod paddr3 {
        ///Register `PADDR3` reader
        pub struct R(crate::R<PADDR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR3` writer
        pub struct W(crate::W<PADDR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR3_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 3 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr3](index.html) module
        pub struct PADDR3_SPEC;
        impl crate::RegisterSpec for PADDR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr3::R](R) reader structure
        impl crate::Readable for PADDR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr3::W](W) writer structure
        impl crate::Writable for PADDR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR3 to value 0
        impl crate::Resettable for PADDR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR3 (rw) register accessor: an alias for `Reg<MADDR3_SPEC>`
    pub type MADDR3 = crate::Reg<maddr3::MADDR3_SPEC>;
    ///DMA channel 3 memory address register
    pub mod maddr3 {
        ///Register `MADDR3` reader
        pub struct R(crate::R<MADDR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR3` writer
        pub struct W(crate::W<MADDR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR3_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 3 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr3](index.html) module
        pub struct MADDR3_SPEC;
        impl crate::RegisterSpec for MADDR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr3::R](R) reader structure
        impl crate::Readable for MADDR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr3::W](W) writer structure
        impl crate::Writable for MADDR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR3 to value 0
        impl crate::Resettable for MADDR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR4 (rw) register accessor: an alias for `Reg<CFGR4_SPEC>`
    pub type CFGR4 = crate::Reg<cfgr4::CFGR4_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr4 {
        ///Register `CFGR4` reader
        pub struct R(crate::R<CFGR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR4` writer
        pub struct W(crate::W<CFGR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR4_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR4_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR4_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR4_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr4](index.html) module
        pub struct CFGR4_SPEC;
        impl crate::RegisterSpec for CFGR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr4::R](R) reader structure
        impl crate::Readable for CFGR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr4::W](W) writer structure
        impl crate::Writable for CFGR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR4 to value 0
        impl crate::Resettable for CFGR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR4 (rw) register accessor: an alias for `Reg<CNTR4_SPEC>`
    pub type CNTR4 = crate::Reg<cntr4::CNTR4_SPEC>;
    ///DMA channel 4 number of data register
    pub mod cntr4 {
        ///Register `CNTR4` reader
        pub struct R(crate::R<CNTR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR4` writer
        pub struct W(crate::W<CNTR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR4_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 4 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr4](index.html) module
        pub struct CNTR4_SPEC;
        impl crate::RegisterSpec for CNTR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr4::R](R) reader structure
        impl crate::Readable for CNTR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr4::W](W) writer structure
        impl crate::Writable for CNTR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR4 to value 0
        impl crate::Resettable for CNTR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR4 (rw) register accessor: an alias for `Reg<PADDR4_SPEC>`
    pub type PADDR4 = crate::Reg<paddr4::PADDR4_SPEC>;
    ///DMA channel 4 peripheral address register
    pub mod paddr4 {
        ///Register `PADDR4` reader
        pub struct R(crate::R<PADDR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR4` writer
        pub struct W(crate::W<PADDR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR4_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 4 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr4](index.html) module
        pub struct PADDR4_SPEC;
        impl crate::RegisterSpec for PADDR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr4::R](R) reader structure
        impl crate::Readable for PADDR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr4::W](W) writer structure
        impl crate::Writable for PADDR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR4 to value 0
        impl crate::Resettable for PADDR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR4 (rw) register accessor: an alias for `Reg<MADDR4_SPEC>`
    pub type MADDR4 = crate::Reg<maddr4::MADDR4_SPEC>;
    ///DMA channel 4 memory address register
    pub mod maddr4 {
        ///Register `MADDR4` reader
        pub struct R(crate::R<MADDR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR4` writer
        pub struct W(crate::W<MADDR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR4_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 4 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr4](index.html) module
        pub struct MADDR4_SPEC;
        impl crate::RegisterSpec for MADDR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr4::R](R) reader structure
        impl crate::Readable for MADDR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr4::W](W) writer structure
        impl crate::Writable for MADDR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR4 to value 0
        impl crate::Resettable for MADDR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR5 (rw) register accessor: an alias for `Reg<CFGR5_SPEC>`
    pub type CFGR5 = crate::Reg<cfgr5::CFGR5_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr5 {
        ///Register `CFGR5` reader
        pub struct R(crate::R<CFGR5_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR5_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR5_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR5` writer
        pub struct W(crate::W<CFGR5_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR5_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR5_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR5_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR5_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR5_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR5_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr5](index.html) module
        pub struct CFGR5_SPEC;
        impl crate::RegisterSpec for CFGR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr5::R](R) reader structure
        impl crate::Readable for CFGR5_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr5::W](W) writer structure
        impl crate::Writable for CFGR5_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR5 to value 0
        impl crate::Resettable for CFGR5_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR5 (rw) register accessor: an alias for `Reg<CNTR5_SPEC>`
    pub type CNTR5 = crate::Reg<cntr5::CNTR5_SPEC>;
    ///DMA channel 5 number of data register
    pub mod cntr5 {
        ///Register `CNTR5` reader
        pub struct R(crate::R<CNTR5_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR5_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR5_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR5` writer
        pub struct W(crate::W<CNTR5_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR5_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR5_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR5_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 5 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr5](index.html) module
        pub struct CNTR5_SPEC;
        impl crate::RegisterSpec for CNTR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr5::R](R) reader structure
        impl crate::Readable for CNTR5_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr5::W](W) writer structure
        impl crate::Writable for CNTR5_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR5 to value 0
        impl crate::Resettable for CNTR5_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR5 (rw) register accessor: an alias for `Reg<PADDR5_SPEC>`
    pub type PADDR5 = crate::Reg<paddr5::PADDR5_SPEC>;
    ///DMA channel 5 peripheral address register
    pub mod paddr5 {
        ///Register `PADDR5` reader
        pub struct R(crate::R<PADDR5_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR5_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR5_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR5` writer
        pub struct W(crate::W<PADDR5_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR5_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR5_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR5_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 5 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr5](index.html) module
        pub struct PADDR5_SPEC;
        impl crate::RegisterSpec for PADDR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr5::R](R) reader structure
        impl crate::Readable for PADDR5_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr5::W](W) writer structure
        impl crate::Writable for PADDR5_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR5 to value 0
        impl crate::Resettable for PADDR5_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR5 (rw) register accessor: an alias for `Reg<MADDR5_SPEC>`
    pub type MADDR5 = crate::Reg<maddr5::MADDR5_SPEC>;
    ///DMA channel 5 memory address register
    pub mod maddr5 {
        ///Register `MADDR5` reader
        pub struct R(crate::R<MADDR5_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR5_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR5_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR5` writer
        pub struct W(crate::W<MADDR5_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR5_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR5_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR5_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 5 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr5](index.html) module
        pub struct MADDR5_SPEC;
        impl crate::RegisterSpec for MADDR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr5::R](R) reader structure
        impl crate::Readable for MADDR5_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr5::W](W) writer structure
        impl crate::Writable for MADDR5_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR5 to value 0
        impl crate::Resettable for MADDR5_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR6 (rw) register accessor: an alias for `Reg<CFGR6_SPEC>`
    pub type CFGR6 = crate::Reg<cfgr6::CFGR6_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr6 {
        ///Register `CFGR6` reader
        pub struct R(crate::R<CFGR6_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR6_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR6_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR6` writer
        pub struct W(crate::W<CFGR6_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR6_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR6_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR6_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR6_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR6_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR6_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr6](index.html) module
        pub struct CFGR6_SPEC;
        impl crate::RegisterSpec for CFGR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr6::R](R) reader structure
        impl crate::Readable for CFGR6_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr6::W](W) writer structure
        impl crate::Writable for CFGR6_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR6 to value 0
        impl crate::Resettable for CFGR6_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR6 (rw) register accessor: an alias for `Reg<CNTR6_SPEC>`
    pub type CNTR6 = crate::Reg<cntr6::CNTR6_SPEC>;
    ///DMA channel 6 number of data register
    pub mod cntr6 {
        ///Register `CNTR6` reader
        pub struct R(crate::R<CNTR6_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR6_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR6_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR6` writer
        pub struct W(crate::W<CNTR6_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR6_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR6_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR6_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 6 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr6](index.html) module
        pub struct CNTR6_SPEC;
        impl crate::RegisterSpec for CNTR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr6::R](R) reader structure
        impl crate::Readable for CNTR6_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr6::W](W) writer structure
        impl crate::Writable for CNTR6_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR6 to value 0
        impl crate::Resettable for CNTR6_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR6 (rw) register accessor: an alias for `Reg<PADDR6_SPEC>`
    pub type PADDR6 = crate::Reg<paddr6::PADDR6_SPEC>;
    ///DMA channel 6 peripheral address register
    pub mod paddr6 {
        ///Register `PADDR6` reader
        pub struct R(crate::R<PADDR6_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR6_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR6_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR6` writer
        pub struct W(crate::W<PADDR6_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR6_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR6_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR6_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 6 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr6](index.html) module
        pub struct PADDR6_SPEC;
        impl crate::RegisterSpec for PADDR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr6::R](R) reader structure
        impl crate::Readable for PADDR6_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr6::W](W) writer structure
        impl crate::Writable for PADDR6_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR6 to value 0
        impl crate::Resettable for PADDR6_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR6 (rw) register accessor: an alias for `Reg<MADDR6_SPEC>`
    pub type MADDR6 = crate::Reg<maddr6::MADDR6_SPEC>;
    ///DMA channel 6 memory address register
    pub mod maddr6 {
        ///Register `MADDR6` reader
        pub struct R(crate::R<MADDR6_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR6_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR6_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR6` writer
        pub struct W(crate::W<MADDR6_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR6_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR6_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR6_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 6 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr6](index.html) module
        pub struct MADDR6_SPEC;
        impl crate::RegisterSpec for MADDR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr6::R](R) reader structure
        impl crate::Readable for MADDR6_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr6::W](W) writer structure
        impl crate::Writable for MADDR6_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR6 to value 0
        impl crate::Resettable for MADDR6_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR7 (rw) register accessor: an alias for `Reg<CFGR7_SPEC>`
    pub type CFGR7 = crate::Reg<cfgr7::CFGR7_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr7 {
        ///Register `CFGR7` reader
        pub struct R(crate::R<CFGR7_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR7_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR7_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR7` writer
        pub struct W(crate::W<CFGR7_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR7_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR7_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader<bool>;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader<bool>;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader<bool>;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader<bool>;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader<bool>;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader<bool>;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR7_SPEC, u8, u8, 2, O>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader<u8, u8>;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR7_SPEC, u8, u8, 2, O>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader<u8, u8>;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR7_SPEC, u8, u8, 2, O>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader<bool>;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR7_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<0> {
                EN_W::new(self)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<1> {
                TCIE_W::new(self)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<2> {
                HTIE_W::new(self)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<3> {
                TEIE_W::new(self)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<5> {
                CIRC_W::new(self)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<6> {
                PINC_W::new(self)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<7> {
                MINC_W::new(self)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<8> {
                PSIZE_W::new(self)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<10> {
                MSIZE_W::new(self)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<12> {
                PL_W::new(self)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<14> {
                MEM2MEM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr7](index.html) module
        pub struct CFGR7_SPEC;
        impl crate::RegisterSpec for CFGR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr7::R](R) reader structure
        impl crate::Readable for CFGR7_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr7::W](W) writer structure
        impl crate::Writable for CFGR7_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR7 to value 0
        impl crate::Resettable for CFGR7_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR7 (rw) register accessor: an alias for `Reg<CNTR7_SPEC>`
    pub type CNTR7 = crate::Reg<cntr7::CNTR7_SPEC>;
    ///DMA channel 7 number of data register
    pub mod cntr7 {
        ///Register `CNTR7` reader
        pub struct R(crate::R<CNTR7_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR7_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR7_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR7` writer
        pub struct W(crate::W<CNTR7_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR7_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR7_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16, u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTR7_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<0> {
                NDT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 7 number of data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr7](index.html) module
        pub struct CNTR7_SPEC;
        impl crate::RegisterSpec for CNTR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntr7::R](R) reader structure
        impl crate::Readable for CNTR7_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr7::W](W) writer structure
        impl crate::Writable for CNTR7_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR7 to value 0
        impl crate::Resettable for CNTR7_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PADDR7 (rw) register accessor: an alias for `Reg<PADDR7_SPEC>`
    pub type PADDR7 = crate::Reg<paddr7::PADDR7_SPEC>;
    ///DMA channel 7 peripheral address register
    pub mod paddr7 {
        ///Register `PADDR7` reader
        pub struct R(crate::R<PADDR7_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PADDR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PADDR7_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PADDR7_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PADDR7` writer
        pub struct W(crate::W<PADDR7_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PADDR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PADDR7_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PADDR7_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32, u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PADDR7_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<0> {
                PA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 7 peripheral address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [paddr7](index.html) module
        pub struct PADDR7_SPEC;
        impl crate::RegisterSpec for PADDR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [paddr7::R](R) reader structure
        impl crate::Readable for PADDR7_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [paddr7::W](W) writer structure
        impl crate::Writable for PADDR7_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PADDR7 to value 0
        impl crate::Resettable for PADDR7_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///MADDR7 (rw) register accessor: an alias for `Reg<MADDR7_SPEC>`
    pub type MADDR7 = crate::Reg<maddr7::MADDR7_SPEC>;
    ///DMA channel 7 memory address register
    pub mod maddr7 {
        ///Register `MADDR7` reader
        pub struct R(crate::R<MADDR7_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<MADDR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<MADDR7_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<MADDR7_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `MADDR7` writer
        pub struct W(crate::W<MADDR7_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MADDR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MADDR7_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MADDR7_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32, u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, MADDR7_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<0> {
                MA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA channel 7 memory address register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [maddr7](index.html) module
        pub struct MADDR7_SPEC;
        impl crate::RegisterSpec for MADDR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [maddr7::R](R) reader structure
        impl crate::Readable for MADDR7_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [maddr7::W](W) writer structure
        impl crate::Writable for MADDR7_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MADDR7 to value 0
        impl crate::Resettable for MADDR7_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Real time clock
pub struct RTC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for RTC {}
impl RTC {
    ///Pointer to the register block
    pub const PTR: *const rtc::RegisterBlock = 0x4000_2800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const rtc::RegisterBlock {
        Self::PTR
    }
}
impl Deref for RTC {
    type Target = rtc::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for RTC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RTC").finish()
    }
}
///Real time clock
pub mod rtc {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - RTC Control Register High
        pub ctlrh: CTLRH,
        ///0x04 - RTC Control Register Low
        pub ctlrl: CTLRL,
        ///0x08 - RTC Prescaler Load Register High
        pub pscrh: PSCRH,
        ///0x0c - RTC Prescaler Load Register Low
        pub pscrl: PSCRL,
        ///0x10 - RTC Prescaler Divider Register High
        pub divh: DIVH,
        ///0x14 - RTC Prescaler Divider Register Low
        pub divl: DIVL,
        ///0x18 - RTC Counter Register High
        pub cnth: CNTH,
        ///0x1c - RTC Counter Register Low
        pub cntl: CNTL,
        ///0x20 - RTC Alarm Register High
        pub alrmh: ALRMH,
        ///0x24 - RTC Alarm Register Low
        pub alrml: ALRML,
    }
    ///CTLRH (rw) register accessor: an alias for `Reg<CTLRH_SPEC>`
    pub type CTLRH = crate::Reg<ctlrh::CTLRH_SPEC>;
    ///RTC Control Register High
    pub mod ctlrh {
        ///Register `CTLRH` reader
        pub struct R(crate::R<CTLRH_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLRH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLRH_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLRH_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLRH` writer
        pub struct W(crate::W<CTLRH_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLRH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLRH_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLRH_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SECIE` reader - Second interrupt Enable
        pub type SECIE_R = crate::BitReader<bool>;
        ///Field `SECIE` writer - Second interrupt Enable
        pub type SECIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRH_SPEC, bool, O>;
        ///Field `ALRIE` reader - Alarm interrupt Enable
        pub type ALRIE_R = crate::BitReader<bool>;
        ///Field `ALRIE` writer - Alarm interrupt Enable
        pub type ALRIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRH_SPEC, bool, O>;
        ///Field `OWIE` reader - Overflow interrupt Enable
        pub type OWIE_R = crate::BitReader<bool>;
        ///Field `OWIE` writer - Overflow interrupt Enable
        pub type OWIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRH_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Second interrupt Enable
            #[inline(always)]
            pub fn secie(&self) -> SECIE_R {
                SECIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Alarm interrupt Enable
            #[inline(always)]
            pub fn alrie(&self) -> ALRIE_R {
                ALRIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Overflow interrupt Enable
            #[inline(always)]
            pub fn owie(&self) -> OWIE_R {
                OWIE_R::new(((self.bits >> 2) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Second interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn secie(&mut self) -> SECIE_W<0> {
                SECIE_W::new(self)
            }
            ///Bit 1 - Alarm interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn alrie(&mut self) -> ALRIE_W<1> {
                ALRIE_W::new(self)
            }
            ///Bit 2 - Overflow interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn owie(&mut self) -> OWIE_W<2> {
                OWIE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Control Register High
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlrh](index.html) module
        pub struct CTLRH_SPEC;
        impl crate::RegisterSpec for CTLRH_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlrh::R](R) reader structure
        impl crate::Readable for CTLRH_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlrh::W](W) writer structure
        impl crate::Writable for CTLRH_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLRH to value 0
        impl crate::Resettable for CTLRH_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLRL (rw) register accessor: an alias for `Reg<CTLRL_SPEC>`
    pub type CTLRL = crate::Reg<ctlrl::CTLRL_SPEC>;
    ///RTC Control Register Low
    pub mod ctlrl {
        ///Register `CTLRL` reader
        pub struct R(crate::R<CTLRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLRL` writer
        pub struct W(crate::W<CTLRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SECF` reader - Second Flag
        pub type SECF_R = crate::BitReader<bool>;
        ///Field `SECF` writer - Second Flag
        pub type SECF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRL_SPEC, bool, O>;
        ///Field `ALRF` reader - Alarm Flag
        pub type ALRF_R = crate::BitReader<bool>;
        ///Field `ALRF` writer - Alarm Flag
        pub type ALRF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRL_SPEC, bool, O>;
        ///Field `OWF` reader - Overflow Flag
        pub type OWF_R = crate::BitReader<bool>;
        ///Field `OWF` writer - Overflow Flag
        pub type OWF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRL_SPEC, bool, O>;
        ///Field `RSF` reader - Registers Synchronized Flag
        pub type RSF_R = crate::BitReader<bool>;
        ///Field `RSF` writer - Registers Synchronized Flag
        pub type RSF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRL_SPEC, bool, O>;
        ///Field `CNF` reader - Configuration Flag
        pub type CNF_R = crate::BitReader<bool>;
        ///Field `CNF` writer - Configuration Flag
        pub type CNF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLRL_SPEC, bool, O>;
        ///Field `RTOFF` reader - RTC operation OFF
        pub type RTOFF_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - Second Flag
            #[inline(always)]
            pub fn secf(&self) -> SECF_R {
                SECF_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Alarm Flag
            #[inline(always)]
            pub fn alrf(&self) -> ALRF_R {
                ALRF_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Overflow Flag
            #[inline(always)]
            pub fn owf(&self) -> OWF_R {
                OWF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Registers Synchronized Flag
            #[inline(always)]
            pub fn rsf(&self) -> RSF_R {
                RSF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Configuration Flag
            #[inline(always)]
            pub fn cnf(&self) -> CNF_R {
                CNF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - RTC operation OFF
            #[inline(always)]
            pub fn rtoff(&self) -> RTOFF_R {
                RTOFF_R::new(((self.bits >> 5) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Second Flag
            #[inline(always)]
            #[must_use]
            pub fn secf(&mut self) -> SECF_W<0> {
                SECF_W::new(self)
            }
            ///Bit 1 - Alarm Flag
            #[inline(always)]
            #[must_use]
            pub fn alrf(&mut self) -> ALRF_W<1> {
                ALRF_W::new(self)
            }
            ///Bit 2 - Overflow Flag
            #[inline(always)]
            #[must_use]
            pub fn owf(&mut self) -> OWF_W<2> {
                OWF_W::new(self)
            }
            ///Bit 3 - Registers Synchronized Flag
            #[inline(always)]
            #[must_use]
            pub fn rsf(&mut self) -> RSF_W<3> {
                RSF_W::new(self)
            }
            ///Bit 4 - Configuration Flag
            #[inline(always)]
            #[must_use]
            pub fn cnf(&mut self) -> CNF_W<4> {
                CNF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Control Register Low
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlrl](index.html) module
        pub struct CTLRL_SPEC;
        impl crate::RegisterSpec for CTLRL_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlrl::R](R) reader structure
        impl crate::Readable for CTLRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlrl::W](W) writer structure
        impl crate::Writable for CTLRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLRL to value 0x20
        impl crate::Resettable for CTLRL_SPEC {
            const RESET_VALUE: Self::Ux = 0x20;
        }
    }
    ///PSCRH (w) register accessor: an alias for `Reg<PSCRH_SPEC>`
    pub type PSCRH = crate::Reg<pscrh::PSCRH_SPEC>;
    ///RTC Prescaler Load Register High
    pub mod pscrh {
        ///Register `PSCRH` writer
        pub struct W(crate::W<PSCRH_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PSCRH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PSCRH_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PSCRH_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PRLH` writer - RTC Prescaler Load Register High
        pub type PRLH_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PSCRH_SPEC, u8, u8, 4, O>;
        impl W {
            ///Bits 0:3 - RTC Prescaler Load Register High
            #[inline(always)]
            #[must_use]
            pub fn prlh(&mut self) -> PRLH_W<0> {
                PRLH_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Prescaler Load Register High
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [pscrh](index.html) module
        pub struct PSCRH_SPEC;
        impl crate::RegisterSpec for PSCRH_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [pscrh::W](W) writer structure
        impl crate::Writable for PSCRH_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PSCRH to value 0
        impl crate::Resettable for PSCRH_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PSCRL (w) register accessor: an alias for `Reg<PSCRL_SPEC>`
    pub type PSCRL = crate::Reg<pscrl::PSCRL_SPEC>;
    ///RTC Prescaler Load Register Low
    pub mod pscrl {
        ///Register `PSCRL` writer
        pub struct W(crate::W<PSCRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PSCRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PSCRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PSCRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PRLL` writer - RTC Prescaler Divider Register Low
        pub type PRLL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PSCRL_SPEC, u16, u16, 16, O>;
        impl W {
            ///Bits 0:15 - RTC Prescaler Divider Register Low
            #[inline(always)]
            #[must_use]
            pub fn prll(&mut self) -> PRLL_W<0> {
                PRLL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Prescaler Load Register Low
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [pscrl](index.html) module
        pub struct PSCRL_SPEC;
        impl crate::RegisterSpec for PSCRL_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [pscrl::W](W) writer structure
        impl crate::Writable for PSCRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PSCRL to value 0x8000
        impl crate::Resettable for PSCRL_SPEC {
            const RESET_VALUE: Self::Ux = 0x8000;
        }
    }
    ///DIVH (r) register accessor: an alias for `Reg<DIVH_SPEC>`
    pub type DIVH = crate::Reg<divh::DIVH_SPEC>;
    ///RTC Prescaler Divider Register High
    pub mod divh {
        ///Register `DIVH` reader
        pub struct R(crate::R<DIVH_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DIVH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DIVH_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DIVH_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `DIVH` reader - RTC prescaler divider register high
        pub type DIVH_R = crate::FieldReader<u8, u8>;
        impl R {
            ///Bits 0:3 - RTC prescaler divider register high
            #[inline(always)]
            pub fn divh(&self) -> DIVH_R {
                DIVH_R::new((self.bits & 0x0f) as u8)
            }
        }
        ///RTC Prescaler Divider Register High
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [divh](index.html) module
        pub struct DIVH_SPEC;
        impl crate::RegisterSpec for DIVH_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [divh::R](R) reader structure
        impl crate::Readable for DIVH_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets DIVH to value 0
        impl crate::Resettable for DIVH_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DIVL (r) register accessor: an alias for `Reg<DIVL_SPEC>`
    pub type DIVL = crate::Reg<divl::DIVL_SPEC>;
    ///RTC Prescaler Divider Register Low
    pub mod divl {
        ///Register `DIVL` reader
        pub struct R(crate::R<DIVL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DIVL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DIVL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DIVL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `DIVL` reader - RTC prescaler divider register Low
        pub type DIVL_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - RTC prescaler divider register Low
            #[inline(always)]
            pub fn divl(&self) -> DIVL_R {
                DIVL_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///RTC Prescaler Divider Register Low
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [divl](index.html) module
        pub struct DIVL_SPEC;
        impl crate::RegisterSpec for DIVL_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [divl::R](R) reader structure
        impl crate::Readable for DIVL_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets DIVL to value 0x8000
        impl crate::Resettable for DIVL_SPEC {
            const RESET_VALUE: Self::Ux = 0x8000;
        }
    }
    ///CNTH (rw) register accessor: an alias for `Reg<CNTH_SPEC>`
    pub type CNTH = crate::Reg<cnth::CNTH_SPEC>;
    ///RTC Counter Register High
    pub mod cnth {
        ///Register `CNTH` reader
        pub struct R(crate::R<CNTH_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTH_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTH_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTH` writer
        pub struct W(crate::W<CNTH_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTH_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTH_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CNTH` reader - RTC counter register high
        pub type CNTH_R = crate::FieldReader<u16, u16>;
        ///Field `CNTH` writer - RTC counter register high
        pub type CNTH_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTH_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - RTC counter register high
            #[inline(always)]
            pub fn cnth(&self) -> CNTH_R {
                CNTH_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - RTC counter register high
            #[inline(always)]
            #[must_use]
            pub fn cnth(&mut self) -> CNTH_W<0> {
                CNTH_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Counter Register High
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cnth](index.html) module
        pub struct CNTH_SPEC;
        impl crate::RegisterSpec for CNTH_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cnth::R](R) reader structure
        impl crate::Readable for CNTH_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cnth::W](W) writer structure
        impl crate::Writable for CNTH_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTH to value 0
        impl crate::Resettable for CNTH_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTL (rw) register accessor: an alias for `Reg<CNTL_SPEC>`
    pub type CNTL = crate::Reg<cntl::CNTL_SPEC>;
    ///RTC Counter Register Low
    pub mod cntl {
        ///Register `CNTL` reader
        pub struct R(crate::R<CNTL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTL` writer
        pub struct W(crate::W<CNTL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CNTL` reader - RTC counter register Low
        pub type CNTL_R = crate::FieldReader<u16, u16>;
        ///Field `CNTL` writer - RTC counter register Low
        pub type CNTL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNTL_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - RTC counter register Low
            #[inline(always)]
            pub fn cntl(&self) -> CNTL_R {
                CNTL_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - RTC counter register Low
            #[inline(always)]
            #[must_use]
            pub fn cntl(&mut self) -> CNTL_W<0> {
                CNTL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Counter Register Low
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntl](index.html) module
        pub struct CNTL_SPEC;
        impl crate::RegisterSpec for CNTL_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cntl::R](R) reader structure
        impl crate::Readable for CNTL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntl::W](W) writer structure
        impl crate::Writable for CNTL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTL to value 0
        impl crate::Resettable for CNTL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///ALRMH (w) register accessor: an alias for `Reg<ALRMH_SPEC>`
    pub type ALRMH = crate::Reg<alrmh::ALRMH_SPEC>;
    ///RTC Alarm Register High
    pub mod alrmh {
        ///Register `ALRMH` writer
        pub struct W(crate::W<ALRMH_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ALRMH_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ALRMH_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ALRMH_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ALRMH` writer - RTC alarm register high
        pub type ALRMH_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, ALRMH_SPEC, u16, u16, 16, O>;
        impl W {
            ///Bits 0:15 - RTC alarm register high
            #[inline(always)]
            #[must_use]
            pub fn alrmh(&mut self) -> ALRMH_W<0> {
                ALRMH_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Alarm Register High
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [alrmh](index.html) module
        pub struct ALRMH_SPEC;
        impl crate::RegisterSpec for ALRMH_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [alrmh::W](W) writer structure
        impl crate::Writable for ALRMH_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ALRMH to value 0xffff
        impl crate::Resettable for ALRMH_SPEC {
            const RESET_VALUE: Self::Ux = 0xffff;
        }
    }
    ///ALRML (w) register accessor: an alias for `Reg<ALRML_SPEC>`
    pub type ALRML = crate::Reg<alrml::ALRML_SPEC>;
    ///RTC Alarm Register Low
    pub mod alrml {
        ///Register `ALRML` writer
        pub struct W(crate::W<ALRML_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ALRML_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ALRML_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ALRML_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ALRML` writer - RTC alarm register low
        pub type ALRML_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, ALRML_SPEC, u16, u16, 16, O>;
        impl W {
            ///Bits 0:15 - RTC alarm register low
            #[inline(always)]
            #[must_use]
            pub fn alrml(&mut self) -> ALRML_W<0> {
                ALRML_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC Alarm Register Low
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [alrml](index.html) module
        pub struct ALRML_SPEC;
        impl crate::RegisterSpec for ALRML_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [alrml::W](W) writer structure
        impl crate::Writable for ALRML_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ALRML to value 0xffff
        impl crate::Resettable for ALRML_SPEC {
            const RESET_VALUE: Self::Ux = 0xffff;
        }
    }
}
///Backup registers
pub struct BKP {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for BKP {}
impl BKP {
    ///Pointer to the register block
    pub const PTR: *const bkp::RegisterBlock = 0x4000_6c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const bkp::RegisterBlock {
        Self::PTR
    }
}
impl Deref for BKP {
    type Target = bkp::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for BKP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("BKP").finish()
    }
}
///Backup registers
pub mod bkp {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        _reserved0: [u8; 0x04],
        ///0x04 - Backup data register (BKP_DR)
        pub datar1: DATAR1,
        ///0x08 - Backup data register (BKP_DR)
        pub datar2: DATAR2,
        ///0x0c - Backup data register (BKP_DR)
        pub datar3: DATAR3,
        ///0x10 - Backup data register (BKP_DR)
        pub datar4: DATAR4,
        ///0x14 - Backup data register (BKP_DR)
        pub datar5: DATAR5,
        ///0x18 - Backup data register (BKP_DR)
        pub datar6: DATAR6,
        ///0x1c - Backup data register (BKP_DR)
        pub datar7: DATAR7,
        ///0x20 - Backup data register (BKP_DR)
        pub datar8: DATAR8,
        ///0x24 - Backup data register (BKP_DR)
        pub datar9: DATAR9,
        ///0x28 - Backup data register (BKP_DR)
        pub datar10: DATAR10,
        ///0x2c - RTC clock calibration register (BKP_OCTLR)
        pub octlr: OCTLR,
        ///0x30 - Backup control register (BKP_TPCTLR)
        pub tpctlr: TPCTLR,
        ///0x34 - BKP_TPCSR control/status register (BKP_CSR)
        pub tpcsr: TPCSR,
    }
    ///DATAR1 (rw) register accessor: an alias for `Reg<DATAR1_SPEC>`
    pub type DATAR1 = crate::Reg<datar1::DATAR1_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar1 {
        ///Register `DATAR1` reader
        pub struct R(crate::R<DATAR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR1` writer
        pub struct W(crate::W<DATAR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D1` reader - Backup data
        pub type D1_R = crate::FieldReader<u16, u16>;
        ///Field `D1` writer - Backup data
        pub type D1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR1_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d1(&self) -> D1_R {
                D1_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d1(&mut self) -> D1_W<0> {
                D1_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar1](index.html) module
        pub struct DATAR1_SPEC;
        impl crate::RegisterSpec for DATAR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar1::R](R) reader structure
        impl crate::Readable for DATAR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar1::W](W) writer structure
        impl crate::Writable for DATAR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR1 to value 0
        impl crate::Resettable for DATAR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR2 (rw) register accessor: an alias for `Reg<DATAR2_SPEC>`
    pub type DATAR2 = crate::Reg<datar2::DATAR2_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar2 {
        ///Register `DATAR2` reader
        pub struct R(crate::R<DATAR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR2` writer
        pub struct W(crate::W<DATAR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D2` reader - Backup data
        pub type D2_R = crate::FieldReader<u16, u16>;
        ///Field `D2` writer - Backup data
        pub type D2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR2_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d2(&self) -> D2_R {
                D2_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d2(&mut self) -> D2_W<0> {
                D2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar2](index.html) module
        pub struct DATAR2_SPEC;
        impl crate::RegisterSpec for DATAR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar2::R](R) reader structure
        impl crate::Readable for DATAR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar2::W](W) writer structure
        impl crate::Writable for DATAR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR2 to value 0
        impl crate::Resettable for DATAR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR3 (rw) register accessor: an alias for `Reg<DATAR3_SPEC>`
    pub type DATAR3 = crate::Reg<datar3::DATAR3_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar3 {
        ///Register `DATAR3` reader
        pub struct R(crate::R<DATAR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR3` writer
        pub struct W(crate::W<DATAR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D3` reader - Backup data
        pub type D3_R = crate::FieldReader<u16, u16>;
        ///Field `D3` writer - Backup data
        pub type D3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR3_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d3(&self) -> D3_R {
                D3_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d3(&mut self) -> D3_W<0> {
                D3_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar3](index.html) module
        pub struct DATAR3_SPEC;
        impl crate::RegisterSpec for DATAR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar3::R](R) reader structure
        impl crate::Readable for DATAR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar3::W](W) writer structure
        impl crate::Writable for DATAR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR3 to value 0
        impl crate::Resettable for DATAR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR4 (rw) register accessor: an alias for `Reg<DATAR4_SPEC>`
    pub type DATAR4 = crate::Reg<datar4::DATAR4_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar4 {
        ///Register `DATAR4` reader
        pub struct R(crate::R<DATAR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR4` writer
        pub struct W(crate::W<DATAR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D4` reader - Backup data
        pub type D4_R = crate::FieldReader<u16, u16>;
        ///Field `D4` writer - Backup data
        pub type D4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR4_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d4(&self) -> D4_R {
                D4_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d4(&mut self) -> D4_W<0> {
                D4_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar4](index.html) module
        pub struct DATAR4_SPEC;
        impl crate::RegisterSpec for DATAR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar4::R](R) reader structure
        impl crate::Readable for DATAR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar4::W](W) writer structure
        impl crate::Writable for DATAR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR4 to value 0
        impl crate::Resettable for DATAR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR5 (rw) register accessor: an alias for `Reg<DATAR5_SPEC>`
    pub type DATAR5 = crate::Reg<datar5::DATAR5_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar5 {
        ///Register `DATAR5` reader
        pub struct R(crate::R<DATAR5_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR5_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR5_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR5` writer
        pub struct W(crate::W<DATAR5_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR5_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR5_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR5_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D5` reader - Backup data
        pub type D5_R = crate::FieldReader<u16, u16>;
        ///Field `D5` writer - Backup data
        pub type D5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR5_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d5(&self) -> D5_R {
                D5_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d5(&mut self) -> D5_W<0> {
                D5_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar5](index.html) module
        pub struct DATAR5_SPEC;
        impl crate::RegisterSpec for DATAR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar5::R](R) reader structure
        impl crate::Readable for DATAR5_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar5::W](W) writer structure
        impl crate::Writable for DATAR5_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR5 to value 0
        impl crate::Resettable for DATAR5_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR6 (rw) register accessor: an alias for `Reg<DATAR6_SPEC>`
    pub type DATAR6 = crate::Reg<datar6::DATAR6_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar6 {
        ///Register `DATAR6` reader
        pub struct R(crate::R<DATAR6_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR6_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR6_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR6` writer
        pub struct W(crate::W<DATAR6_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR6_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR6_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR6_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D6` reader - Backup data
        pub type D6_R = crate::FieldReader<u16, u16>;
        ///Field `D6` writer - Backup data
        pub type D6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR6_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d6(&self) -> D6_R {
                D6_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d6(&mut self) -> D6_W<0> {
                D6_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar6](index.html) module
        pub struct DATAR6_SPEC;
        impl crate::RegisterSpec for DATAR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar6::R](R) reader structure
        impl crate::Readable for DATAR6_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar6::W](W) writer structure
        impl crate::Writable for DATAR6_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR6 to value 0
        impl crate::Resettable for DATAR6_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR7 (rw) register accessor: an alias for `Reg<DATAR7_SPEC>`
    pub type DATAR7 = crate::Reg<datar7::DATAR7_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar7 {
        ///Register `DATAR7` reader
        pub struct R(crate::R<DATAR7_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR7_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR7_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR7` writer
        pub struct W(crate::W<DATAR7_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR7_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR7_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR7_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D7` reader - Backup data
        pub type D7_R = crate::FieldReader<u16, u16>;
        ///Field `D7` writer - Backup data
        pub type D7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR7_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d7(&self) -> D7_R {
                D7_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d7(&mut self) -> D7_W<0> {
                D7_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar7](index.html) module
        pub struct DATAR7_SPEC;
        impl crate::RegisterSpec for DATAR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar7::R](R) reader structure
        impl crate::Readable for DATAR7_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar7::W](W) writer structure
        impl crate::Writable for DATAR7_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR7 to value 0
        impl crate::Resettable for DATAR7_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR8 (rw) register accessor: an alias for `Reg<DATAR8_SPEC>`
    pub type DATAR8 = crate::Reg<datar8::DATAR8_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar8 {
        ///Register `DATAR8` reader
        pub struct R(crate::R<DATAR8_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR8_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR8_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR8_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR8` writer
        pub struct W(crate::W<DATAR8_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR8_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR8_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR8_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D8` reader - Backup data
        pub type D8_R = crate::FieldReader<u16, u16>;
        ///Field `D8` writer - Backup data
        pub type D8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR8_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d8(&self) -> D8_R {
                D8_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d8(&mut self) -> D8_W<0> {
                D8_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar8](index.html) module
        pub struct DATAR8_SPEC;
        impl crate::RegisterSpec for DATAR8_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar8::R](R) reader structure
        impl crate::Readable for DATAR8_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar8::W](W) writer structure
        impl crate::Writable for DATAR8_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR8 to value 0
        impl crate::Resettable for DATAR8_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR9 (rw) register accessor: an alias for `Reg<DATAR9_SPEC>`
    pub type DATAR9 = crate::Reg<datar9::DATAR9_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar9 {
        ///Register `DATAR9` reader
        pub struct R(crate::R<DATAR9_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR9_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR9_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR9_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR9` writer
        pub struct W(crate::W<DATAR9_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR9_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR9_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR9_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D9` reader - Backup data
        pub type D9_R = crate::FieldReader<u16, u16>;
        ///Field `D9` writer - Backup data
        pub type D9_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR9_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d9(&self) -> D9_R {
                D9_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d9(&mut self) -> D9_W<0> {
                D9_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar9](index.html) module
        pub struct DATAR9_SPEC;
        impl crate::RegisterSpec for DATAR9_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar9::R](R) reader structure
        impl crate::Readable for DATAR9_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar9::W](W) writer structure
        impl crate::Writable for DATAR9_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR9 to value 0
        impl crate::Resettable for DATAR9_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR10 (rw) register accessor: an alias for `Reg<DATAR10_SPEC>`
    pub type DATAR10 = crate::Reg<datar10::DATAR10_SPEC>;
    ///Backup data register (BKP_DR)
    pub mod datar10 {
        ///Register `DATAR10` reader
        pub struct R(crate::R<DATAR10_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR10_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR10_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR10_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR10` writer
        pub struct W(crate::W<DATAR10_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR10_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR10_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR10_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `D10` reader - Backup data
        pub type D10_R = crate::FieldReader<u16, u16>;
        ///Field `D10` writer - Backup data
        pub type D10_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, DATAR10_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            pub fn d10(&self) -> D10_R {
                D10_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Backup data
            #[inline(always)]
            #[must_use]
            pub fn d10(&mut self) -> D10_W<0> {
                D10_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup data register (BKP_DR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar10](index.html) module
        pub struct DATAR10_SPEC;
        impl crate::RegisterSpec for DATAR10_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar10::R](R) reader structure
        impl crate::Readable for DATAR10_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar10::W](W) writer structure
        impl crate::Writable for DATAR10_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR10 to value 0
        impl crate::Resettable for DATAR10_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///OCTLR (rw) register accessor: an alias for `Reg<OCTLR_SPEC>`
    pub type OCTLR = crate::Reg<octlr::OCTLR_SPEC>;
    ///RTC clock calibration register (BKP_OCTLR)
    pub mod octlr {
        ///Register `OCTLR` reader
        pub struct R(crate::R<OCTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<OCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<OCTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<OCTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `OCTLR` writer
        pub struct W(crate::W<OCTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<OCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<OCTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<OCTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CAL` reader - Calibration value
        pub type CAL_R = crate::FieldReader<u8, u8>;
        ///Field `CAL` writer - Calibration value
        pub type CAL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OCTLR_SPEC, u8, u8, 7, O>;
        ///Field `CCO` reader - Calibration Clock Output
        pub type CCO_R = crate::BitReader<bool>;
        ///Field `CCO` writer - Calibration Clock Output
        pub type CCO_W<'a, const O: u8> = crate::BitWriter<'a, u32, OCTLR_SPEC, bool, O>;
        ///Field `ASOE` reader - Alarm or second output enable
        pub type ASOE_R = crate::BitReader<bool>;
        ///Field `ASOE` writer - Alarm or second output enable
        pub type ASOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, OCTLR_SPEC, bool, O>;
        ///Field `ASOS` reader - Alarm or second output selection
        pub type ASOS_R = crate::BitReader<bool>;
        ///Field `ASOS` writer - Alarm or second output selection
        pub type ASOS_W<'a, const O: u8> = crate::BitWriter<'a, u32, OCTLR_SPEC, bool, O>;
        impl R {
            ///Bits 0:6 - Calibration value
            #[inline(always)]
            pub fn cal(&self) -> CAL_R {
                CAL_R::new((self.bits & 0x7f) as u8)
            }
            ///Bit 7 - Calibration Clock Output
            #[inline(always)]
            pub fn cco(&self) -> CCO_R {
                CCO_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Alarm or second output enable
            #[inline(always)]
            pub fn asoe(&self) -> ASOE_R {
                ASOE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Alarm or second output selection
            #[inline(always)]
            pub fn asos(&self) -> ASOS_R {
                ASOS_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - Calibration value
            #[inline(always)]
            #[must_use]
            pub fn cal(&mut self) -> CAL_W<0> {
                CAL_W::new(self)
            }
            ///Bit 7 - Calibration Clock Output
            #[inline(always)]
            #[must_use]
            pub fn cco(&mut self) -> CCO_W<7> {
                CCO_W::new(self)
            }
            ///Bit 8 - Alarm or second output enable
            #[inline(always)]
            #[must_use]
            pub fn asoe(&mut self) -> ASOE_W<8> {
                ASOE_W::new(self)
            }
            ///Bit 9 - Alarm or second output selection
            #[inline(always)]
            #[must_use]
            pub fn asos(&mut self) -> ASOS_W<9> {
                ASOS_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTC clock calibration register (BKP_OCTLR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [octlr](index.html) module
        pub struct OCTLR_SPEC;
        impl crate::RegisterSpec for OCTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [octlr::R](R) reader structure
        impl crate::Readable for OCTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [octlr::W](W) writer structure
        impl crate::Writable for OCTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets OCTLR to value 0
        impl crate::Resettable for OCTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///TPCTLR (rw) register accessor: an alias for `Reg<TPCTLR_SPEC>`
    pub type TPCTLR = crate::Reg<tpctlr::TPCTLR_SPEC>;
    ///Backup control register (BKP_TPCTLR)
    pub mod tpctlr {
        ///Register `TPCTLR` reader
        pub struct R(crate::R<TPCTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<TPCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<TPCTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<TPCTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `TPCTLR` writer
        pub struct W(crate::W<TPCTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<TPCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<TPCTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<TPCTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TPE` reader - Tamper pin enable
        pub type TPE_R = crate::BitReader<bool>;
        ///Field `TPE` writer - Tamper pin enable
        pub type TPE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TPCTLR_SPEC, bool, O>;
        ///Field `TPAL` reader - Tamper pin active level
        pub type TPAL_R = crate::BitReader<bool>;
        ///Field `TPAL` writer - Tamper pin active level
        pub type TPAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, TPCTLR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Tamper pin enable
            #[inline(always)]
            pub fn tpe(&self) -> TPE_R {
                TPE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Tamper pin active level
            #[inline(always)]
            pub fn tpal(&self) -> TPAL_R {
                TPAL_R::new(((self.bits >> 1) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Tamper pin enable
            #[inline(always)]
            #[must_use]
            pub fn tpe(&mut self) -> TPE_W<0> {
                TPE_W::new(self)
            }
            ///Bit 1 - Tamper pin active level
            #[inline(always)]
            #[must_use]
            pub fn tpal(&mut self) -> TPAL_W<1> {
                TPAL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Backup control register (BKP_TPCTLR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [tpctlr](index.html) module
        pub struct TPCTLR_SPEC;
        impl crate::RegisterSpec for TPCTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [tpctlr::R](R) reader structure
        impl crate::Readable for TPCTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [tpctlr::W](W) writer structure
        impl crate::Writable for TPCTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets TPCTLR to value 0
        impl crate::Resettable for TPCTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///TPCSR (rw) register accessor: an alias for `Reg<TPCSR_SPEC>`
    pub type TPCSR = crate::Reg<tpcsr::TPCSR_SPEC>;
    ///BKP_TPCSR control/status register (BKP_CSR)
    pub mod tpcsr {
        ///Register `TPCSR` reader
        pub struct R(crate::R<TPCSR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<TPCSR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<TPCSR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<TPCSR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `TPCSR` writer
        pub struct W(crate::W<TPCSR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<TPCSR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<TPCSR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<TPCSR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CTE` writer - Clear Tamper event
        pub type CTE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TPCSR_SPEC, bool, O>;
        ///Field `CTI` writer - Clear Tamper Interrupt
        pub type CTI_W<'a, const O: u8> = crate::BitWriter<'a, u32, TPCSR_SPEC, bool, O>;
        ///Field `TPIE` reader - Tamper Pin interrupt enable
        pub type TPIE_R = crate::BitReader<bool>;
        ///Field `TPIE` writer - Tamper Pin interrupt enable
        pub type TPIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TPCSR_SPEC, bool, O>;
        ///Field `TEF` reader - Tamper Event Flag
        pub type TEF_R = crate::BitReader<bool>;
        ///Field `TIF` reader - Tamper Interrupt Flag
        pub type TIF_R = crate::BitReader<bool>;
        impl R {
            ///Bit 2 - Tamper Pin interrupt enable
            #[inline(always)]
            pub fn tpie(&self) -> TPIE_R {
                TPIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 8 - Tamper Event Flag
            #[inline(always)]
            pub fn tef(&self) -> TEF_R {
                TEF_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Tamper Interrupt Flag
            #[inline(always)]
            pub fn tif(&self) -> TIF_R {
                TIF_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Clear Tamper event
            #[inline(always)]
            #[must_use]
            pub fn cte(&mut self) -> CTE_W<0> {
                CTE_W::new(self)
            }
            ///Bit 1 - Clear Tamper Interrupt
            #[inline(always)]
            #[must_use]
            pub fn cti(&mut self) -> CTI_W<1> {
                CTI_W::new(self)
            }
            ///Bit 2 - Tamper Pin interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tpie(&mut self) -> TPIE_W<2> {
                TPIE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///BKP_TPCSR control/status register (BKP_CSR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [tpcsr](index.html) module
        pub struct TPCSR_SPEC;
        impl crate::RegisterSpec for TPCSR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [tpcsr::R](R) reader structure
        impl crate::Readable for TPCSR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [tpcsr::W](W) writer structure
        impl crate::Writable for TPCSR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets TPCSR to value 0
        impl crate::Resettable for TPCSR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Independent watchdog
pub struct IWDG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for IWDG {}
impl IWDG {
    ///Pointer to the register block
    pub const PTR: *const iwdg::RegisterBlock = 0x4000_3000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const iwdg::RegisterBlock {
        Self::PTR
    }
}
impl Deref for IWDG {
    type Target = iwdg::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for IWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IWDG").finish()
    }
}
///Independent watchdog
pub mod iwdg {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Key register (IWDG_CTLR)
        pub ctlr: CTLR,
        ///0x04 - Prescaler register (IWDG_PSCR)
        pub pscr: PSCR,
        ///0x08 - Reload register (IWDG_RLDR)
        pub rldr: RLDR,
        ///0x0c - Status register (IWDG_SR)
        pub statr: STATR,
    }
    ///CTLR (w) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Key register (IWDG_CTLR)
    pub mod ctlr {
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `KEY` writer - Key value
        pub type KEY_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u16, u16, 16, O>;
        impl W {
            ///Bits 0:15 - Key value
            #[inline(always)]
            #[must_use]
            pub fn key(&mut self) -> KEY_W<0> {
                KEY_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Key register (IWDG_CTLR)
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PSCR (rw) register accessor: an alias for `Reg<PSCR_SPEC>`
    pub type PSCR = crate::Reg<pscr::PSCR_SPEC>;
    ///Prescaler register (IWDG_PSCR)
    pub mod pscr {
        ///Register `PSCR` reader
        pub struct R(crate::R<PSCR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PSCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PSCR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PSCR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PSCR` writer
        pub struct W(crate::W<PSCR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PSCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PSCR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PSCR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PR` reader - Prescaler divider
        pub type PR_R = crate::FieldReader<u8, u8>;
        ///Field `PR` writer - Prescaler divider
        pub type PR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PSCR_SPEC, u8, u8, 3, O>;
        impl R {
            ///Bits 0:2 - Prescaler divider
            #[inline(always)]
            pub fn pr(&self) -> PR_R {
                PR_R::new((self.bits & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:2 - Prescaler divider
            #[inline(always)]
            #[must_use]
            pub fn pr(&mut self) -> PR_W<0> {
                PR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Prescaler register (IWDG_PSCR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [pscr](index.html) module
        pub struct PSCR_SPEC;
        impl crate::RegisterSpec for PSCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [pscr::R](R) reader structure
        impl crate::Readable for PSCR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [pscr::W](W) writer structure
        impl crate::Writable for PSCR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PSCR to value 0
        impl crate::Resettable for PSCR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RLDR (rw) register accessor: an alias for `Reg<RLDR_SPEC>`
    pub type RLDR = crate::Reg<rldr::RLDR_SPEC>;
    ///Reload register (IWDG_RLDR)
    pub mod rldr {
        ///Register `RLDR` reader
        pub struct R(crate::R<RLDR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RLDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RLDR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RLDR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RLDR` writer
        pub struct W(crate::W<RLDR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RLDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RLDR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RLDR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RL` reader - Watchdog counter reload value
        pub type RL_R = crate::FieldReader<u16, u16>;
        ///Field `RL` writer - Watchdog counter reload value
        pub type RL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RLDR_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Watchdog counter reload value
            #[inline(always)]
            pub fn rl(&self) -> RL_R {
                RL_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Watchdog counter reload value
            #[inline(always)]
            #[must_use]
            pub fn rl(&mut self) -> RL_W<0> {
                RL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Reload register (IWDG_RLDR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rldr](index.html) module
        pub struct RLDR_SPEC;
        impl crate::RegisterSpec for RLDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rldr::R](R) reader structure
        impl crate::Readable for RLDR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rldr::W](W) writer structure
        impl crate::Writable for RLDR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RLDR to value 0x0fff
        impl crate::Resettable for RLDR_SPEC {
            const RESET_VALUE: Self::Ux = 0x0fff;
        }
    }
    ///STATR (r) register accessor: an alias for `Reg<STATR_SPEC>`
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register (IWDG_SR)
    pub mod statr {
        ///Register `STATR` reader
        pub struct R(crate::R<STATR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STATR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STATR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `PVU` reader - Watchdog prescaler value update
        pub type PVU_R = crate::BitReader<bool>;
        ///Field `RVU` reader - Watchdog counter reload value update
        pub type RVU_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - Watchdog prescaler value update
            #[inline(always)]
            pub fn pvu(&self) -> PVU_R {
                PVU_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Watchdog counter reload value update
            #[inline(always)]
            pub fn rvu(&self) -> RVU_R {
                RVU_R::new(((self.bits >> 1) & 1) != 0)
            }
        }
        ///Status register (IWDG_SR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [statr](index.html) module
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [statr::R](R) reader structure
        impl crate::Readable for STATR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Window watchdog
pub struct WWDG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for WWDG {}
impl WWDG {
    ///Pointer to the register block
    pub const PTR: *const wwdg::RegisterBlock = 0x4000_2c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const wwdg::RegisterBlock {
        Self::PTR
    }
}
impl Deref for WWDG {
    type Target = wwdg::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for WWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WWDG").finish()
    }
}
///Window watchdog
pub mod wwdg {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Control register (WWDG_CR)
        pub ctlr: CTLR,
        ///0x04 - Configuration register (WWDG_CFR)
        pub cfgr: CFGR,
        ///0x08 - Status register (WWDG_SR)
        pub statr: STATR,
    }
    ///CTLR (rw) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Control register (WWDG_CR)
    pub mod ctlr {
        ///Register `CTLR` reader
        pub struct R(crate::R<CTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `T` reader - 7-bit counter (MSB to LSB)
        pub type T_R = crate::FieldReader<u8, u8>;
        ///Field `T` writer - 7-bit counter (MSB to LSB)
        pub type T_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 7, O>;
        ///Field `WDGA` reader - Activation bit
        pub type WDGA_R = crate::BitReader<bool>;
        ///Field `WDGA` writer - Activation bit
        pub type WDGA_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        impl R {
            ///Bits 0:6 - 7-bit counter (MSB to LSB)
            #[inline(always)]
            pub fn t(&self) -> T_R {
                T_R::new((self.bits & 0x7f) as u8)
            }
            ///Bit 7 - Activation bit
            #[inline(always)]
            pub fn wdga(&self) -> WDGA_R {
                WDGA_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - 7-bit counter (MSB to LSB)
            #[inline(always)]
            #[must_use]
            pub fn t(&mut self) -> T_W<0> {
                T_W::new(self)
            }
            ///Bit 7 - Activation bit
            #[inline(always)]
            #[must_use]
            pub fn wdga(&mut self) -> WDGA_W<7> {
                WDGA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register (WWDG_CR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr::R](R) reader structure
        impl crate::Readable for CTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0x7f
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0x7f;
        }
    }
    ///CFGR (rw) register accessor: an alias for `Reg<CFGR_SPEC>`
    pub type CFGR = crate::Reg<cfgr::CFGR_SPEC>;
    ///Configuration register (WWDG_CFR)
    pub mod cfgr {
        ///Register `CFGR` reader
        pub struct R(crate::R<CFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR` writer
        pub struct W(crate::W<CFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `W` reader - 7-bit window value
        pub type W_R = crate::FieldReader<u8, u8>;
        ///Field `W` writer - 7-bit window value
        pub type W_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR_SPEC, u8, u8, 7, O>;
        ///Field `WDGTB` reader - Timer Base
        pub type WDGTB_R = crate::FieldReader<u8, u8>;
        ///Field `WDGTB` writer - Timer Base
        pub type WDGTB_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CFGR_SPEC, u8, u8, 2, O>;
        ///Field `EWI` reader - Early Wakeup Interrupt
        pub type EWI_R = crate::BitReader<bool>;
        ///Field `EWI` writer - Early Wakeup Interrupt
        pub type EWI_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        impl R {
            ///Bits 0:6 - 7-bit window value
            #[inline(always)]
            pub fn w(&self) -> W_R {
                W_R::new((self.bits & 0x7f) as u8)
            }
            ///Bits 7:8 - Timer Base
            #[inline(always)]
            pub fn wdgtb(&self) -> WDGTB_R {
                WDGTB_R::new(((self.bits >> 7) & 3) as u8)
            }
            ///Bit 9 - Early Wakeup Interrupt
            #[inline(always)]
            pub fn ewi(&self) -> EWI_R {
                EWI_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - 7-bit window value
            #[inline(always)]
            #[must_use]
            pub fn w(&mut self) -> W_W<0> {
                W_W::new(self)
            }
            ///Bits 7:8 - Timer Base
            #[inline(always)]
            #[must_use]
            pub fn wdgtb(&mut self) -> WDGTB_W<7> {
                WDGTB_W::new(self)
            }
            ///Bit 9 - Early Wakeup Interrupt
            #[inline(always)]
            #[must_use]
            pub fn ewi(&mut self) -> EWI_W<9> {
                EWI_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Configuration register (WWDG_CFR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr](index.html) module
        pub struct CFGR_SPEC;
        impl crate::RegisterSpec for CFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr::R](R) reader structure
        impl crate::Readable for CFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr::W](W) writer structure
        impl crate::Writable for CFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR to value 0x7f
        impl crate::Resettable for CFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0x7f;
        }
    }
    ///STATR (rw) register accessor: an alias for `Reg<STATR_SPEC>`
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register (WWDG_SR)
    pub mod statr {
        ///Register `STATR` reader
        pub struct R(crate::R<STATR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STATR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STATR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STATR` writer
        pub struct W(crate::W<STATR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STATR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STATR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `WEIF` reader - Early Wakeup Interrupt Flag
        pub type WEIF_R = crate::BitReader<bool>;
        ///Field `WEIF` writer - Early Wakeup Interrupt Flag
        pub type WEIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Early Wakeup Interrupt Flag
            #[inline(always)]
            pub fn weif(&self) -> WEIF_R {
                WEIF_R::new((self.bits & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Early Wakeup Interrupt Flag
            #[inline(always)]
            #[must_use]
            pub fn weif(&mut self) -> WEIF_W<0> {
                WEIF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Status register (WWDG_SR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [statr](index.html) module
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [statr::R](R) reader structure
        impl crate::Readable for STATR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [statr::W](W) writer structure
        impl crate::Writable for STATR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Advanced timer
pub struct TIM1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for TIM1 {}
impl TIM1 {
    ///Pointer to the register block
    pub const PTR: *const tim1::RegisterBlock = 0x4001_2c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const tim1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for TIM1 {
    type Target = tim1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for TIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM1").finish()
    }
}
///Advanced timer
pub mod tim1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - control register 1
        pub ctlr1: CTLR1,
        ///0x04 - control register 2
        pub ctlr2: CTLR2,
        ///0x08 - slave mode control register
        pub smcfgr: SMCFGR,
        ///0x0c - DMA/Interrupt enable register
        pub dmaintenr: DMAINTENR,
        ///0x10 - status register
        pub intfr: INTFR,
        ///0x14 - event generation register
        pub swevgr: SWEVGR,
        _reserved_6_chctlr1: [u8; 0x04],
        _reserved_7_chctlr2: [u8; 0x04],
        ///0x20 - capture/compare enable register
        pub ccer: CCER,
        ///0x24 - counter
        pub cnt: CNT,
        ///0x28 - prescaler
        pub psc: PSC,
        ///0x2c - auto-reload register
        pub atrlr: ATRLR,
        ///0x30 - repetition counter register
        pub rptcr: RPTCR,
        ///0x34 - capture/compare register 1
        pub ch1cvr: CH1CVR,
        ///0x38 - capture/compare register 2
        pub ch2cvr: CH2CVR,
        ///0x3c - capture/compare register 3
        pub ch3cvr: CH3CVR,
        ///0x40 - capture/compare register 4
        pub ch4cvr: CH4CVR,
        ///0x44 - break and dead-time register
        pub bdtr: BDTR,
        ///0x48 - DMA control register
        pub dmacfgr: DMACFGR,
        ///0x4c - DMA address for full transfer
        pub dmar: DMAR,
    }
    impl RegisterBlock {
        ///0x18 - capture/compare mode register 1 (input mode)
        #[inline(always)]
        pub const fn chctlr1_input(&self) -> &CHCTLR1_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24usize).cast() }
        }
        ///0x18 - capture/compare mode register (output mode)
        #[inline(always)]
        pub const fn chctlr1_output(&self) -> &CHCTLR1_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24usize).cast() }
        }
        ///0x1c - capture/compare mode register 2 (input mode)
        #[inline(always)]
        pub const fn chctlr2_input(&self) -> &CHCTLR2_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28usize).cast() }
        }
        ///0x1c - capture/compare mode register (output mode)
        #[inline(always)]
        pub const fn chctlr2_output(&self) -> &CHCTLR2_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28usize).cast() }
        }
    }
    ///CTLR1 (rw) register accessor: an alias for `Reg<CTLR1_SPEC>`
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub struct R(crate::R<CTLR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR1` writer
        pub struct W(crate::W<CTLR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CEN` reader - Counter enable
        pub type CEN_R = crate::BitReader<bool>;
        ///Field `CEN` writer - Counter enable
        pub type CEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `UDIS` reader - Update disable
        pub type UDIS_R = crate::BitReader<bool>;
        ///Field `UDIS` writer - Update disable
        pub type UDIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `URS` reader - Update request source
        pub type URS_R = crate::BitReader<bool>;
        ///Field `URS` writer - Update request source
        pub type URS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `OPM` reader - One-pulse mode
        pub type OPM_R = crate::BitReader<bool>;
        ///Field `OPM` writer - One-pulse mode
        pub type OPM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `DIR` reader - Direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CMS` reader - Center-aligned mode selection
        pub type CMS_R = crate::FieldReader<u8, u8>;
        ///Field `CMS` writer - Center-aligned mode selection
        pub type CMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 2, O>;
        ///Field `ARPE` reader - Auto-reload preload enable
        pub type ARPE_R = crate::BitReader<bool>;
        ///Field `ARPE` writer - Auto-reload preload enable
        pub type ARPE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CKD` reader - Clock division
        pub type CKD_R = crate::FieldReader<u8, u8>;
        ///Field `CKD` writer - Clock division
        pub type CKD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 2, O>;
        impl R {
            ///Bit 0 - Counter enable
            #[inline(always)]
            pub fn cen(&self) -> CEN_R {
                CEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            pub fn udis(&self) -> UDIS_R {
                UDIS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            pub fn urs(&self) -> URS_R {
                URS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            pub fn opm(&self) -> OPM_R {
                OPM_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            pub fn cms(&self) -> CMS_R {
                CMS_R::new(((self.bits >> 5) & 3) as u8)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            pub fn arpe(&self) -> ARPE_R {
                ARPE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            pub fn ckd(&self) -> CKD_R {
                CKD_R::new(((self.bits >> 8) & 3) as u8)
            }
        }
        impl W {
            ///Bit 0 - Counter enable
            #[inline(always)]
            #[must_use]
            pub fn cen(&mut self) -> CEN_W<0> {
                CEN_W::new(self)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            #[must_use]
            pub fn udis(&mut self) -> UDIS_W<1> {
                UDIS_W::new(self)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            #[must_use]
            pub fn urs(&mut self) -> URS_W<2> {
                URS_W::new(self)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            #[must_use]
            pub fn opm(&mut self) -> OPM_W<3> {
                OPM_W::new(self)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            #[must_use]
            pub fn cms(&mut self) -> CMS_W<5> {
                CMS_W::new(self)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            #[must_use]
            pub fn arpe(&mut self) -> ARPE_W<7> {
                ARPE_W::new(self)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            #[must_use]
            pub fn ckd(&mut self) -> CKD_W<8> {
                CKD_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr1](index.html) module
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr1::R](R) reader structure
        impl crate::Readable for CTLR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr1::W](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR2 (rw) register accessor: an alias for `Reg<CTLR2_SPEC>`
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub struct R(crate::R<CTLR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR2` writer
        pub struct W(crate::W<CTLR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCPC` reader - Capture/compare preloaded control
        pub type CCPC_R = crate::BitReader<bool>;
        ///Field `CCPC` writer - Capture/compare preloaded control
        pub type CCPC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CCUS` reader - Capture/compare control update selection
        pub type CCUS_R = crate::BitReader<bool>;
        ///Field `CCUS` writer - Capture/compare control update selection
        pub type CCUS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CCDS` reader - Capture/compare DMA selection
        pub type CCDS_R = crate::BitReader<bool>;
        ///Field `CCDS` writer - Capture/compare DMA selection
        pub type CCDS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `MMS` reader - Master mode selection
        pub type MMS_R = crate::FieldReader<u8, u8>;
        ///Field `MMS` writer - Master mode selection
        pub type MMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 3, O>;
        ///Field `TI1S` reader - TI1 selection
        pub type TI1S_R = crate::BitReader<bool>;
        ///Field `TI1S` writer - TI1 selection
        pub type TI1S_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS1` reader - Output Idle state 1
        pub type OIS1_R = crate::BitReader<bool>;
        ///Field `OIS1` writer - Output Idle state 1
        pub type OIS1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS1N` reader - Output Idle state 1
        pub type OIS1N_R = crate::BitReader<bool>;
        ///Field `OIS1N` writer - Output Idle state 1
        pub type OIS1N_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS2` reader - Output Idle state 2
        pub type OIS2_R = crate::BitReader<bool>;
        ///Field `OIS2` writer - Output Idle state 2
        pub type OIS2_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS2N` reader - Output Idle state 2
        pub type OIS2N_R = crate::BitReader<bool>;
        ///Field `OIS2N` writer - Output Idle state 2
        pub type OIS2N_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS3` reader - Output Idle state 3
        pub type OIS3_R = crate::BitReader<bool>;
        ///Field `OIS3` writer - Output Idle state 3
        pub type OIS3_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS3N` reader - Output Idle state 3
        pub type OIS3N_R = crate::BitReader<bool>;
        ///Field `OIS3N` writer - Output Idle state 3
        pub type OIS3N_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `OIS4` reader - Output Idle state 4
        pub type OIS4_R = crate::BitReader<bool>;
        ///Field `OIS4` writer - Output Idle state 4
        pub type OIS4_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Capture/compare preloaded control
            #[inline(always)]
            pub fn ccpc(&self) -> CCPC_R {
                CCPC_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - Capture/compare control update selection
            #[inline(always)]
            pub fn ccus(&self) -> CCUS_R {
                CCUS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            pub fn ccds(&self) -> CCDS_R {
                CCDS_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            pub fn mms(&self) -> MMS_R {
                MMS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            pub fn ti1s(&self) -> TI1S_R {
                TI1S_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Output Idle state 1
            #[inline(always)]
            pub fn ois1(&self) -> OIS1_R {
                OIS1_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Output Idle state 1
            #[inline(always)]
            pub fn ois1n(&self) -> OIS1N_R {
                OIS1N_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Output Idle state 2
            #[inline(always)]
            pub fn ois2(&self) -> OIS2_R {
                OIS2_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output Idle state 2
            #[inline(always)]
            pub fn ois2n(&self) -> OIS2N_R {
                OIS2N_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Output Idle state 3
            #[inline(always)]
            pub fn ois3(&self) -> OIS3_R {
                OIS3_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Output Idle state 3
            #[inline(always)]
            pub fn ois3n(&self) -> OIS3N_R {
                OIS3N_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Output Idle state 4
            #[inline(always)]
            pub fn ois4(&self) -> OIS4_R {
                OIS4_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/compare preloaded control
            #[inline(always)]
            #[must_use]
            pub fn ccpc(&mut self) -> CCPC_W<0> {
                CCPC_W::new(self)
            }
            ///Bit 2 - Capture/compare control update selection
            #[inline(always)]
            #[must_use]
            pub fn ccus(&mut self) -> CCUS_W<2> {
                CCUS_W::new(self)
            }
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            #[must_use]
            pub fn ccds(&mut self) -> CCDS_W<3> {
                CCDS_W::new(self)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            #[must_use]
            pub fn mms(&mut self) -> MMS_W<4> {
                MMS_W::new(self)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            #[must_use]
            pub fn ti1s(&mut self) -> TI1S_W<7> {
                TI1S_W::new(self)
            }
            ///Bit 8 - Output Idle state 1
            #[inline(always)]
            #[must_use]
            pub fn ois1(&mut self) -> OIS1_W<8> {
                OIS1_W::new(self)
            }
            ///Bit 9 - Output Idle state 1
            #[inline(always)]
            #[must_use]
            pub fn ois1n(&mut self) -> OIS1N_W<9> {
                OIS1N_W::new(self)
            }
            ///Bit 10 - Output Idle state 2
            #[inline(always)]
            #[must_use]
            pub fn ois2(&mut self) -> OIS2_W<10> {
                OIS2_W::new(self)
            }
            ///Bit 11 - Output Idle state 2
            #[inline(always)]
            #[must_use]
            pub fn ois2n(&mut self) -> OIS2N_W<11> {
                OIS2N_W::new(self)
            }
            ///Bit 12 - Output Idle state 3
            #[inline(always)]
            #[must_use]
            pub fn ois3(&mut self) -> OIS3_W<12> {
                OIS3_W::new(self)
            }
            ///Bit 13 - Output Idle state 3
            #[inline(always)]
            #[must_use]
            pub fn ois3n(&mut self) -> OIS3N_W<13> {
                OIS3N_W::new(self)
            }
            ///Bit 14 - Output Idle state 4
            #[inline(always)]
            #[must_use]
            pub fn ois4(&mut self) -> OIS4_W<14> {
                OIS4_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr2](index.html) module
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr2::R](R) reader structure
        impl crate::Readable for CTLR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr2::W](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SMCFGR (rw) register accessor: an alias for `Reg<SMCFGR_SPEC>`
    pub type SMCFGR = crate::Reg<smcfgr::SMCFGR_SPEC>;
    ///slave mode control register
    pub mod smcfgr {
        ///Register `SMCFGR` reader
        pub struct R(crate::R<SMCFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<SMCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<SMCFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<SMCFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `SMCFGR` writer
        pub struct W(crate::W<SMCFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SMCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SMCFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SMCFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SMS` reader - Slave mode selection
        pub type SMS_R = crate::FieldReader<u8, u8>;
        ///Field `SMS` writer - Slave mode selection
        pub type SMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 3, O>;
        ///Field `TS` reader - Trigger selection
        pub type TS_R = crate::FieldReader<u8, u8>;
        ///Field `TS` writer - Trigger selection
        pub type TS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 3, O>;
        ///Field `MSM` reader - Master/Slave mode
        pub type MSM_R = crate::BitReader<bool>;
        ///Field `MSM` writer - Master/Slave mode
        pub type MSM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMCFGR_SPEC, bool, O>;
        ///Field `ETF` reader - External trigger filter
        pub type ETF_R = crate::FieldReader<u8, u8>;
        ///Field `ETF` writer - External trigger filter
        pub type ETF_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 4, O>;
        ///Field `ETPS` reader - External trigger prescaler
        pub type ETPS_R = crate::FieldReader<u8, u8>;
        ///Field `ETPS` writer - External trigger prescaler
        pub type ETPS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 2, O>;
        ///Field `ECE` reader - External clock enable
        pub type ECE_R = crate::BitReader<bool>;
        ///Field `ECE` writer - External clock enable
        pub type ECE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMCFGR_SPEC, bool, O>;
        ///Field `ETP` reader - External trigger polarity
        pub type ETP_R = crate::BitReader<bool>;
        ///Field `ETP` writer - External trigger polarity
        pub type ETP_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMCFGR_SPEC, bool, O>;
        impl R {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            pub fn sms(&self) -> SMS_R {
                SMS_R::new((self.bits & 7) as u8)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            pub fn ts(&self) -> TS_R {
                TS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            pub fn msm(&self) -> MSM_R {
                MSM_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            pub fn etf(&self) -> ETF_R {
                ETF_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            pub fn etps(&self) -> ETPS_R {
                ETPS_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            pub fn ece(&self) -> ECE_R {
                ECE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            pub fn etp(&self) -> ETP_R {
                ETP_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            #[must_use]
            pub fn sms(&mut self) -> SMS_W<0> {
                SMS_W::new(self)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            #[must_use]
            pub fn ts(&mut self) -> TS_W<4> {
                TS_W::new(self)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            #[must_use]
            pub fn msm(&mut self) -> MSM_W<7> {
                MSM_W::new(self)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            #[must_use]
            pub fn etf(&mut self) -> ETF_W<8> {
                ETF_W::new(self)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            #[must_use]
            pub fn etps(&mut self) -> ETPS_W<12> {
                ETPS_W::new(self)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            #[must_use]
            pub fn ece(&mut self) -> ECE_W<14> {
                ECE_W::new(self)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            #[must_use]
            pub fn etp(&mut self) -> ETP_W<15> {
                ETP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///slave mode control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [smcfgr](index.html) module
        pub struct SMCFGR_SPEC;
        impl crate::RegisterSpec for SMCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [smcfgr::R](R) reader structure
        impl crate::Readable for SMCFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [smcfgr::W](W) writer structure
        impl crate::Writable for SMCFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SMCFGR to value 0
        impl crate::Resettable for SMCFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DMAINTENR (rw) register accessor: an alias for `Reg<DMAINTENR_SPEC>`
    pub type DMAINTENR = crate::Reg<dmaintenr::DMAINTENR_SPEC>;
    ///DMA/Interrupt enable register
    pub mod dmaintenr {
        ///Register `DMAINTENR` reader
        pub struct R(crate::R<DMAINTENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DMAINTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DMAINTENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DMAINTENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DMAINTENR` writer
        pub struct W(crate::W<DMAINTENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DMAINTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DMAINTENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DMAINTENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `UIE` reader - Update interrupt enable
        pub type UIE_R = crate::BitReader<bool>;
        ///Field `UIE` writer - Update interrupt enable
        pub type UIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC1IE` reader - Capture/Compare 1 interrupt enable
        pub type CC1IE_R = crate::BitReader<bool>;
        ///Field `CC1IE` writer - Capture/Compare 1 interrupt enable
        pub type CC1IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC2IE` reader - Capture/Compare 2 interrupt enable
        pub type CC2IE_R = crate::BitReader<bool>;
        ///Field `CC2IE` writer - Capture/Compare 2 interrupt enable
        pub type CC2IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC3IE` reader - Capture/Compare 3 interrupt enable
        pub type CC3IE_R = crate::BitReader<bool>;
        ///Field `CC3IE` writer - Capture/Compare 3 interrupt enable
        pub type CC3IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC4IE` reader - Capture/Compare 4 interrupt enable
        pub type CC4IE_R = crate::BitReader<bool>;
        ///Field `CC4IE` writer - Capture/Compare 4 interrupt enable
        pub type CC4IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `COMIE` reader - COM interrupt enable
        pub type COMIE_R = crate::BitReader<bool>;
        ///Field `COMIE` writer - COM interrupt enable
        pub type COMIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `TIE` reader - Trigger interrupt enable
        pub type TIE_R = crate::BitReader<bool>;
        ///Field `TIE` writer - Trigger interrupt enable
        pub type TIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `BIE` reader - Break interrupt enable
        pub type BIE_R = crate::BitReader<bool>;
        ///Field `BIE` writer - Break interrupt enable
        pub type BIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `UDE` reader - Update DMA request enable
        pub type UDE_R = crate::BitReader<bool>;
        ///Field `UDE` writer - Update DMA request enable
        pub type UDE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC1DE` reader - Capture/Compare 1 DMA request enable
        pub type CC1DE_R = crate::BitReader<bool>;
        ///Field `CC1DE` writer - Capture/Compare 1 DMA request enable
        pub type CC1DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC2DE` reader - Capture/Compare 2 DMA request enable
        pub type CC2DE_R = crate::BitReader<bool>;
        ///Field `CC2DE` writer - Capture/Compare 2 DMA request enable
        pub type CC2DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC3DE` reader - Capture/Compare 3 DMA request enable
        pub type CC3DE_R = crate::BitReader<bool>;
        ///Field `CC3DE` writer - Capture/Compare 3 DMA request enable
        pub type CC3DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC4DE` reader - Capture/Compare 4 DMA request enable
        pub type CC4DE_R = crate::BitReader<bool>;
        ///Field `CC4DE` writer - Capture/Compare 4 DMA request enable
        pub type CC4DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `COMDE` reader - COM DMA request enable
        pub type COMDE_R = crate::BitReader<bool>;
        ///Field `COMDE` writer - COM DMA request enable
        pub type COMDE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `TDE` reader - Trigger DMA request enable
        pub type TDE_R = crate::BitReader<bool>;
        ///Field `TDE` writer - Trigger DMA request enable
        pub type TDE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            pub fn uie(&self) -> UIE_R {
                UIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            pub fn cc1ie(&self) -> CC1IE_R {
                CC1IE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            pub fn cc2ie(&self) -> CC2IE_R {
                CC2IE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            pub fn cc3ie(&self) -> CC3IE_R {
                CC3IE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            pub fn cc4ie(&self) -> CC4IE_R {
                CC4IE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - COM interrupt enable
            #[inline(always)]
            pub fn comie(&self) -> COMIE_R {
                COMIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            pub fn tie(&self) -> TIE_R {
                TIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Break interrupt enable
            #[inline(always)]
            pub fn bie(&self) -> BIE_R {
                BIE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            pub fn ude(&self) -> UDE_R {
                UDE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            pub fn cc1de(&self) -> CC1DE_R {
                CC1DE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            pub fn cc2de(&self) -> CC2DE_R {
                CC2DE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            pub fn cc3de(&self) -> CC3DE_R {
                CC3DE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            pub fn cc4de(&self) -> CC4DE_R {
                CC4DE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - COM DMA request enable
            #[inline(always)]
            pub fn comde(&self) -> COMDE_R {
                COMDE_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            pub fn tde(&self) -> TDE_R {
                TDE_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn uie(&mut self) -> UIE_W<0> {
                UIE_W::new(self)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc1ie(&mut self) -> CC1IE_W<1> {
                CC1IE_W::new(self)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc2ie(&mut self) -> CC2IE_W<2> {
                CC2IE_W::new(self)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc3ie(&mut self) -> CC3IE_W<3> {
                CC3IE_W::new(self)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc4ie(&mut self) -> CC4IE_W<4> {
                CC4IE_W::new(self)
            }
            ///Bit 5 - COM interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn comie(&mut self) -> COMIE_W<5> {
                COMIE_W::new(self)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tie(&mut self) -> TIE_W<6> {
                TIE_W::new(self)
            }
            ///Bit 7 - Break interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn bie(&mut self) -> BIE_W<7> {
                BIE_W::new(self)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn ude(&mut self) -> UDE_W<8> {
                UDE_W::new(self)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc1de(&mut self) -> CC1DE_W<9> {
                CC1DE_W::new(self)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc2de(&mut self) -> CC2DE_W<10> {
                CC2DE_W::new(self)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc3de(&mut self) -> CC3DE_W<11> {
                CC3DE_W::new(self)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc4de(&mut self) -> CC4DE_W<12> {
                CC4DE_W::new(self)
            }
            ///Bit 13 - COM DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn comde(&mut self) -> COMDE_W<13> {
                COMDE_W::new(self)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn tde(&mut self) -> TDE_W<14> {
                TDE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA/Interrupt enable register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dmaintenr](index.html) module
        pub struct DMAINTENR_SPEC;
        impl crate::RegisterSpec for DMAINTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dmaintenr::R](R) reader structure
        impl crate::Readable for DMAINTENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [dmaintenr::W](W) writer structure
        impl crate::Writable for DMAINTENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DMAINTENR to value 0
        impl crate::Resettable for DMAINTENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///INTFR (rw) register accessor: an alias for `Reg<INTFR_SPEC>`
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///status register
    pub mod intfr {
        ///Register `INTFR` reader
        pub struct R(crate::R<INTFR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<INTFR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<INTFR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<INTFR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `INTFR` writer
        pub struct W(crate::W<INTFR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<INTFR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<INTFR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<INTFR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `UIF` reader - Update interrupt flag
        pub type UIF_R = crate::BitReader<bool>;
        ///Field `UIF` writer - Update interrupt flag
        pub type UIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC1IF` reader - Capture/compare 1 interrupt flag
        pub type CC1IF_R = crate::BitReader<bool>;
        ///Field `CC1IF` writer - Capture/compare 1 interrupt flag
        pub type CC1IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC2IF` reader - Capture/Compare 2 interrupt flag
        pub type CC2IF_R = crate::BitReader<bool>;
        ///Field `CC2IF` writer - Capture/Compare 2 interrupt flag
        pub type CC2IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC3IF` reader - Capture/Compare 3 interrupt flag
        pub type CC3IF_R = crate::BitReader<bool>;
        ///Field `CC3IF` writer - Capture/Compare 3 interrupt flag
        pub type CC3IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC4IF` reader - Capture/Compare 4 interrupt flag
        pub type CC4IF_R = crate::BitReader<bool>;
        ///Field `CC4IF` writer - Capture/Compare 4 interrupt flag
        pub type CC4IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `COMIF` reader - COM interrupt flag
        pub type COMIF_R = crate::BitReader<bool>;
        ///Field `COMIF` writer - COM interrupt flag
        pub type COMIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `TIF` reader - Trigger interrupt flag
        pub type TIF_R = crate::BitReader<bool>;
        ///Field `TIF` writer - Trigger interrupt flag
        pub type TIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `BIF` reader - Break interrupt flag
        pub type BIF_R = crate::BitReader<bool>;
        ///Field `BIF` writer - Break interrupt flag
        pub type BIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC1OF` reader - Capture/Compare 1 overcapture flag
        pub type CC1OF_R = crate::BitReader<bool>;
        ///Field `CC1OF` writer - Capture/Compare 1 overcapture flag
        pub type CC1OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC2OF` reader - Capture/compare 2 overcapture flag
        pub type CC2OF_R = crate::BitReader<bool>;
        ///Field `CC2OF` writer - Capture/compare 2 overcapture flag
        pub type CC2OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC3OF` reader - Capture/Compare 3 overcapture flag
        pub type CC3OF_R = crate::BitReader<bool>;
        ///Field `CC3OF` writer - Capture/Compare 3 overcapture flag
        pub type CC3OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC4OF` reader - Capture/Compare 4 overcapture flag
        pub type CC4OF_R = crate::BitReader<bool>;
        ///Field `CC4OF` writer - Capture/Compare 4 overcapture flag
        pub type CC4OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            pub fn uif(&self) -> UIF_R {
                UIF_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            pub fn cc1if(&self) -> CC1IF_R {
                CC1IF_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            pub fn cc2if(&self) -> CC2IF_R {
                CC2IF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            pub fn cc3if(&self) -> CC3IF_R {
                CC3IF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            pub fn cc4if(&self) -> CC4IF_R {
                CC4IF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - COM interrupt flag
            #[inline(always)]
            pub fn comif(&self) -> COMIF_R {
                COMIF_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            pub fn tif(&self) -> TIF_R {
                TIF_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Break interrupt flag
            #[inline(always)]
            pub fn bif(&self) -> BIF_R {
                BIF_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            pub fn cc1of(&self) -> CC1OF_R {
                CC1OF_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            pub fn cc2of(&self) -> CC2OF_R {
                CC2OF_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            pub fn cc3of(&self) -> CC3OF_R {
                CC3OF_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            pub fn cc4of(&self) -> CC4OF_R {
                CC4OF_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn uif(&mut self) -> UIF_W<0> {
                UIF_W::new(self)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc1if(&mut self) -> CC1IF_W<1> {
                CC1IF_W::new(self)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc2if(&mut self) -> CC2IF_W<2> {
                CC2IF_W::new(self)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc3if(&mut self) -> CC3IF_W<3> {
                CC3IF_W::new(self)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc4if(&mut self) -> CC4IF_W<4> {
                CC4IF_W::new(self)
            }
            ///Bit 5 - COM interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn comif(&mut self) -> COMIF_W<5> {
                COMIF_W::new(self)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn tif(&mut self) -> TIF_W<6> {
                TIF_W::new(self)
            }
            ///Bit 7 - Break interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn bif(&mut self) -> BIF_W<7> {
                BIF_W::new(self)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc1of(&mut self) -> CC1OF_W<9> {
                CC1OF_W::new(self)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc2of(&mut self) -> CC2OF_W<10> {
                CC2OF_W::new(self)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc3of(&mut self) -> CC3OF_W<11> {
                CC3OF_W::new(self)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc4of(&mut self) -> CC4OF_W<12> {
                CC4OF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///status register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intfr](index.html) module
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [intfr::R](R) reader structure
        impl crate::Readable for INTFR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [intfr::W](W) writer structure
        impl crate::Writable for INTFR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SWEVGR (w) register accessor: an alias for `Reg<SWEVGR_SPEC>`
    pub type SWEVGR = crate::Reg<swevgr::SWEVGR_SPEC>;
    ///event generation register
    pub mod swevgr {
        ///Register `SWEVGR` writer
        pub struct W(crate::W<SWEVGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SWEVGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SWEVGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SWEVGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `UG` writer - Update generation
        pub type UG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC1G` writer - Capture/compare 1 generation
        pub type CC1G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC2G` writer - Capture/compare 2 generation
        pub type CC2G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC3G` writer - Capture/compare 3 generation
        pub type CC3G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC4G` writer - Capture/compare 4 generation
        pub type CC4G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `COMG` writer - Capture/Compare control update generation
        pub type COMG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `TG` writer - Trigger generation
        pub type TG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `BG` writer - Break generation
        pub type BG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Update generation
            #[inline(always)]
            #[must_use]
            pub fn ug(&mut self) -> UG_W<0> {
                UG_W::new(self)
            }
            ///Bit 1 - Capture/compare 1 generation
            #[inline(always)]
            #[must_use]
            pub fn cc1g(&mut self) -> CC1G_W<1> {
                CC1G_W::new(self)
            }
            ///Bit 2 - Capture/compare 2 generation
            #[inline(always)]
            #[must_use]
            pub fn cc2g(&mut self) -> CC2G_W<2> {
                CC2G_W::new(self)
            }
            ///Bit 3 - Capture/compare 3 generation
            #[inline(always)]
            #[must_use]
            pub fn cc3g(&mut self) -> CC3G_W<3> {
                CC3G_W::new(self)
            }
            ///Bit 4 - Capture/compare 4 generation
            #[inline(always)]
            #[must_use]
            pub fn cc4g(&mut self) -> CC4G_W<4> {
                CC4G_W::new(self)
            }
            ///Bit 5 - Capture/Compare control update generation
            #[inline(always)]
            #[must_use]
            pub fn comg(&mut self) -> COMG_W<5> {
                COMG_W::new(self)
            }
            ///Bit 6 - Trigger generation
            #[inline(always)]
            #[must_use]
            pub fn tg(&mut self) -> TG_W<6> {
                TG_W::new(self)
            }
            ///Bit 7 - Break generation
            #[inline(always)]
            #[must_use]
            pub fn bg(&mut self) -> BG_W<7> {
                BG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///event generation register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [swevgr](index.html) module
        pub struct SWEVGR_SPEC;
        impl crate::RegisterSpec for SWEVGR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [swevgr::W](W) writer structure
        impl crate::Writable for SWEVGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SWEVGR to value 0
        impl crate::Resettable for SWEVGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR1_Output (rw) register accessor: an alias for `Reg<CHCTLR1_OUTPUT_SPEC>`
    pub type CHCTLR1_OUTPUT = crate::Reg<chctlr1_output::CHCTLR1_OUTPUT_SPEC>;
    ///capture/compare mode register (output mode)
    pub mod chctlr1_output {
        ///Register `CHCTLR1_Output` reader
        pub struct R(crate::R<CHCTLR1_OUTPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR1_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR1_OUTPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR1_OUTPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR1_Output` writer
        pub struct W(crate::W<CHCTLR1_OUTPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR1_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR1_OUTPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR1_OUTPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader<u8, u8>;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC1FE` reader - Output Compare 1 fast enable
        pub type OC1FE_R = crate::BitReader<bool>;
        ///Field `OC1FE` writer - Output Compare 1 fast enable
        pub type OC1FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC1PE` reader - Output Compare 1 preload enable
        pub type OC1PE_R = crate::BitReader<bool>;
        ///Field `OC1PE` writer - Output Compare 1 preload enable
        pub type OC1PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC1M` reader - Output Compare 1 mode
        pub type OC1M_R = crate::FieldReader<u8, u8>;
        ///Field `OC1M` writer - Output Compare 1 mode
        pub type OC1M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC1CE` reader - Output Compare 1 clear enable
        pub type OC1CE_R = crate::BitReader<bool>;
        ///Field `OC1CE` writer - Output Compare 1 clear enable
        pub type OC1CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `CC2S` reader - Capture/Compare 2 selection
        pub type CC2S_R = crate::FieldReader<u8, u8>;
        ///Field `CC2S` writer - Capture/Compare 2 selection
        pub type CC2S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC2FE` reader - Output Compare 2 fast enable
        pub type OC2FE_R = crate::BitReader<bool>;
        ///Field `OC2FE` writer - Output Compare 2 fast enable
        pub type OC2FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC2PE` reader - Output Compare 2 preload enable
        pub type OC2PE_R = crate::BitReader<bool>;
        ///Field `OC2PE` writer - Output Compare 2 preload enable
        pub type OC2PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC2M` reader - Output Compare 2 mode
        pub type OC2M_R = crate::FieldReader<u8, u8>;
        ///Field `OC2M` writer - Output Compare 2 mode
        pub type OC2M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC2CE` reader - Output Compare 2 clear enable
        pub type OC2CE_R = crate::BitReader<bool>;
        ///Field `OC2CE` writer - Output Compare 2 clear enable
        pub type OC2CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output Compare 1 fast enable
            #[inline(always)]
            pub fn oc1fe(&self) -> OC1FE_R {
                OC1FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output Compare 1 preload enable
            #[inline(always)]
            pub fn oc1pe(&self) -> OC1PE_R {
                OC1PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output Compare 1 mode
            #[inline(always)]
            pub fn oc1m(&self) -> OC1M_R {
                OC1M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output Compare 1 clear enable
            #[inline(always)]
            pub fn oc1ce(&self) -> OC1CE_R {
                OC1CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output Compare 2 fast enable
            #[inline(always)]
            pub fn oc2fe(&self) -> OC2FE_R {
                OC2FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output Compare 2 preload enable
            #[inline(always)]
            pub fn oc2pe(&self) -> OC2PE_R {
                OC2PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output Compare 2 mode
            #[inline(always)]
            pub fn oc2m(&self) -> OC2M_R {
                OC2M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output Compare 2 clear enable
            #[inline(always)]
            pub fn oc2ce(&self) -> OC2CE_R {
                OC2CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<0> {
                CC1S_W::new(self)
            }
            ///Bit 2 - Output Compare 1 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc1fe(&mut self) -> OC1FE_W<2> {
                OC1FE_W::new(self)
            }
            ///Bit 3 - Output Compare 1 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc1pe(&mut self) -> OC1PE_W<3> {
                OC1PE_W::new(self)
            }
            ///Bits 4:6 - Output Compare 1 mode
            #[inline(always)]
            #[must_use]
            pub fn oc1m(&mut self) -> OC1M_W<4> {
                OC1M_W::new(self)
            }
            ///Bit 7 - Output Compare 1 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc1ce(&mut self) -> OC1CE_W<7> {
                OC1CE_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<8> {
                CC2S_W::new(self)
            }
            ///Bit 10 - Output Compare 2 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc2fe(&mut self) -> OC2FE_W<10> {
                OC2FE_W::new(self)
            }
            ///Bit 11 - Output Compare 2 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc2pe(&mut self) -> OC2PE_W<11> {
                OC2PE_W::new(self)
            }
            ///Bits 12:14 - Output Compare 2 mode
            #[inline(always)]
            #[must_use]
            pub fn oc2m(&mut self) -> OC2M_W<12> {
                OC2M_W::new(self)
            }
            ///Bit 15 - Output Compare 2 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc2ce(&mut self) -> OC2CE_W<15> {
                OC2CE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register (output mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr1_output](index.html) module
        pub struct CHCTLR1_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr1_output::R](R) reader structure
        impl crate::Readable for CHCTLR1_OUTPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr1_output::W](W) writer structure
        impl crate::Writable for CHCTLR1_OUTPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR1_Output to value 0
        impl crate::Resettable for CHCTLR1_OUTPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR1_Input (rw) register accessor: an alias for `Reg<CHCTLR1_INPUT_SPEC>`
    pub type CHCTLR1_INPUT = crate::Reg<chctlr1_input::CHCTLR1_INPUT_SPEC>;
    ///capture/compare mode register 1 (input mode)
    pub mod chctlr1_input {
        ///Register `CHCTLR1_Input` reader
        pub struct R(crate::R<CHCTLR1_INPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR1_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR1_INPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR1_INPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR1_Input` writer
        pub struct W(crate::W<CHCTLR1_INPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR1_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR1_INPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR1_INPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader<u8, u8>;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC1PSC` reader - Input capture 1 prescaler
        pub type IC1PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC1PSC` writer - Input capture 1 prescaler
        pub type IC1PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC1F` reader - Input capture 1 filter
        pub type IC1F_R = crate::FieldReader<u8, u8>;
        ///Field `IC1F` writer - Input capture 1 filter
        pub type IC1F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 4, O>;
        ///Field `CC2S` reader - Capture/Compare 2 selection
        pub type CC2S_R = crate::FieldReader<u8, u8>;
        ///Field `CC2S` writer - Capture/Compare 2 selection
        pub type CC2S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC2PSC` reader - Input capture 2 prescaler
        pub type IC2PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC2PSC` writer - Input capture 2 prescaler
        pub type IC2PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC2F` reader - Input capture 2 filter
        pub type IC2F_R = crate::FieldReader<u8, u8>;
        ///Field `IC2F` writer - Input capture 2 filter
        pub type IC2F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            pub fn ic1psc(&self) -> IC1PSC_R {
                IC1PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            pub fn ic1f(&self) -> IC1F_R {
                IC1F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            pub fn ic2psc(&self) -> IC2PSC_R {
                IC2PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            pub fn ic2f(&self) -> IC2F_R {
                IC2F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<0> {
                CC1S_W::new(self)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic1psc(&mut self) -> IC1PSC_W<2> {
                IC1PSC_W::new(self)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            #[must_use]
            pub fn ic1f(&mut self) -> IC1F_W<4> {
                IC1F_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<8> {
                CC2S_W::new(self)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic2psc(&mut self) -> IC2PSC_W<10> {
                IC2PSC_W::new(self)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            #[must_use]
            pub fn ic2f(&mut self) -> IC2F_W<12> {
                IC2F_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register 1 (input mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr1_input](index.html) module
        pub struct CHCTLR1_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr1_input::R](R) reader structure
        impl crate::Readable for CHCTLR1_INPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr1_input::W](W) writer structure
        impl crate::Writable for CHCTLR1_INPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR1_Input to value 0
        impl crate::Resettable for CHCTLR1_INPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR2_Output (rw) register accessor: an alias for `Reg<CHCTLR2_OUTPUT_SPEC>`
    pub type CHCTLR2_OUTPUT = crate::Reg<chctlr2_output::CHCTLR2_OUTPUT_SPEC>;
    ///capture/compare mode register (output mode)
    pub mod chctlr2_output {
        ///Register `CHCTLR2_Output` reader
        pub struct R(crate::R<CHCTLR2_OUTPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR2_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR2_OUTPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR2_OUTPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR2_Output` writer
        pub struct W(crate::W<CHCTLR2_OUTPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR2_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR2_OUTPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR2_OUTPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC3S` reader - Capture/Compare 3 selection
        pub type CC3S_R = crate::FieldReader<u8, u8>;
        ///Field `CC3S` writer - Capture/Compare 3 selection
        pub type CC3S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC3FE` reader - Output compare 3 fast enable
        pub type OC3FE_R = crate::BitReader<bool>;
        ///Field `OC3FE` writer - Output compare 3 fast enable
        pub type OC3FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC3PE` reader - Output compare 3 preload enable
        pub type OC3PE_R = crate::BitReader<bool>;
        ///Field `OC3PE` writer - Output compare 3 preload enable
        pub type OC3PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC3M` reader - Output compare 3 mode
        pub type OC3M_R = crate::FieldReader<u8, u8>;
        ///Field `OC3M` writer - Output compare 3 mode
        pub type OC3M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC3CE` reader - Output compare 3 clear enable
        pub type OC3CE_R = crate::BitReader<bool>;
        ///Field `OC3CE` writer - Output compare 3 clear enable
        pub type OC3CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader<u8, u8>;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC4FE` reader - Output compare 4 fast enable
        pub type OC4FE_R = crate::BitReader<bool>;
        ///Field `OC4FE` writer - Output compare 4 fast enable
        pub type OC4FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC4PE` reader - Output compare 4 preload enable
        pub type OC4PE_R = crate::BitReader<bool>;
        ///Field `OC4PE` writer - Output compare 4 preload enable
        pub type OC4PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC4M` reader - Output compare 4 mode
        pub type OC4M_R = crate::FieldReader<u8, u8>;
        ///Field `OC4M` writer - Output compare 4 mode
        pub type OC4M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC4CE` reader - Output compare 4 clear enable
        pub type OC4CE_R = crate::BitReader<bool>;
        ///Field `OC4CE` writer - Output compare 4 clear enable
        pub type OC4CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            pub fn oc3fe(&self) -> OC3FE_R {
                OC3FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            pub fn oc3pe(&self) -> OC3PE_R {
                OC3PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            pub fn oc3m(&self) -> OC3M_R {
                OC3M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            pub fn oc3ce(&self) -> OC3CE_R {
                OC3CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            pub fn oc4fe(&self) -> OC4FE_R {
                OC4FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            pub fn oc4pe(&self) -> OC4PE_R {
                OC4PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            pub fn oc4m(&self) -> OC4M_R {
                OC4M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            pub fn oc4ce(&self) -> OC4CE_R {
                OC4CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<0> {
                CC3S_W::new(self)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc3fe(&mut self) -> OC3FE_W<2> {
                OC3FE_W::new(self)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc3pe(&mut self) -> OC3PE_W<3> {
                OC3PE_W::new(self)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            #[must_use]
            pub fn oc3m(&mut self) -> OC3M_W<4> {
                OC3M_W::new(self)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc3ce(&mut self) -> OC3CE_W<7> {
                OC3CE_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<8> {
                CC4S_W::new(self)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc4fe(&mut self) -> OC4FE_W<10> {
                OC4FE_W::new(self)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc4pe(&mut self) -> OC4PE_W<11> {
                OC4PE_W::new(self)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            #[must_use]
            pub fn oc4m(&mut self) -> OC4M_W<12> {
                OC4M_W::new(self)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc4ce(&mut self) -> OC4CE_W<15> {
                OC4CE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register (output mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr2_output](index.html) module
        pub struct CHCTLR2_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr2_output::R](R) reader structure
        impl crate::Readable for CHCTLR2_OUTPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr2_output::W](W) writer structure
        impl crate::Writable for CHCTLR2_OUTPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR2_Output to value 0
        impl crate::Resettable for CHCTLR2_OUTPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR2_Input (rw) register accessor: an alias for `Reg<CHCTLR2_INPUT_SPEC>`
    pub type CHCTLR2_INPUT = crate::Reg<chctlr2_input::CHCTLR2_INPUT_SPEC>;
    ///capture/compare mode register 2 (input mode)
    pub mod chctlr2_input {
        ///Register `CHCTLR2_Input` reader
        pub struct R(crate::R<CHCTLR2_INPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR2_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR2_INPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR2_INPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR2_Input` writer
        pub struct W(crate::W<CHCTLR2_INPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR2_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR2_INPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR2_INPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC3S` reader - Capture/compare 3 selection
        pub type CC3S_R = crate::FieldReader<u8, u8>;
        ///Field `CC3S` writer - Capture/compare 3 selection
        pub type CC3S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC3PSC` reader - Input capture 3 prescaler
        pub type IC3PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC3PSC` writer - Input capture 3 prescaler
        pub type IC3PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC3F` reader - Input capture 3 filter
        pub type IC3F_R = crate::FieldReader<u8, u8>;
        ///Field `IC3F` writer - Input capture 3 filter
        pub type IC3F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 4, O>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader<u8, u8>;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC4PSC` reader - Input capture 4 prescaler
        pub type IC4PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC4PSC` writer - Input capture 4 prescaler
        pub type IC4PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC4F` reader - Input capture 4 filter
        pub type IC4F_R = crate::FieldReader<u8, u8>;
        ///Field `IC4F` writer - Input capture 4 filter
        pub type IC4F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:1 - Capture/compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            pub fn ic3psc(&self) -> IC3PSC_R {
                IC3PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            pub fn ic3f(&self) -> IC3F_R {
                IC3F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            pub fn ic4psc(&self) -> IC4PSC_R {
                IC4PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            pub fn ic4f(&self) -> IC4F_R {
                IC4F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<0> {
                CC3S_W::new(self)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic3psc(&mut self) -> IC3PSC_W<2> {
                IC3PSC_W::new(self)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            #[must_use]
            pub fn ic3f(&mut self) -> IC3F_W<4> {
                IC3F_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<8> {
                CC4S_W::new(self)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic4psc(&mut self) -> IC4PSC_W<10> {
                IC4PSC_W::new(self)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            #[must_use]
            pub fn ic4f(&mut self) -> IC4F_W<12> {
                IC4F_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register 2 (input mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr2_input](index.html) module
        pub struct CHCTLR2_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr2_input::R](R) reader structure
        impl crate::Readable for CHCTLR2_INPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr2_input::W](W) writer structure
        impl crate::Writable for CHCTLR2_INPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR2_Input to value 0
        impl crate::Resettable for CHCTLR2_INPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CCER (rw) register accessor: an alias for `Reg<CCER_SPEC>`
    pub type CCER = crate::Reg<ccer::CCER_SPEC>;
    ///capture/compare enable register
    pub mod ccer {
        ///Register `CCER` reader
        pub struct R(crate::R<CCER_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CCER_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CCER_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CCER_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CCER` writer
        pub struct W(crate::W<CCER_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CCER_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CCER_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CCER_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC1E` reader - Capture/Compare 1 output enable
        pub type CC1E_R = crate::BitReader<bool>;
        ///Field `CC1E` writer - Capture/Compare 1 output enable
        pub type CC1E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC1P` reader - Capture/Compare 1 output Polarity
        pub type CC1P_R = crate::BitReader<bool>;
        ///Field `CC1P` writer - Capture/Compare 1 output Polarity
        pub type CC1P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC1NE` reader - Capture/Compare 1 complementary output enable
        pub type CC1NE_R = crate::BitReader<bool>;
        ///Field `CC1NE` writer - Capture/Compare 1 complementary output enable
        pub type CC1NE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC1NP` reader - Capture/Compare 1 output Polarity
        pub type CC1NP_R = crate::BitReader<bool>;
        ///Field `CC1NP` writer - Capture/Compare 1 output Polarity
        pub type CC1NP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC2E` reader - Capture/Compare 2 output enable
        pub type CC2E_R = crate::BitReader<bool>;
        ///Field `CC2E` writer - Capture/Compare 2 output enable
        pub type CC2E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC2P` reader - Capture/Compare 2 output Polarity
        pub type CC2P_R = crate::BitReader<bool>;
        ///Field `CC2P` writer - Capture/Compare 2 output Polarity
        pub type CC2P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC2NE` reader - Capture/Compare 2 complementary output enable
        pub type CC2NE_R = crate::BitReader<bool>;
        ///Field `CC2NE` writer - Capture/Compare 2 complementary output enable
        pub type CC2NE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC2NP` reader - Capture/Compare 2 output Polarity
        pub type CC2NP_R = crate::BitReader<bool>;
        ///Field `CC2NP` writer - Capture/Compare 2 output Polarity
        pub type CC2NP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC3E` reader - Capture/Compare 3 output enable
        pub type CC3E_R = crate::BitReader<bool>;
        ///Field `CC3E` writer - Capture/Compare 3 output enable
        pub type CC3E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC3P` reader - Capture/Compare 3 output Polarity
        pub type CC3P_R = crate::BitReader<bool>;
        ///Field `CC3P` writer - Capture/Compare 3 output Polarity
        pub type CC3P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC3NE` reader - Capture/Compare 3 complementary output enable
        pub type CC3NE_R = crate::BitReader<bool>;
        ///Field `CC3NE` writer - Capture/Compare 3 complementary output enable
        pub type CC3NE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC3NP` reader - Capture/Compare 3 output Polarity
        pub type CC3NP_R = crate::BitReader<bool>;
        ///Field `CC3NP` writer - Capture/Compare 3 output Polarity
        pub type CC3NP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC4E` reader - Capture/Compare 4 output enable
        pub type CC4E_R = crate::BitReader<bool>;
        ///Field `CC4E` writer - Capture/Compare 4 output enable
        pub type CC4E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC4P` reader - Capture/Compare 3 output Polarity
        pub type CC4P_R = crate::BitReader<bool>;
        ///Field `CC4P` writer - Capture/Compare 3 output Polarity
        pub type CC4P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            pub fn cc1e(&self) -> CC1E_R {
                CC1E_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            pub fn cc1p(&self) -> CC1P_R {
                CC1P_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 1 complementary output enable
            #[inline(always)]
            pub fn cc1ne(&self) -> CC1NE_R {
                CC1NE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 1 output Polarity
            #[inline(always)]
            pub fn cc1np(&self) -> CC1NP_R {
                CC1NP_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            pub fn cc2e(&self) -> CC2E_R {
                CC2E_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            pub fn cc2p(&self) -> CC2P_R {
                CC2P_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Capture/Compare 2 complementary output enable
            #[inline(always)]
            pub fn cc2ne(&self) -> CC2NE_R {
                CC2NE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Capture/Compare 2 output Polarity
            #[inline(always)]
            pub fn cc2np(&self) -> CC2NP_R {
                CC2NP_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            pub fn cc3e(&self) -> CC3E_R {
                CC3E_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc3p(&self) -> CC3P_R {
                CC3P_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/Compare 3 complementary output enable
            #[inline(always)]
            pub fn cc3ne(&self) -> CC3NE_R {
                CC3NE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc3np(&self) -> CC3NP_R {
                CC3NP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            pub fn cc4e(&self) -> CC4E_R {
                CC4E_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc4p(&self) -> CC4P_R {
                CC4P_R::new(((self.bits >> 13) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc1e(&mut self) -> CC1E_W<0> {
                CC1E_W::new(self)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc1p(&mut self) -> CC1P_W<1> {
                CC1P_W::new(self)
            }
            ///Bit 2 - Capture/Compare 1 complementary output enable
            #[inline(always)]
            #[must_use]
            pub fn cc1ne(&mut self) -> CC1NE_W<2> {
                CC1NE_W::new(self)
            }
            ///Bit 3 - Capture/Compare 1 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc1np(&mut self) -> CC1NP_W<3> {
                CC1NP_W::new(self)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc2e(&mut self) -> CC2E_W<4> {
                CC2E_W::new(self)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc2p(&mut self) -> CC2P_W<5> {
                CC2P_W::new(self)
            }
            ///Bit 6 - Capture/Compare 2 complementary output enable
            #[inline(always)]
            #[must_use]
            pub fn cc2ne(&mut self) -> CC2NE_W<6> {
                CC2NE_W::new(self)
            }
            ///Bit 7 - Capture/Compare 2 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc2np(&mut self) -> CC2NP_W<7> {
                CC2NP_W::new(self)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc3e(&mut self) -> CC3E_W<8> {
                CC3E_W::new(self)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc3p(&mut self) -> CC3P_W<9> {
                CC3P_W::new(self)
            }
            ///Bit 10 - Capture/Compare 3 complementary output enable
            #[inline(always)]
            #[must_use]
            pub fn cc3ne(&mut self) -> CC3NE_W<10> {
                CC3NE_W::new(self)
            }
            ///Bit 11 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc3np(&mut self) -> CC3NP_W<11> {
                CC3NP_W::new(self)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc4e(&mut self) -> CC4E_W<12> {
                CC4E_W::new(self)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc4p(&mut self) -> CC4P_W<13> {
                CC4P_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare enable register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ccer](index.html) module
        pub struct CCER_SPEC;
        impl crate::RegisterSpec for CCER_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ccer::R](R) reader structure
        impl crate::Readable for CCER_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ccer::W](W) writer structure
        impl crate::Writable for CCER_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CCER to value 0
        impl crate::Resettable for CCER_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNT (rw) register accessor: an alias for `Reg<CNT_SPEC>`
    pub type CNT = crate::Reg<cnt::CNT_SPEC>;
    ///counter
    pub mod cnt {
        ///Register `CNT` reader
        pub struct R(crate::R<CNT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNT` writer
        pub struct W(crate::W<CNT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CNT` reader - counter value
        pub type CNT_R = crate::FieldReader<u16, u16>;
        ///Field `CNT` writer - counter value
        pub type CNT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNT_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - counter value
            #[inline(always)]
            pub fn cnt(&self) -> CNT_R {
                CNT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - counter value
            #[inline(always)]
            #[must_use]
            pub fn cnt(&mut self) -> CNT_W<0> {
                CNT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///counter
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cnt](index.html) module
        pub struct CNT_SPEC;
        impl crate::RegisterSpec for CNT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cnt::R](R) reader structure
        impl crate::Readable for CNT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cnt::W](W) writer structure
        impl crate::Writable for CNT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNT to value 0
        impl crate::Resettable for CNT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PSC (rw) register accessor: an alias for `Reg<PSC_SPEC>`
    pub type PSC = crate::Reg<psc::PSC_SPEC>;
    ///prescaler
    pub mod psc {
        ///Register `PSC` reader
        pub struct R(crate::R<PSC_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PSC_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PSC_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PSC_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PSC` writer
        pub struct W(crate::W<PSC_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PSC_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PSC_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PSC_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PSC` reader - Prescaler value
        pub type PSC_R = crate::FieldReader<u16, u16>;
        ///Field `PSC` writer - Prescaler value
        pub type PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PSC_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            pub fn psc(&self) -> PSC_R {
                PSC_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            #[must_use]
            pub fn psc(&mut self) -> PSC_W<0> {
                PSC_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///prescaler
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [psc](index.html) module
        pub struct PSC_SPEC;
        impl crate::RegisterSpec for PSC_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [psc::R](R) reader structure
        impl crate::Readable for PSC_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [psc::W](W) writer structure
        impl crate::Writable for PSC_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PSC to value 0
        impl crate::Resettable for PSC_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///ATRLR (rw) register accessor: an alias for `Reg<ATRLR_SPEC>`
    pub type ATRLR = crate::Reg<atrlr::ATRLR_SPEC>;
    ///auto-reload register
    pub mod atrlr {
        ///Register `ATRLR` reader
        pub struct R(crate::R<ATRLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ATRLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ATRLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ATRLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ATRLR` writer
        pub struct W(crate::W<ATRLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ATRLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ATRLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ATRLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ARR` reader - Auto-reload value
        pub type ARR_R = crate::FieldReader<u16, u16>;
        ///Field `ARR` writer - Auto-reload value
        pub type ARR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ATRLR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            pub fn arr(&self) -> ARR_R {
                ARR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            #[must_use]
            pub fn arr(&mut self) -> ARR_W<0> {
                ARR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///auto-reload register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [atrlr](index.html) module
        pub struct ATRLR_SPEC;
        impl crate::RegisterSpec for ATRLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [atrlr::R](R) reader structure
        impl crate::Readable for ATRLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [atrlr::W](W) writer structure
        impl crate::Writable for ATRLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ATRLR to value 0
        impl crate::Resettable for ATRLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH1CVR (rw) register accessor: an alias for `Reg<CH1CVR_SPEC>`
    pub type CH1CVR = crate::Reg<ch1cvr::CH1CVR_SPEC>;
    ///capture/compare register 1
    pub mod ch1cvr {
        ///Register `CH1CVR` reader
        pub struct R(crate::R<CH1CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH1CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH1CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH1CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH1CVR` writer
        pub struct W(crate::W<CH1CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH1CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH1CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH1CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR1` reader - Capture/Compare 1 value
        pub type CCR1_R = crate::FieldReader<u16, u16>;
        ///Field `CCR1` writer - Capture/Compare 1 value
        pub type CCR1_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH1CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            pub fn ccr1(&self) -> CCR1_R {
                CCR1_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            #[must_use]
            pub fn ccr1(&mut self) -> CCR1_W<0> {
                CCR1_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch1cvr](index.html) module
        pub struct CH1CVR_SPEC;
        impl crate::RegisterSpec for CH1CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch1cvr::R](R) reader structure
        impl crate::Readable for CH1CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch1cvr::W](W) writer structure
        impl crate::Writable for CH1CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH1CVR to value 0
        impl crate::Resettable for CH1CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH2CVR (rw) register accessor: an alias for `Reg<CH2CVR_SPEC>`
    pub type CH2CVR = crate::Reg<ch2cvr::CH2CVR_SPEC>;
    ///capture/compare register 2
    pub mod ch2cvr {
        ///Register `CH2CVR` reader
        pub struct R(crate::R<CH2CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH2CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH2CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH2CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH2CVR` writer
        pub struct W(crate::W<CH2CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH2CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH2CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH2CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR2` reader - Capture/Compare 2 value
        pub type CCR2_R = crate::FieldReader<u16, u16>;
        ///Field `CCR2` writer - Capture/Compare 2 value
        pub type CCR2_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH2CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            pub fn ccr2(&self) -> CCR2_R {
                CCR2_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            #[must_use]
            pub fn ccr2(&mut self) -> CCR2_W<0> {
                CCR2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch2cvr](index.html) module
        pub struct CH2CVR_SPEC;
        impl crate::RegisterSpec for CH2CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch2cvr::R](R) reader structure
        impl crate::Readable for CH2CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch2cvr::W](W) writer structure
        impl crate::Writable for CH2CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH2CVR to value 0
        impl crate::Resettable for CH2CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH3CVR (rw) register accessor: an alias for `Reg<CH3CVR_SPEC>`
    pub type CH3CVR = crate::Reg<ch3cvr::CH3CVR_SPEC>;
    ///capture/compare register 3
    pub mod ch3cvr {
        ///Register `CH3CVR` reader
        pub struct R(crate::R<CH3CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH3CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH3CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH3CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH3CVR` writer
        pub struct W(crate::W<CH3CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH3CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH3CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH3CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR3` reader - Capture/Compare value
        pub type CCR3_R = crate::FieldReader<u16, u16>;
        ///Field `CCR3` writer - Capture/Compare value
        pub type CCR3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH3CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ccr3(&self) -> CCR3_R {
                CCR3_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ccr3(&mut self) -> CCR3_W<0> {
                CCR3_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 3
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch3cvr](index.html) module
        pub struct CH3CVR_SPEC;
        impl crate::RegisterSpec for CH3CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch3cvr::R](R) reader structure
        impl crate::Readable for CH3CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch3cvr::W](W) writer structure
        impl crate::Writable for CH3CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH3CVR to value 0
        impl crate::Resettable for CH3CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH4CVR (rw) register accessor: an alias for `Reg<CH4CVR_SPEC>`
    pub type CH4CVR = crate::Reg<ch4cvr::CH4CVR_SPEC>;
    ///capture/compare register 4
    pub mod ch4cvr {
        ///Register `CH4CVR` reader
        pub struct R(crate::R<CH4CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH4CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH4CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH4CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH4CVR` writer
        pub struct W(crate::W<CH4CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH4CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH4CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH4CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR4` reader - Capture/Compare value
        pub type CCR4_R = crate::FieldReader<u16, u16>;
        ///Field `CCR4` writer - Capture/Compare value
        pub type CCR4_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH4CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ccr4(&self) -> CCR4_R {
                CCR4_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ccr4(&mut self) -> CCR4_W<0> {
                CCR4_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 4
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch4cvr](index.html) module
        pub struct CH4CVR_SPEC;
        impl crate::RegisterSpec for CH4CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch4cvr::R](R) reader structure
        impl crate::Readable for CH4CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch4cvr::W](W) writer structure
        impl crate::Writable for CH4CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH4CVR to value 0
        impl crate::Resettable for CH4CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DMACFGR (rw) register accessor: an alias for `Reg<DMACFGR_SPEC>`
    pub type DMACFGR = crate::Reg<dmacfgr::DMACFGR_SPEC>;
    ///DMA control register
    pub mod dmacfgr {
        ///Register `DMACFGR` reader
        pub struct R(crate::R<DMACFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DMACFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DMACFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DMACFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DMACFGR` writer
        pub struct W(crate::W<DMACFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DMACFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DMACFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DMACFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DBA` reader - DMA base address
        pub type DBA_R = crate::FieldReader<u8, u8>;
        ///Field `DBA` writer - DMA base address
        pub type DBA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMACFGR_SPEC, u8, u8, 5, O>;
        ///Field `DBL` reader - DMA burst length
        pub type DBL_R = crate::FieldReader<u8, u8>;
        ///Field `DBL` writer - DMA burst length
        pub type DBL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMACFGR_SPEC, u8, u8, 5, O>;
        impl R {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            pub fn dba(&self) -> DBA_R {
                DBA_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            pub fn dbl(&self) -> DBL_R {
                DBL_R::new(((self.bits >> 8) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            #[must_use]
            pub fn dba(&mut self) -> DBA_W<0> {
                DBA_W::new(self)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            #[must_use]
            pub fn dbl(&mut self) -> DBL_W<8> {
                DBL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dmacfgr](index.html) module
        pub struct DMACFGR_SPEC;
        impl crate::RegisterSpec for DMACFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dmacfgr::R](R) reader structure
        impl crate::Readable for DMACFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [dmacfgr::W](W) writer structure
        impl crate::Writable for DMACFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DMACFGR to value 0
        impl crate::Resettable for DMACFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DMAR (rw) register accessor: an alias for `Reg<DMAR_SPEC>`
    pub type DMAR = crate::Reg<dmar::DMAR_SPEC>;
    ///DMA address for full transfer
    pub mod dmar {
        ///Register `DMAR` reader
        pub struct R(crate::R<DMAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DMAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DMAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DMAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DMAR` writer
        pub struct W(crate::W<DMAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DMAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DMAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DMAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DMAB` reader - DMA register for burst accesses
        pub type DMAB_R = crate::FieldReader<u16, u16>;
        ///Field `DMAB` writer - DMA register for burst accesses
        pub type DMAB_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMAR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            pub fn dmab(&self) -> DMAB_R {
                DMAB_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            #[must_use]
            pub fn dmab(&mut self) -> DMAB_W<0> {
                DMAB_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA address for full transfer
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dmar](index.html) module
        pub struct DMAR_SPEC;
        impl crate::RegisterSpec for DMAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dmar::R](R) reader structure
        impl crate::Readable for DMAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [dmar::W](W) writer structure
        impl crate::Writable for DMAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DMAR to value 0
        impl crate::Resettable for DMAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RPTCR (rw) register accessor: an alias for `Reg<RPTCR_SPEC>`
    pub type RPTCR = crate::Reg<rptcr::RPTCR_SPEC>;
    ///repetition counter register
    pub mod rptcr {
        ///Register `RPTCR` reader
        pub struct R(crate::R<RPTCR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RPTCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RPTCR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RPTCR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RPTCR` writer
        pub struct W(crate::W<RPTCR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RPTCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RPTCR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RPTCR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `REP` reader - Repetition counter value
        pub type REP_R = crate::FieldReader<u8, u8>;
        ///Field `REP` writer - Repetition counter value
        pub type REP_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RPTCR_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:7 - Repetition counter value
            #[inline(always)]
            pub fn rep(&self) -> REP_R {
                REP_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - Repetition counter value
            #[inline(always)]
            #[must_use]
            pub fn rep(&mut self) -> REP_W<0> {
                REP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///repetition counter register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rptcr](index.html) module
        pub struct RPTCR_SPEC;
        impl crate::RegisterSpec for RPTCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rptcr::R](R) reader structure
        impl crate::Readable for RPTCR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rptcr::W](W) writer structure
        impl crate::Writable for RPTCR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RPTCR to value 0
        impl crate::Resettable for RPTCR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///BDTR (rw) register accessor: an alias for `Reg<BDTR_SPEC>`
    pub type BDTR = crate::Reg<bdtr::BDTR_SPEC>;
    ///break and dead-time register
    pub mod bdtr {
        ///Register `BDTR` reader
        pub struct R(crate::R<BDTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<BDTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<BDTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<BDTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `BDTR` writer
        pub struct W(crate::W<BDTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<BDTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<BDTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<BDTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DTG` reader - Dead-time generator setup
        pub type DTG_R = crate::FieldReader<u8, u8>;
        ///Field `DTG` writer - Dead-time generator setup
        pub type DTG_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BDTR_SPEC, u8, u8, 8, O>;
        ///Field `LOCK` reader - Lock configuration
        pub type LOCK_R = crate::FieldReader<u8, u8>;
        ///Field `LOCK` writer - Lock configuration
        pub type LOCK_W<'a, const O: u8> = crate::FieldWriter<'a, u32, BDTR_SPEC, u8, u8, 2, O>;
        ///Field `OSSI` reader - Off-state selection for Idle mode
        pub type OSSI_R = crate::BitReader<bool>;
        ///Field `OSSI` writer - Off-state selection for Idle mode
        pub type OSSI_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDTR_SPEC, bool, O>;
        ///Field `OSSR` reader - Off-state selection for Run mode
        pub type OSSR_R = crate::BitReader<bool>;
        ///Field `OSSR` writer - Off-state selection for Run mode
        pub type OSSR_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDTR_SPEC, bool, O>;
        ///Field `BKE` reader - Break enable
        pub type BKE_R = crate::BitReader<bool>;
        ///Field `BKE` writer - Break enable
        pub type BKE_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDTR_SPEC, bool, O>;
        ///Field `BKP` reader - Break polarity
        pub type BKP_R = crate::BitReader<bool>;
        ///Field `BKP` writer - Break polarity
        pub type BKP_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDTR_SPEC, bool, O>;
        ///Field `AOE` reader - Automatic output enable
        pub type AOE_R = crate::BitReader<bool>;
        ///Field `AOE` writer - Automatic output enable
        pub type AOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDTR_SPEC, bool, O>;
        ///Field `MOE` reader - Main output enable
        pub type MOE_R = crate::BitReader<bool>;
        ///Field `MOE` writer - Main output enable
        pub type MOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, BDTR_SPEC, bool, O>;
        impl R {
            ///Bits 0:7 - Dead-time generator setup
            #[inline(always)]
            pub fn dtg(&self) -> DTG_R {
                DTG_R::new((self.bits & 0xff) as u8)
            }
            ///Bits 8:9 - Lock configuration
            #[inline(always)]
            pub fn lock(&self) -> LOCK_R {
                LOCK_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Off-state selection for Idle mode
            #[inline(always)]
            pub fn ossi(&self) -> OSSI_R {
                OSSI_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Off-state selection for Run mode
            #[inline(always)]
            pub fn ossr(&self) -> OSSR_R {
                OSSR_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Break enable
            #[inline(always)]
            pub fn bke(&self) -> BKE_R {
                BKE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Break polarity
            #[inline(always)]
            pub fn bkp(&self) -> BKP_R {
                BKP_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Automatic output enable
            #[inline(always)]
            pub fn aoe(&self) -> AOE_R {
                AOE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Main output enable
            #[inline(always)]
            pub fn moe(&self) -> MOE_R {
                MOE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:7 - Dead-time generator setup
            #[inline(always)]
            #[must_use]
            pub fn dtg(&mut self) -> DTG_W<0> {
                DTG_W::new(self)
            }
            ///Bits 8:9 - Lock configuration
            #[inline(always)]
            #[must_use]
            pub fn lock(&mut self) -> LOCK_W<8> {
                LOCK_W::new(self)
            }
            ///Bit 10 - Off-state selection for Idle mode
            #[inline(always)]
            #[must_use]
            pub fn ossi(&mut self) -> OSSI_W<10> {
                OSSI_W::new(self)
            }
            ///Bit 11 - Off-state selection for Run mode
            #[inline(always)]
            #[must_use]
            pub fn ossr(&mut self) -> OSSR_W<11> {
                OSSR_W::new(self)
            }
            ///Bit 12 - Break enable
            #[inline(always)]
            #[must_use]
            pub fn bke(&mut self) -> BKE_W<12> {
                BKE_W::new(self)
            }
            ///Bit 13 - Break polarity
            #[inline(always)]
            #[must_use]
            pub fn bkp(&mut self) -> BKP_W<13> {
                BKP_W::new(self)
            }
            ///Bit 14 - Automatic output enable
            #[inline(always)]
            #[must_use]
            pub fn aoe(&mut self) -> AOE_W<14> {
                AOE_W::new(self)
            }
            ///Bit 15 - Main output enable
            #[inline(always)]
            #[must_use]
            pub fn moe(&mut self) -> MOE_W<15> {
                MOE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///break and dead-time register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [bdtr](index.html) module
        pub struct BDTR_SPEC;
        impl crate::RegisterSpec for BDTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [bdtr::R](R) reader structure
        impl crate::Readable for BDTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [bdtr::W](W) writer structure
        impl crate::Writable for BDTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets BDTR to value 0
        impl crate::Resettable for BDTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///General purpose timer
pub struct TIM2 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for TIM2 {}
impl TIM2 {
    ///Pointer to the register block
    pub const PTR: *const tim2::RegisterBlock = 0x4000_0000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const tim2::RegisterBlock {
        Self::PTR
    }
}
impl Deref for TIM2 {
    type Target = tim2::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for TIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM2").finish()
    }
}
///General purpose timer
pub mod tim2 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - control register 1
        pub ctlr1: CTLR1,
        ///0x04 - control register 2
        pub ctlr2: CTLR2,
        ///0x08 - slave mode control register
        pub smcfgr: SMCFGR,
        ///0x0c - DMA/Interrupt enable register
        pub dmaintenr: DMAINTENR,
        ///0x10 - status register
        pub intfr: INTFR,
        ///0x14 - event generation register
        pub swevgr: SWEVGR,
        _reserved_6_chctlr1: [u8; 0x04],
        _reserved_7_chctlr2: [u8; 0x04],
        ///0x20 - capture/compare enable register
        pub ccer: CCER,
        ///0x24 - counter
        pub cnt: CNT,
        ///0x28 - prescaler
        pub psc: PSC,
        ///0x2c - auto-reload register
        pub atrlr: ATRLR,
        _reserved12: [u8; 0x04],
        ///0x34 - capture/compare register 1
        pub ch1cvr: CH1CVR,
        ///0x38 - capture/compare register 2
        pub ch2cvr: CH2CVR,
        ///0x3c - capture/compare register 3
        pub ch3cvr: CH3CVR,
        ///0x40 - capture/compare register 4
        pub ch4cvr: CH4CVR,
        _reserved16: [u8; 0x04],
        ///0x48 - DMA control register
        pub dmacfgr: DMACFGR,
        ///0x4c - DMA address for full transfer
        pub dmar: DMAR,
    }
    impl RegisterBlock {
        ///0x18 - capture/compare mode register 1 (input mode)
        #[inline(always)]
        pub const fn chctlr1_input(&self) -> &CHCTLR1_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24usize).cast() }
        }
        ///0x18 - capture/compare mode register 1 (output mode)
        #[inline(always)]
        pub const fn chctlr1_output(&self) -> &CHCTLR1_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24usize).cast() }
        }
        ///0x1c - capture/compare mode register 2 (input mode)
        #[inline(always)]
        pub const fn chctlr2_input(&self) -> &CHCTLR2_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28usize).cast() }
        }
        ///0x1c - capture/compare mode register 2 (output mode)
        #[inline(always)]
        pub const fn chctlr2_output(&self) -> &CHCTLR2_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28usize).cast() }
        }
    }
    ///CTLR1 (rw) register accessor: an alias for `Reg<CTLR1_SPEC>`
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub struct R(crate::R<CTLR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR1` writer
        pub struct W(crate::W<CTLR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CEN` reader - Counter enable
        pub type CEN_R = crate::BitReader<bool>;
        ///Field `CEN` writer - Counter enable
        pub type CEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `UDIS` reader - Update disable
        pub type UDIS_R = crate::BitReader<bool>;
        ///Field `UDIS` writer - Update disable
        pub type UDIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `URS` reader - Update request source
        pub type URS_R = crate::BitReader<bool>;
        ///Field `URS` writer - Update request source
        pub type URS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `OPM` reader - One-pulse mode
        pub type OPM_R = crate::BitReader<bool>;
        ///Field `OPM` writer - One-pulse mode
        pub type OPM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `DIR` reader - Direction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Direction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CMS` reader - Center-aligned mode selection
        pub type CMS_R = crate::FieldReader<u8, u8>;
        ///Field `CMS` writer - Center-aligned mode selection
        pub type CMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 2, O>;
        ///Field `ARPE` reader - Auto-reload preload enable
        pub type ARPE_R = crate::BitReader<bool>;
        ///Field `ARPE` writer - Auto-reload preload enable
        pub type ARPE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CKD` reader - Clock division
        pub type CKD_R = crate::FieldReader<u8, u8>;
        ///Field `CKD` writer - Clock division
        pub type CKD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 2, O>;
        impl R {
            ///Bit 0 - Counter enable
            #[inline(always)]
            pub fn cen(&self) -> CEN_R {
                CEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            pub fn udis(&self) -> UDIS_R {
                UDIS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            pub fn urs(&self) -> URS_R {
                URS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            pub fn opm(&self) -> OPM_R {
                OPM_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            pub fn cms(&self) -> CMS_R {
                CMS_R::new(((self.bits >> 5) & 3) as u8)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            pub fn arpe(&self) -> ARPE_R {
                ARPE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            pub fn ckd(&self) -> CKD_R {
                CKD_R::new(((self.bits >> 8) & 3) as u8)
            }
        }
        impl W {
            ///Bit 0 - Counter enable
            #[inline(always)]
            #[must_use]
            pub fn cen(&mut self) -> CEN_W<0> {
                CEN_W::new(self)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            #[must_use]
            pub fn udis(&mut self) -> UDIS_W<1> {
                UDIS_W::new(self)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            #[must_use]
            pub fn urs(&mut self) -> URS_W<2> {
                URS_W::new(self)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            #[must_use]
            pub fn opm(&mut self) -> OPM_W<3> {
                OPM_W::new(self)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            #[must_use]
            pub fn cms(&mut self) -> CMS_W<5> {
                CMS_W::new(self)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            #[must_use]
            pub fn arpe(&mut self) -> ARPE_W<7> {
                ARPE_W::new(self)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            #[must_use]
            pub fn ckd(&mut self) -> CKD_W<8> {
                CKD_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr1](index.html) module
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr1::R](R) reader structure
        impl crate::Readable for CTLR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr1::W](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR2 (rw) register accessor: an alias for `Reg<CTLR2_SPEC>`
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub struct R(crate::R<CTLR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR2` writer
        pub struct W(crate::W<CTLR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCPC` reader - Capture/compare preloaded control
        pub type CCPC_R = crate::BitReader<bool>;
        ///Field `CCPC` writer - Capture/compare preloaded control
        pub type CCPC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CCUS` reader - Capture/compare control update selection
        pub type CCUS_R = crate::BitReader<bool>;
        ///Field `CCUS` writer - Capture/compare control update selection
        pub type CCUS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CCDS` reader - Capture/compare DMA selection
        pub type CCDS_R = crate::BitReader<bool>;
        ///Field `CCDS` writer - Capture/compare DMA selection
        pub type CCDS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `MMS` reader - Master mode selection
        pub type MMS_R = crate::FieldReader<u8, u8>;
        ///Field `MMS` writer - Master mode selection
        pub type MMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 3, O>;
        ///Field `TI1S` reader - TI1 selection
        pub type TI1S_R = crate::BitReader<bool>;
        ///Field `TI1S` writer - TI1 selection
        pub type TI1S_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Capture/compare preloaded control
            #[inline(always)]
            pub fn ccpc(&self) -> CCPC_R {
                CCPC_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - Capture/compare control update selection
            #[inline(always)]
            pub fn ccus(&self) -> CCUS_R {
                CCUS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            pub fn ccds(&self) -> CCDS_R {
                CCDS_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            pub fn mms(&self) -> MMS_R {
                MMS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            pub fn ti1s(&self) -> TI1S_R {
                TI1S_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/compare preloaded control
            #[inline(always)]
            #[must_use]
            pub fn ccpc(&mut self) -> CCPC_W<0> {
                CCPC_W::new(self)
            }
            ///Bit 2 - Capture/compare control update selection
            #[inline(always)]
            #[must_use]
            pub fn ccus(&mut self) -> CCUS_W<2> {
                CCUS_W::new(self)
            }
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            #[must_use]
            pub fn ccds(&mut self) -> CCDS_W<3> {
                CCDS_W::new(self)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            #[must_use]
            pub fn mms(&mut self) -> MMS_W<4> {
                MMS_W::new(self)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            #[must_use]
            pub fn ti1s(&mut self) -> TI1S_W<7> {
                TI1S_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr2](index.html) module
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr2::R](R) reader structure
        impl crate::Readable for CTLR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr2::W](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SMCFGR (rw) register accessor: an alias for `Reg<SMCFGR_SPEC>`
    pub type SMCFGR = crate::Reg<smcfgr::SMCFGR_SPEC>;
    ///slave mode control register
    pub mod smcfgr {
        ///Register `SMCFGR` reader
        pub struct R(crate::R<SMCFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<SMCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<SMCFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<SMCFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `SMCFGR` writer
        pub struct W(crate::W<SMCFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SMCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SMCFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SMCFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SMS` reader - Slave mode selection
        pub type SMS_R = crate::FieldReader<u8, u8>;
        ///Field `SMS` writer - Slave mode selection
        pub type SMS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 3, O>;
        ///Field `TS` reader - Trigger selection
        pub type TS_R = crate::FieldReader<u8, u8>;
        ///Field `TS` writer - Trigger selection
        pub type TS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 3, O>;
        ///Field `MSM` reader - Master/Slave mode
        pub type MSM_R = crate::BitReader<bool>;
        ///Field `MSM` writer - Master/Slave mode
        pub type MSM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMCFGR_SPEC, bool, O>;
        ///Field `ETF` reader - External trigger filter
        pub type ETF_R = crate::FieldReader<u8, u8>;
        ///Field `ETF` writer - External trigger filter
        pub type ETF_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 4, O>;
        ///Field `ETPS` reader - External trigger prescaler
        pub type ETPS_R = crate::FieldReader<u8, u8>;
        ///Field `ETPS` writer - External trigger prescaler
        pub type ETPS_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SMCFGR_SPEC, u8, u8, 2, O>;
        ///Field `ECE` reader - External clock enable
        pub type ECE_R = crate::BitReader<bool>;
        ///Field `ECE` writer - External clock enable
        pub type ECE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMCFGR_SPEC, bool, O>;
        ///Field `ETP` reader - External trigger polarity
        pub type ETP_R = crate::BitReader<bool>;
        ///Field `ETP` writer - External trigger polarity
        pub type ETP_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMCFGR_SPEC, bool, O>;
        impl R {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            pub fn sms(&self) -> SMS_R {
                SMS_R::new((self.bits & 7) as u8)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            pub fn ts(&self) -> TS_R {
                TS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            pub fn msm(&self) -> MSM_R {
                MSM_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            pub fn etf(&self) -> ETF_R {
                ETF_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            pub fn etps(&self) -> ETPS_R {
                ETPS_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            pub fn ece(&self) -> ECE_R {
                ECE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            pub fn etp(&self) -> ETP_R {
                ETP_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            #[must_use]
            pub fn sms(&mut self) -> SMS_W<0> {
                SMS_W::new(self)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            #[must_use]
            pub fn ts(&mut self) -> TS_W<4> {
                TS_W::new(self)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            #[must_use]
            pub fn msm(&mut self) -> MSM_W<7> {
                MSM_W::new(self)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            #[must_use]
            pub fn etf(&mut self) -> ETF_W<8> {
                ETF_W::new(self)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            #[must_use]
            pub fn etps(&mut self) -> ETPS_W<12> {
                ETPS_W::new(self)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            #[must_use]
            pub fn ece(&mut self) -> ECE_W<14> {
                ECE_W::new(self)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            #[must_use]
            pub fn etp(&mut self) -> ETP_W<15> {
                ETP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///slave mode control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [smcfgr](index.html) module
        pub struct SMCFGR_SPEC;
        impl crate::RegisterSpec for SMCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [smcfgr::R](R) reader structure
        impl crate::Readable for SMCFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [smcfgr::W](W) writer structure
        impl crate::Writable for SMCFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SMCFGR to value 0
        impl crate::Resettable for SMCFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DMAINTENR (rw) register accessor: an alias for `Reg<DMAINTENR_SPEC>`
    pub type DMAINTENR = crate::Reg<dmaintenr::DMAINTENR_SPEC>;
    ///DMA/Interrupt enable register
    pub mod dmaintenr {
        ///Register `DMAINTENR` reader
        pub struct R(crate::R<DMAINTENR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DMAINTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DMAINTENR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DMAINTENR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DMAINTENR` writer
        pub struct W(crate::W<DMAINTENR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DMAINTENR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DMAINTENR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DMAINTENR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `UIE` reader - Update interrupt enable
        pub type UIE_R = crate::BitReader<bool>;
        ///Field `UIE` writer - Update interrupt enable
        pub type UIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC1IE` reader - Capture/Compare 1 interrupt enable
        pub type CC1IE_R = crate::BitReader<bool>;
        ///Field `CC1IE` writer - Capture/Compare 1 interrupt enable
        pub type CC1IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC2IE` reader - Capture/Compare 2 interrupt enable
        pub type CC2IE_R = crate::BitReader<bool>;
        ///Field `CC2IE` writer - Capture/Compare 2 interrupt enable
        pub type CC2IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC3IE` reader - Capture/Compare 3 interrupt enable
        pub type CC3IE_R = crate::BitReader<bool>;
        ///Field `CC3IE` writer - Capture/Compare 3 interrupt enable
        pub type CC3IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC4IE` reader - Capture/Compare 4 interrupt enable
        pub type CC4IE_R = crate::BitReader<bool>;
        ///Field `CC4IE` writer - Capture/Compare 4 interrupt enable
        pub type CC4IE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `TIE` reader - Trigger interrupt enable
        pub type TIE_R = crate::BitReader<bool>;
        ///Field `TIE` writer - Trigger interrupt enable
        pub type TIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `UDE` reader - Update DMA request enable
        pub type UDE_R = crate::BitReader<bool>;
        ///Field `UDE` writer - Update DMA request enable
        pub type UDE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC1DE` reader - Capture/Compare 1 DMA request enable
        pub type CC1DE_R = crate::BitReader<bool>;
        ///Field `CC1DE` writer - Capture/Compare 1 DMA request enable
        pub type CC1DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC2DE` reader - Capture/Compare 2 DMA request enable
        pub type CC2DE_R = crate::BitReader<bool>;
        ///Field `CC2DE` writer - Capture/Compare 2 DMA request enable
        pub type CC2DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC3DE` reader - Capture/Compare 3 DMA request enable
        pub type CC3DE_R = crate::BitReader<bool>;
        ///Field `CC3DE` writer - Capture/Compare 3 DMA request enable
        pub type CC3DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `CC4DE` reader - Capture/Compare 4 DMA request enable
        pub type CC4DE_R = crate::BitReader<bool>;
        ///Field `CC4DE` writer - Capture/Compare 4 DMA request enable
        pub type CC4DE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        ///Field `TDE` reader - Trigger DMA request enable
        pub type TDE_R = crate::BitReader<bool>;
        ///Field `TDE` writer - Trigger DMA request enable
        pub type TDE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMAINTENR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            pub fn uie(&self) -> UIE_R {
                UIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            pub fn cc1ie(&self) -> CC1IE_R {
                CC1IE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            pub fn cc2ie(&self) -> CC2IE_R {
                CC2IE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            pub fn cc3ie(&self) -> CC3IE_R {
                CC3IE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            pub fn cc4ie(&self) -> CC4IE_R {
                CC4IE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            pub fn tie(&self) -> TIE_R {
                TIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            pub fn ude(&self) -> UDE_R {
                UDE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            pub fn cc1de(&self) -> CC1DE_R {
                CC1DE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            pub fn cc2de(&self) -> CC2DE_R {
                CC2DE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            pub fn cc3de(&self) -> CC3DE_R {
                CC3DE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            pub fn cc4de(&self) -> CC4DE_R {
                CC4DE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            pub fn tde(&self) -> TDE_R {
                TDE_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn uie(&mut self) -> UIE_W<0> {
                UIE_W::new(self)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc1ie(&mut self) -> CC1IE_W<1> {
                CC1IE_W::new(self)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc2ie(&mut self) -> CC2IE_W<2> {
                CC2IE_W::new(self)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc3ie(&mut self) -> CC3IE_W<3> {
                CC3IE_W::new(self)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc4ie(&mut self) -> CC4IE_W<4> {
                CC4IE_W::new(self)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tie(&mut self) -> TIE_W<6> {
                TIE_W::new(self)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn ude(&mut self) -> UDE_W<8> {
                UDE_W::new(self)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc1de(&mut self) -> CC1DE_W<9> {
                CC1DE_W::new(self)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc2de(&mut self) -> CC2DE_W<10> {
                CC2DE_W::new(self)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc3de(&mut self) -> CC3DE_W<11> {
                CC3DE_W::new(self)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc4de(&mut self) -> CC4DE_W<12> {
                CC4DE_W::new(self)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn tde(&mut self) -> TDE_W<14> {
                TDE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA/Interrupt enable register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dmaintenr](index.html) module
        pub struct DMAINTENR_SPEC;
        impl crate::RegisterSpec for DMAINTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dmaintenr::R](R) reader structure
        impl crate::Readable for DMAINTENR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [dmaintenr::W](W) writer structure
        impl crate::Writable for DMAINTENR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DMAINTENR to value 0
        impl crate::Resettable for DMAINTENR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///INTFR (w) register accessor: an alias for `Reg<INTFR_SPEC>`
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///status register
    pub mod intfr {
        ///Register `INTFR` writer
        pub struct W(crate::W<INTFR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<INTFR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<INTFR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<INTFR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `UIF` writer - Update interrupt flag
        pub type UIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC1IF` writer - Capture/compare 1 interrupt flag
        pub type CC1IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC2IF` writer - Capture/Compare 2 interrupt flag
        pub type CC2IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC3IF` writer - Capture/Compare 3 interrupt flag
        pub type CC3IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC4IF` writer - Capture/Compare 4 interrupt flag
        pub type CC4IF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `TIF` writer - Trigger interrupt flag
        pub type TIF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC1OF` writer - Capture/Compare 1 overcapture flag
        pub type CC1OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC2OF` writer - Capture/compare 2 overcapture flag
        pub type CC2OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC3OF` writer - Capture/Compare 3 overcapture flag
        pub type CC3OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        ///Field `CC4OF` writer - Capture/Compare 4 overcapture flag
        pub type CC4OF_W<'a, const O: u8> = crate::BitWriter<'a, u32, INTFR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn uif(&mut self) -> UIF_W<0> {
                UIF_W::new(self)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc1if(&mut self) -> CC1IF_W<1> {
                CC1IF_W::new(self)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc2if(&mut self) -> CC2IF_W<2> {
                CC2IF_W::new(self)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc3if(&mut self) -> CC3IF_W<3> {
                CC3IF_W::new(self)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc4if(&mut self) -> CC4IF_W<4> {
                CC4IF_W::new(self)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn tif(&mut self) -> TIF_W<6> {
                TIF_W::new(self)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc1of(&mut self) -> CC1OF_W<9> {
                CC1OF_W::new(self)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc2of(&mut self) -> CC2OF_W<10> {
                CC2OF_W::new(self)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc3of(&mut self) -> CC3OF_W<11> {
                CC3OF_W::new(self)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc4of(&mut self) -> CC4OF_W<12> {
                CC4OF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///status register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [intfr](index.html) module
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [intfr::W](W) writer structure
        impl crate::Writable for INTFR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SWEVGR (w) register accessor: an alias for `Reg<SWEVGR_SPEC>`
    pub type SWEVGR = crate::Reg<swevgr::SWEVGR_SPEC>;
    ///event generation register
    pub mod swevgr {
        ///Register `SWEVGR` writer
        pub struct W(crate::W<SWEVGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SWEVGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SWEVGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SWEVGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `UG` writer - Update generation
        pub type UG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC1G` writer - Capture/compare 1 generation
        pub type CC1G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC2G` writer - Capture/compare 2 generation
        pub type CC2G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC3G` writer - Capture/compare 3 generation
        pub type CC3G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `CC4G` writer - Capture/compare 4 generation
        pub type CC4G_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `COMG` writer - Capture/Compare control update generation
        pub type COMG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `TG` writer - Trigger generation
        pub type TG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        ///Field `BG` writer - Break generation
        pub type BG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWEVGR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Update generation
            #[inline(always)]
            #[must_use]
            pub fn ug(&mut self) -> UG_W<0> {
                UG_W::new(self)
            }
            ///Bit 1 - Capture/compare 1 generation
            #[inline(always)]
            #[must_use]
            pub fn cc1g(&mut self) -> CC1G_W<1> {
                CC1G_W::new(self)
            }
            ///Bit 2 - Capture/compare 2 generation
            #[inline(always)]
            #[must_use]
            pub fn cc2g(&mut self) -> CC2G_W<2> {
                CC2G_W::new(self)
            }
            ///Bit 3 - Capture/compare 3 generation
            #[inline(always)]
            #[must_use]
            pub fn cc3g(&mut self) -> CC3G_W<3> {
                CC3G_W::new(self)
            }
            ///Bit 4 - Capture/compare 4 generation
            #[inline(always)]
            #[must_use]
            pub fn cc4g(&mut self) -> CC4G_W<4> {
                CC4G_W::new(self)
            }
            ///Bit 5 - Capture/Compare control update generation
            #[inline(always)]
            #[must_use]
            pub fn comg(&mut self) -> COMG_W<5> {
                COMG_W::new(self)
            }
            ///Bit 6 - Trigger generation
            #[inline(always)]
            #[must_use]
            pub fn tg(&mut self) -> TG_W<6> {
                TG_W::new(self)
            }
            ///Bit 7 - Break generation
            #[inline(always)]
            #[must_use]
            pub fn bg(&mut self) -> BG_W<7> {
                BG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///event generation register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [swevgr](index.html) module
        pub struct SWEVGR_SPEC;
        impl crate::RegisterSpec for SWEVGR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [swevgr::W](W) writer structure
        impl crate::Writable for SWEVGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SWEVGR to value 0
        impl crate::Resettable for SWEVGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR1_Output (rw) register accessor: an alias for `Reg<CHCTLR1_OUTPUT_SPEC>`
    pub type CHCTLR1_OUTPUT = crate::Reg<chctlr1_output::CHCTLR1_OUTPUT_SPEC>;
    ///capture/compare mode register 1 (output mode)
    pub mod chctlr1_output {
        ///Register `CHCTLR1_Output` reader
        pub struct R(crate::R<CHCTLR1_OUTPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR1_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR1_OUTPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR1_OUTPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR1_Output` writer
        pub struct W(crate::W<CHCTLR1_OUTPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR1_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR1_OUTPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR1_OUTPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader<u8, u8>;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC1FE` reader - Output compare 1 fast enable
        pub type OC1FE_R = crate::BitReader<bool>;
        ///Field `OC1FE` writer - Output compare 1 fast enable
        pub type OC1FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC1PE` reader - Output compare 1 preload enable
        pub type OC1PE_R = crate::BitReader<bool>;
        ///Field `OC1PE` writer - Output compare 1 preload enable
        pub type OC1PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC1M` reader - Output compare 1 mode
        pub type OC1M_R = crate::FieldReader<u8, u8>;
        ///Field `OC1M` writer - Output compare 1 mode
        pub type OC1M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC1CE` reader - Output compare 1 clear enable
        pub type OC1CE_R = crate::BitReader<bool>;
        ///Field `OC1CE` writer - Output compare 1 clear enable
        pub type OC1CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `CC2S` reader - Capture/Compare 2 selection
        pub type CC2S_R = crate::FieldReader<u8, u8>;
        ///Field `CC2S` writer - Capture/Compare 2 selection
        pub type CC2S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC2FE` reader - Output compare 2 fast enable
        pub type OC2FE_R = crate::BitReader<bool>;
        ///Field `OC2FE` writer - Output compare 2 fast enable
        pub type OC2FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC2PE` reader - Output compare 2 preload enable
        pub type OC2PE_R = crate::BitReader<bool>;
        ///Field `OC2PE` writer - Output compare 2 preload enable
        pub type OC2PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        ///Field `OC2M` reader - Output compare 2 mode
        pub type OC2M_R = crate::FieldReader<u8, u8>;
        ///Field `OC2M` writer - Output compare 2 mode
        pub type OC2M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC2CE` reader - Output compare 2 clear enable
        pub type OC2CE_R = crate::BitReader<bool>;
        ///Field `OC2CE` writer - Output compare 2 clear enable
        pub type OC2CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR1_OUTPUT_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output compare 1 fast enable
            #[inline(always)]
            pub fn oc1fe(&self) -> OC1FE_R {
                OC1FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output compare 1 preload enable
            #[inline(always)]
            pub fn oc1pe(&self) -> OC1PE_R {
                OC1PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output compare 1 mode
            #[inline(always)]
            pub fn oc1m(&self) -> OC1M_R {
                OC1M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output compare 1 clear enable
            #[inline(always)]
            pub fn oc1ce(&self) -> OC1CE_R {
                OC1CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output compare 2 fast enable
            #[inline(always)]
            pub fn oc2fe(&self) -> OC2FE_R {
                OC2FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output compare 2 preload enable
            #[inline(always)]
            pub fn oc2pe(&self) -> OC2PE_R {
                OC2PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output compare 2 mode
            #[inline(always)]
            pub fn oc2m(&self) -> OC2M_R {
                OC2M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output compare 2 clear enable
            #[inline(always)]
            pub fn oc2ce(&self) -> OC2CE_R {
                OC2CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<0> {
                CC1S_W::new(self)
            }
            ///Bit 2 - Output compare 1 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc1fe(&mut self) -> OC1FE_W<2> {
                OC1FE_W::new(self)
            }
            ///Bit 3 - Output compare 1 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc1pe(&mut self) -> OC1PE_W<3> {
                OC1PE_W::new(self)
            }
            ///Bits 4:6 - Output compare 1 mode
            #[inline(always)]
            #[must_use]
            pub fn oc1m(&mut self) -> OC1M_W<4> {
                OC1M_W::new(self)
            }
            ///Bit 7 - Output compare 1 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc1ce(&mut self) -> OC1CE_W<7> {
                OC1CE_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<8> {
                CC2S_W::new(self)
            }
            ///Bit 10 - Output compare 2 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc2fe(&mut self) -> OC2FE_W<10> {
                OC2FE_W::new(self)
            }
            ///Bit 11 - Output compare 2 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc2pe(&mut self) -> OC2PE_W<11> {
                OC2PE_W::new(self)
            }
            ///Bits 12:14 - Output compare 2 mode
            #[inline(always)]
            #[must_use]
            pub fn oc2m(&mut self) -> OC2M_W<12> {
                OC2M_W::new(self)
            }
            ///Bit 15 - Output compare 2 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc2ce(&mut self) -> OC2CE_W<15> {
                OC2CE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register 1 (output mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr1_output](index.html) module
        pub struct CHCTLR1_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr1_output::R](R) reader structure
        impl crate::Readable for CHCTLR1_OUTPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr1_output::W](W) writer structure
        impl crate::Writable for CHCTLR1_OUTPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR1_Output to value 0
        impl crate::Resettable for CHCTLR1_OUTPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR1_Input (rw) register accessor: an alias for `Reg<CHCTLR1_INPUT_SPEC>`
    pub type CHCTLR1_INPUT = crate::Reg<chctlr1_input::CHCTLR1_INPUT_SPEC>;
    ///capture/compare mode register 1 (input mode)
    pub mod chctlr1_input {
        ///Register `CHCTLR1_Input` reader
        pub struct R(crate::R<CHCTLR1_INPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR1_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR1_INPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR1_INPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR1_Input` writer
        pub struct W(crate::W<CHCTLR1_INPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR1_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR1_INPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR1_INPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader<u8, u8>;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC1PSC` reader - Input capture 1 prescaler
        pub type IC1PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC1PSC` writer - Input capture 1 prescaler
        pub type IC1PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC1F` reader - Input capture 1 filter
        pub type IC1F_R = crate::FieldReader<u8, u8>;
        ///Field `IC1F` writer - Input capture 1 filter
        pub type IC1F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 4, O>;
        ///Field `CC2S` reader - Capture/compare 2 selection
        pub type CC2S_R = crate::FieldReader<u8, u8>;
        ///Field `CC2S` writer - Capture/compare 2 selection
        pub type CC2S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC2PSC` reader - Input capture 2 prescaler
        pub type IC2PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC2PSC` writer - Input capture 2 prescaler
        pub type IC2PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC2F` reader - Input capture 2 filter
        pub type IC2F_R = crate::FieldReader<u8, u8>;
        ///Field `IC2F` writer - Input capture 2 filter
        pub type IC2F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR1_INPUT_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            pub fn ic1psc(&self) -> IC1PSC_R {
                IC1PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            pub fn ic1f(&self) -> IC1F_R {
                IC1F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            pub fn ic2psc(&self) -> IC2PSC_R {
                IC2PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            pub fn ic2f(&self) -> IC2F_R {
                IC2F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<0> {
                CC1S_W::new(self)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic1psc(&mut self) -> IC1PSC_W<2> {
                IC1PSC_W::new(self)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            #[must_use]
            pub fn ic1f(&mut self) -> IC1F_W<4> {
                IC1F_W::new(self)
            }
            ///Bits 8:9 - Capture/compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<8> {
                CC2S_W::new(self)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic2psc(&mut self) -> IC2PSC_W<10> {
                IC2PSC_W::new(self)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            #[must_use]
            pub fn ic2f(&mut self) -> IC2F_W<12> {
                IC2F_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register 1 (input mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr1_input](index.html) module
        pub struct CHCTLR1_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr1_input::R](R) reader structure
        impl crate::Readable for CHCTLR1_INPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr1_input::W](W) writer structure
        impl crate::Writable for CHCTLR1_INPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR1_Input to value 0
        impl crate::Resettable for CHCTLR1_INPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR2_Output (rw) register accessor: an alias for `Reg<CHCTLR2_OUTPUT_SPEC>`
    pub type CHCTLR2_OUTPUT = crate::Reg<chctlr2_output::CHCTLR2_OUTPUT_SPEC>;
    ///capture/compare mode register 2 (output mode)
    pub mod chctlr2_output {
        ///Register `CHCTLR2_Output` reader
        pub struct R(crate::R<CHCTLR2_OUTPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR2_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR2_OUTPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR2_OUTPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR2_Output` writer
        pub struct W(crate::W<CHCTLR2_OUTPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR2_OUTPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR2_OUTPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR2_OUTPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC3S` reader - Capture/Compare 3 selection
        pub type CC3S_R = crate::FieldReader<u8, u8>;
        ///Field `CC3S` writer - Capture/Compare 3 selection
        pub type CC3S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC3FE` reader - Output compare 3 fast enable
        pub type OC3FE_R = crate::BitReader<bool>;
        ///Field `OC3FE` writer - Output compare 3 fast enable
        pub type OC3FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC3PE` reader - Output compare 3 preload enable
        pub type OC3PE_R = crate::BitReader<bool>;
        ///Field `OC3PE` writer - Output compare 3 preload enable
        pub type OC3PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC3M` reader - Output compare 3 mode
        pub type OC3M_R = crate::FieldReader<u8, u8>;
        ///Field `OC3M` writer - Output compare 3 mode
        pub type OC3M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC3CE` reader - Output compare 3 clear enable
        pub type OC3CE_R = crate::BitReader<bool>;
        ///Field `OC3CE` writer - Output compare 3 clear enable
        pub type OC3CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader<u8, u8>;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 2, O>;
        ///Field `OC4FE` reader - Output compare 4 fast enable
        pub type OC4FE_R = crate::BitReader<bool>;
        ///Field `OC4FE` writer - Output compare 4 fast enable
        pub type OC4FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC4PE` reader - Output compare 4 preload enable
        pub type OC4PE_R = crate::BitReader<bool>;
        ///Field `OC4PE` writer - Output compare 4 preload enable
        pub type OC4PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        ///Field `OC4M` reader - Output compare 4 mode
        pub type OC4M_R = crate::FieldReader<u8, u8>;
        ///Field `OC4M` writer - Output compare 4 mode
        pub type OC4M_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, u8, u8, 3, O>;
        ///Field `OC4CE` reader - Output compare 4 clear enable
        pub type OC4CE_R = crate::BitReader<bool>;
        ///Field `OC4CE` writer - Output compare 4 clear enable
        pub type OC4CE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CHCTLR2_OUTPUT_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            pub fn oc3fe(&self) -> OC3FE_R {
                OC3FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            pub fn oc3pe(&self) -> OC3PE_R {
                OC3PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            pub fn oc3m(&self) -> OC3M_R {
                OC3M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            pub fn oc3ce(&self) -> OC3CE_R {
                OC3CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            pub fn oc4fe(&self) -> OC4FE_R {
                OC4FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            pub fn oc4pe(&self) -> OC4PE_R {
                OC4PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            pub fn oc4m(&self) -> OC4M_R {
                OC4M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            pub fn oc4ce(&self) -> OC4CE_R {
                OC4CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<0> {
                CC3S_W::new(self)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc3fe(&mut self) -> OC3FE_W<2> {
                OC3FE_W::new(self)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc3pe(&mut self) -> OC3PE_W<3> {
                OC3PE_W::new(self)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            #[must_use]
            pub fn oc3m(&mut self) -> OC3M_W<4> {
                OC3M_W::new(self)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc3ce(&mut self) -> OC3CE_W<7> {
                OC3CE_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<8> {
                CC4S_W::new(self)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc4fe(&mut self) -> OC4FE_W<10> {
                OC4FE_W::new(self)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc4pe(&mut self) -> OC4PE_W<11> {
                OC4PE_W::new(self)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            #[must_use]
            pub fn oc4m(&mut self) -> OC4M_W<12> {
                OC4M_W::new(self)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc4ce(&mut self) -> OC4CE_W<15> {
                OC4CE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register 2 (output mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr2_output](index.html) module
        pub struct CHCTLR2_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr2_output::R](R) reader structure
        impl crate::Readable for CHCTLR2_OUTPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr2_output::W](W) writer structure
        impl crate::Writable for CHCTLR2_OUTPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR2_Output to value 0
        impl crate::Resettable for CHCTLR2_OUTPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CHCTLR2_Input (rw) register accessor: an alias for `Reg<CHCTLR2_INPUT_SPEC>`
    pub type CHCTLR2_INPUT = crate::Reg<chctlr2_input::CHCTLR2_INPUT_SPEC>;
    ///capture/compare mode register 2 (input mode)
    pub mod chctlr2_input {
        ///Register `CHCTLR2_Input` reader
        pub struct R(crate::R<CHCTLR2_INPUT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CHCTLR2_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CHCTLR2_INPUT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CHCTLR2_INPUT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CHCTLR2_Input` writer
        pub struct W(crate::W<CHCTLR2_INPUT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CHCTLR2_INPUT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CHCTLR2_INPUT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CHCTLR2_INPUT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC3S` reader - Capture/Compare 3 selection
        pub type CC3S_R = crate::FieldReader<u8, u8>;
        ///Field `CC3S` writer - Capture/Compare 3 selection
        pub type CC3S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC3PSC` reader - Input capture 3 prescaler
        pub type IC3PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC3PSC` writer - Input capture 3 prescaler
        pub type IC3PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC3F` reader - Input capture 3 filter
        pub type IC3F_R = crate::FieldReader<u8, u8>;
        ///Field `IC3F` writer - Input capture 3 filter
        pub type IC3F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 4, O>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader<u8, u8>;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC4PSC` reader - Input capture 4 prescaler
        pub type IC4PSC_R = crate::FieldReader<u8, u8>;
        ///Field `IC4PSC` writer - Input capture 4 prescaler
        pub type IC4PSC_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 2, O>;
        ///Field `IC4F` reader - Input capture 4 filter
        pub type IC4F_R = crate::FieldReader<u8, u8>;
        ///Field `IC4F` writer - Input capture 4 filter
        pub type IC4F_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CHCTLR2_INPUT_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            pub fn ic3psc(&self) -> IC3PSC_R {
                IC3PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            pub fn ic3f(&self) -> IC3F_R {
                IC3F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            pub fn ic4psc(&self) -> IC4PSC_R {
                IC4PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            pub fn ic4f(&self) -> IC4F_R {
                IC4F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<0> {
                CC3S_W::new(self)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic3psc(&mut self) -> IC3PSC_W<2> {
                IC3PSC_W::new(self)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            #[must_use]
            pub fn ic3f(&mut self) -> IC3F_W<4> {
                IC3F_W::new(self)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<8> {
                CC4S_W::new(self)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic4psc(&mut self) -> IC4PSC_W<10> {
                IC4PSC_W::new(self)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            #[must_use]
            pub fn ic4f(&mut self) -> IC4F_W<12> {
                IC4F_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare mode register 2 (input mode)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [chctlr2_input](index.html) module
        pub struct CHCTLR2_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [chctlr2_input::R](R) reader structure
        impl crate::Readable for CHCTLR2_INPUT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [chctlr2_input::W](W) writer structure
        impl crate::Writable for CHCTLR2_INPUT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CHCTLR2_Input to value 0
        impl crate::Resettable for CHCTLR2_INPUT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CCER (rw) register accessor: an alias for `Reg<CCER_SPEC>`
    pub type CCER = crate::Reg<ccer::CCER_SPEC>;
    ///capture/compare enable register
    pub mod ccer {
        ///Register `CCER` reader
        pub struct R(crate::R<CCER_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CCER_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CCER_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CCER_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CCER` writer
        pub struct W(crate::W<CCER_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CCER_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CCER_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CCER_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CC1E` reader - Capture/Compare 1 output enable
        pub type CC1E_R = crate::BitReader<bool>;
        ///Field `CC1E` writer - Capture/Compare 1 output enable
        pub type CC1E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC1P` reader - Capture/Compare 1 output Polarity
        pub type CC1P_R = crate::BitReader<bool>;
        ///Field `CC1P` writer - Capture/Compare 1 output Polarity
        pub type CC1P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC2E` reader - Capture/Compare 2 output enable
        pub type CC2E_R = crate::BitReader<bool>;
        ///Field `CC2E` writer - Capture/Compare 2 output enable
        pub type CC2E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC2P` reader - Capture/Compare 2 output Polarity
        pub type CC2P_R = crate::BitReader<bool>;
        ///Field `CC2P` writer - Capture/Compare 2 output Polarity
        pub type CC2P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC3E` reader - Capture/Compare 3 output enable
        pub type CC3E_R = crate::BitReader<bool>;
        ///Field `CC3E` writer - Capture/Compare 3 output enable
        pub type CC3E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC3P` reader - Capture/Compare 3 output Polarity
        pub type CC3P_R = crate::BitReader<bool>;
        ///Field `CC3P` writer - Capture/Compare 3 output Polarity
        pub type CC3P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC4E` reader - Capture/Compare 4 output enable
        pub type CC4E_R = crate::BitReader<bool>;
        ///Field `CC4E` writer - Capture/Compare 4 output enable
        pub type CC4E_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        ///Field `CC4P` reader - Capture/Compare 3 output Polarity
        pub type CC4P_R = crate::BitReader<bool>;
        ///Field `CC4P` writer - Capture/Compare 3 output Polarity
        pub type CC4P_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCER_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            pub fn cc1e(&self) -> CC1E_R {
                CC1E_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            pub fn cc1p(&self) -> CC1P_R {
                CC1P_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            pub fn cc2e(&self) -> CC2E_R {
                CC2E_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            pub fn cc2p(&self) -> CC2P_R {
                CC2P_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            pub fn cc3e(&self) -> CC3E_R {
                CC3E_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc3p(&self) -> CC3P_R {
                CC3P_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            pub fn cc4e(&self) -> CC4E_R {
                CC4E_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc4p(&self) -> CC4P_R {
                CC4P_R::new(((self.bits >> 13) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc1e(&mut self) -> CC1E_W<0> {
                CC1E_W::new(self)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc1p(&mut self) -> CC1P_W<1> {
                CC1P_W::new(self)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc2e(&mut self) -> CC2E_W<4> {
                CC2E_W::new(self)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc2p(&mut self) -> CC2P_W<5> {
                CC2P_W::new(self)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc3e(&mut self) -> CC3E_W<8> {
                CC3E_W::new(self)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc3p(&mut self) -> CC3P_W<9> {
                CC3P_W::new(self)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc4e(&mut self) -> CC4E_W<12> {
                CC4E_W::new(self)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc4p(&mut self) -> CC4P_W<13> {
                CC4P_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare enable register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ccer](index.html) module
        pub struct CCER_SPEC;
        impl crate::RegisterSpec for CCER_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ccer::R](R) reader structure
        impl crate::Readable for CCER_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ccer::W](W) writer structure
        impl crate::Writable for CCER_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CCER to value 0
        impl crate::Resettable for CCER_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNT (rw) register accessor: an alias for `Reg<CNT_SPEC>`
    pub type CNT = crate::Reg<cnt::CNT_SPEC>;
    ///counter
    pub mod cnt {
        ///Register `CNT` reader
        pub struct R(crate::R<CNT_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNT_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNT_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNT` writer
        pub struct W(crate::W<CNT_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNT_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNT_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNT_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CNT` reader - counter value
        pub type CNT_R = crate::FieldReader<u16, u16>;
        ///Field `CNT` writer - counter value
        pub type CNT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CNT_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - counter value
            #[inline(always)]
            pub fn cnt(&self) -> CNT_R {
                CNT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - counter value
            #[inline(always)]
            #[must_use]
            pub fn cnt(&mut self) -> CNT_W<0> {
                CNT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///counter
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cnt](index.html) module
        pub struct CNT_SPEC;
        impl crate::RegisterSpec for CNT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cnt::R](R) reader structure
        impl crate::Readable for CNT_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cnt::W](W) writer structure
        impl crate::Writable for CNT_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNT to value 0
        impl crate::Resettable for CNT_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///PSC (rw) register accessor: an alias for `Reg<PSC_SPEC>`
    pub type PSC = crate::Reg<psc::PSC_SPEC>;
    ///prescaler
    pub mod psc {
        ///Register `PSC` reader
        pub struct R(crate::R<PSC_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<PSC_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<PSC_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<PSC_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `PSC` writer
        pub struct W(crate::W<PSC_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<PSC_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<PSC_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<PSC_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PSC` reader - Prescaler value
        pub type PSC_R = crate::FieldReader<u16, u16>;
        ///Field `PSC` writer - Prescaler value
        pub type PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, PSC_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            pub fn psc(&self) -> PSC_R {
                PSC_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            #[must_use]
            pub fn psc(&mut self) -> PSC_W<0> {
                PSC_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///prescaler
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [psc](index.html) module
        pub struct PSC_SPEC;
        impl crate::RegisterSpec for PSC_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [psc::R](R) reader structure
        impl crate::Readable for PSC_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [psc::W](W) writer structure
        impl crate::Writable for PSC_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets PSC to value 0
        impl crate::Resettable for PSC_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///ATRLR (rw) register accessor: an alias for `Reg<ATRLR_SPEC>`
    pub type ATRLR = crate::Reg<atrlr::ATRLR_SPEC>;
    ///auto-reload register
    pub mod atrlr {
        ///Register `ATRLR` reader
        pub struct R(crate::R<ATRLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ATRLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ATRLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ATRLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ATRLR` writer
        pub struct W(crate::W<ATRLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ATRLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ATRLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ATRLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ARR` reader - Auto-reload value
        pub type ARR_R = crate::FieldReader<u16, u16>;
        ///Field `ARR` writer - Auto-reload value
        pub type ARR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ATRLR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            pub fn arr(&self) -> ARR_R {
                ARR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            #[must_use]
            pub fn arr(&mut self) -> ARR_W<0> {
                ARR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///auto-reload register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [atrlr](index.html) module
        pub struct ATRLR_SPEC;
        impl crate::RegisterSpec for ATRLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [atrlr::R](R) reader structure
        impl crate::Readable for ATRLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [atrlr::W](W) writer structure
        impl crate::Writable for ATRLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ATRLR to value 0
        impl crate::Resettable for ATRLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH1CVR (rw) register accessor: an alias for `Reg<CH1CVR_SPEC>`
    pub type CH1CVR = crate::Reg<ch1cvr::CH1CVR_SPEC>;
    ///capture/compare register 1
    pub mod ch1cvr {
        ///Register `CH1CVR` reader
        pub struct R(crate::R<CH1CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH1CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH1CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH1CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH1CVR` writer
        pub struct W(crate::W<CH1CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH1CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH1CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH1CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR1` reader - Capture/Compare 1 value
        pub type CCR1_R = crate::FieldReader<u16, u16>;
        ///Field `CCR1` writer - Capture/Compare 1 value
        pub type CCR1_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH1CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            pub fn ccr1(&self) -> CCR1_R {
                CCR1_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            #[must_use]
            pub fn ccr1(&mut self) -> CCR1_W<0> {
                CCR1_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch1cvr](index.html) module
        pub struct CH1CVR_SPEC;
        impl crate::RegisterSpec for CH1CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch1cvr::R](R) reader structure
        impl crate::Readable for CH1CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch1cvr::W](W) writer structure
        impl crate::Writable for CH1CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH1CVR to value 0
        impl crate::Resettable for CH1CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH2CVR (rw) register accessor: an alias for `Reg<CH2CVR_SPEC>`
    pub type CH2CVR = crate::Reg<ch2cvr::CH2CVR_SPEC>;
    ///capture/compare register 2
    pub mod ch2cvr {
        ///Register `CH2CVR` reader
        pub struct R(crate::R<CH2CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH2CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH2CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH2CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH2CVR` writer
        pub struct W(crate::W<CH2CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH2CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH2CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH2CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR2` reader - Capture/Compare 2 value
        pub type CCR2_R = crate::FieldReader<u16, u16>;
        ///Field `CCR2` writer - Capture/Compare 2 value
        pub type CCR2_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH2CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            pub fn ccr2(&self) -> CCR2_R {
                CCR2_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            #[must_use]
            pub fn ccr2(&mut self) -> CCR2_W<0> {
                CCR2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch2cvr](index.html) module
        pub struct CH2CVR_SPEC;
        impl crate::RegisterSpec for CH2CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch2cvr::R](R) reader structure
        impl crate::Readable for CH2CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch2cvr::W](W) writer structure
        impl crate::Writable for CH2CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH2CVR to value 0
        impl crate::Resettable for CH2CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH3CVR (rw) register accessor: an alias for `Reg<CH3CVR_SPEC>`
    pub type CH3CVR = crate::Reg<ch3cvr::CH3CVR_SPEC>;
    ///capture/compare register 3
    pub mod ch3cvr {
        ///Register `CH3CVR` reader
        pub struct R(crate::R<CH3CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH3CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH3CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH3CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH3CVR` writer
        pub struct W(crate::W<CH3CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH3CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH3CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH3CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR3` reader - Capture/Compare value
        pub type CCR3_R = crate::FieldReader<u16, u16>;
        ///Field `CCR3` writer - Capture/Compare value
        pub type CCR3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH3CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ccr3(&self) -> CCR3_R {
                CCR3_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ccr3(&mut self) -> CCR3_W<0> {
                CCR3_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 3
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch3cvr](index.html) module
        pub struct CH3CVR_SPEC;
        impl crate::RegisterSpec for CH3CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch3cvr::R](R) reader structure
        impl crate::Readable for CH3CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch3cvr::W](W) writer structure
        impl crate::Writable for CH3CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH3CVR to value 0
        impl crate::Resettable for CH3CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CH4CVR (rw) register accessor: an alias for `Reg<CH4CVR_SPEC>`
    pub type CH4CVR = crate::Reg<ch4cvr::CH4CVR_SPEC>;
    ///capture/compare register 4
    pub mod ch4cvr {
        ///Register `CH4CVR` reader
        pub struct R(crate::R<CH4CVR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CH4CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CH4CVR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CH4CVR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CH4CVR` writer
        pub struct W(crate::W<CH4CVR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CH4CVR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CH4CVR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CH4CVR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR4` reader - Capture/Compare value
        pub type CCR4_R = crate::FieldReader<u16, u16>;
        ///Field `CCR4` writer - Capture/Compare value
        pub type CCR4_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CH4CVR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ccr4(&self) -> CCR4_R {
                CCR4_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ccr4(&mut self) -> CCR4_W<0> {
                CCR4_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///capture/compare register 4
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ch4cvr](index.html) module
        pub struct CH4CVR_SPEC;
        impl crate::RegisterSpec for CH4CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ch4cvr::R](R) reader structure
        impl crate::Readable for CH4CVR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ch4cvr::W](W) writer structure
        impl crate::Writable for CH4CVR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CH4CVR to value 0
        impl crate::Resettable for CH4CVR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DMACFGR (rw) register accessor: an alias for `Reg<DMACFGR_SPEC>`
    pub type DMACFGR = crate::Reg<dmacfgr::DMACFGR_SPEC>;
    ///DMA control register
    pub mod dmacfgr {
        ///Register `DMACFGR` reader
        pub struct R(crate::R<DMACFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DMACFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DMACFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DMACFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DMACFGR` writer
        pub struct W(crate::W<DMACFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DMACFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DMACFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DMACFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DBA` reader - DMA base address
        pub type DBA_R = crate::FieldReader<u8, u8>;
        ///Field `DBA` writer - DMA base address
        pub type DBA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMACFGR_SPEC, u8, u8, 5, O>;
        ///Field `DBL` reader - DMA burst length
        pub type DBL_R = crate::FieldReader<u8, u8>;
        ///Field `DBL` writer - DMA burst length
        pub type DBL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMACFGR_SPEC, u8, u8, 5, O>;
        impl R {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            pub fn dba(&self) -> DBA_R {
                DBA_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            pub fn dbl(&self) -> DBL_R {
                DBL_R::new(((self.bits >> 8) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            #[must_use]
            pub fn dba(&mut self) -> DBA_W<0> {
                DBA_W::new(self)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            #[must_use]
            pub fn dbl(&mut self) -> DBL_W<8> {
                DBL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dmacfgr](index.html) module
        pub struct DMACFGR_SPEC;
        impl crate::RegisterSpec for DMACFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dmacfgr::R](R) reader structure
        impl crate::Readable for DMACFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [dmacfgr::W](W) writer structure
        impl crate::Writable for DMACFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DMACFGR to value 0
        impl crate::Resettable for DMACFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DMAR (rw) register accessor: an alias for `Reg<DMAR_SPEC>`
    pub type DMAR = crate::Reg<dmar::DMAR_SPEC>;
    ///DMA address for full transfer
    pub mod dmar {
        ///Register `DMAR` reader
        pub struct R(crate::R<DMAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DMAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DMAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DMAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DMAR` writer
        pub struct W(crate::W<DMAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DMAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DMAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DMAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DMAB` reader - DMA register for burst accesses
        pub type DMAB_R = crate::FieldReader<u16, u16>;
        ///Field `DMAB` writer - DMA register for burst accesses
        pub type DMAB_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DMAR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            pub fn dmab(&self) -> DMAB_R {
                DMAB_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            #[must_use]
            pub fn dmab(&mut self) -> DMAB_W<0> {
                DMAB_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DMA address for full transfer
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dmar](index.html) module
        pub struct DMAR_SPEC;
        impl crate::RegisterSpec for DMAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dmar::R](R) reader structure
        impl crate::Readable for DMAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [dmar::W](W) writer structure
        impl crate::Writable for DMAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DMAR to value 0
        impl crate::Resettable for DMAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///General purpose timer
pub struct TIM3 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for TIM3 {}
impl TIM3 {
    ///Pointer to the register block
    pub const PTR: *const tim2::RegisterBlock = 0x4000_0400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const tim2::RegisterBlock {
        Self::PTR
    }
}
impl Deref for TIM3 {
    type Target = tim2::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for TIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM3").finish()
    }
}
///General purpose timer
pub use self::tim2 as tim3;
///General purpose timer
pub struct TIM4 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for TIM4 {}
impl TIM4 {
    ///Pointer to the register block
    pub const PTR: *const tim2::RegisterBlock = 0x4000_0800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const tim2::RegisterBlock {
        Self::PTR
    }
}
impl Deref for TIM4 {
    type Target = tim2::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for TIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM4").finish()
    }
}
///General purpose timer
pub use self::tim2 as tim4;
///Inter integrated circuit
pub struct I2C1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for I2C1 {}
impl I2C1 {
    ///Pointer to the register block
    pub const PTR: *const i2c1::RegisterBlock = 0x4000_5400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const i2c1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for I2C1 {
    type Target = i2c1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for I2C1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C1").finish()
    }
}
///Inter integrated circuit
pub mod i2c1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Control register 1
        pub ctlr1: CTLR1,
        ///0x04 - Control register 2
        pub ctlr2: CTLR2,
        ///0x08 - Own address register 1
        pub oaddr1: OADDR1,
        ///0x0c - Own address register 2
        pub oaddr2: OADDR2,
        ///0x10 - Data register
        pub datar: DATAR,
        ///0x14 - Status register 1
        pub star1: STAR1,
        ///0x18 - Status register 2
        pub star2: STAR2,
        ///0x1c - Clock control register
        pub ckcfgr: CKCFGR,
        ///0x20 - RTR register
        pub rtr: RTR,
    }
    ///CTLR1 (rw) register accessor: an alias for `Reg<CTLR1_SPEC>`
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///Control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub struct R(crate::R<CTLR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR1` writer
        pub struct W(crate::W<CTLR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PE` reader - Peripheral enable
        pub type PE_R = crate::BitReader<bool>;
        ///Field `PE` writer - Peripheral enable
        pub type PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `SMBUS` reader - SMBus mode
        pub type SMBUS_R = crate::BitReader<bool>;
        ///Field `SMBUS` writer - SMBus mode
        pub type SMBUS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `SMBTYPE` reader - SMBus type
        pub type SMBTYPE_R = crate::BitReader<bool>;
        ///Field `SMBTYPE` writer - SMBus type
        pub type SMBTYPE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `ENARP` reader - ARP enable
        pub type ENARP_R = crate::BitReader<bool>;
        ///Field `ENARP` writer - ARP enable
        pub type ENARP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `ENPEC` reader - PEC enable
        pub type ENPEC_R = crate::BitReader<bool>;
        ///Field `ENPEC` writer - PEC enable
        pub type ENPEC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `ENGC` reader - General call enable
        pub type ENGC_R = crate::BitReader<bool>;
        ///Field `ENGC` writer - General call enable
        pub type ENGC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `NOSTRETCH` reader - Clock stretching disable (Slave mode)
        pub type NOSTRETCH_R = crate::BitReader<bool>;
        ///Field `NOSTRETCH` writer - Clock stretching disable (Slave mode)
        pub type NOSTRETCH_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `START` reader - Start generation
        pub type START_R = crate::BitReader<bool>;
        ///Field `START` writer - Start generation
        pub type START_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `STOP` reader - Stop generation
        pub type STOP_R = crate::BitReader<bool>;
        ///Field `STOP` writer - Stop generation
        pub type STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `ACK` reader - Acknowledge enable
        pub type ACK_R = crate::BitReader<bool>;
        ///Field `ACK` writer - Acknowledge enable
        pub type ACK_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `POS` reader - Acknowledge/PEC Position (for data reception)
        pub type POS_R = crate::BitReader<bool>;
        ///Field `POS` writer - Acknowledge/PEC Position (for data reception)
        pub type POS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `PEC` reader - Packet error checking
        pub type PEC_R = crate::BitReader<bool>;
        ///Field `PEC` writer - Packet error checking
        pub type PEC_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `ALERT` reader - SMBus alert
        pub type ALERT_R = crate::BitReader<bool>;
        ///Field `ALERT` writer - SMBus alert
        pub type ALERT_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `SWRST` reader - Software reset
        pub type SWRST_R = crate::BitReader<bool>;
        ///Field `SWRST` writer - Software reset
        pub type SWRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Peripheral enable
            #[inline(always)]
            pub fn pe(&self) -> PE_R {
                PE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - SMBus mode
            #[inline(always)]
            pub fn smbus(&self) -> SMBUS_R {
                SMBUS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 3 - SMBus type
            #[inline(always)]
            pub fn smbtype(&self) -> SMBTYPE_R {
                SMBTYPE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - ARP enable
            #[inline(always)]
            pub fn enarp(&self) -> ENARP_R {
                ENARP_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - PEC enable
            #[inline(always)]
            pub fn enpec(&self) -> ENPEC_R {
                ENPEC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - General call enable
            #[inline(always)]
            pub fn engc(&self) -> ENGC_R {
                ENGC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Clock stretching disable (Slave mode)
            #[inline(always)]
            pub fn nostretch(&self) -> NOSTRETCH_R {
                NOSTRETCH_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Start generation
            #[inline(always)]
            pub fn start(&self) -> START_R {
                START_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Stop generation
            #[inline(always)]
            pub fn stop(&self) -> STOP_R {
                STOP_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Acknowledge enable
            #[inline(always)]
            pub fn ack(&self) -> ACK_R {
                ACK_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Acknowledge/PEC Position (for data reception)
            #[inline(always)]
            pub fn pos(&self) -> POS_R {
                POS_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Packet error checking
            #[inline(always)]
            pub fn pec(&self) -> PEC_R {
                PEC_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - SMBus alert
            #[inline(always)]
            pub fn alert(&self) -> ALERT_R {
                ALERT_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 15 - Software reset
            #[inline(always)]
            pub fn swrst(&self) -> SWRST_R {
                SWRST_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Peripheral enable
            #[inline(always)]
            #[must_use]
            pub fn pe(&mut self) -> PE_W<0> {
                PE_W::new(self)
            }
            ///Bit 1 - SMBus mode
            #[inline(always)]
            #[must_use]
            pub fn smbus(&mut self) -> SMBUS_W<1> {
                SMBUS_W::new(self)
            }
            ///Bit 3 - SMBus type
            #[inline(always)]
            #[must_use]
            pub fn smbtype(&mut self) -> SMBTYPE_W<3> {
                SMBTYPE_W::new(self)
            }
            ///Bit 4 - ARP enable
            #[inline(always)]
            #[must_use]
            pub fn enarp(&mut self) -> ENARP_W<4> {
                ENARP_W::new(self)
            }
            ///Bit 5 - PEC enable
            #[inline(always)]
            #[must_use]
            pub fn enpec(&mut self) -> ENPEC_W<5> {
                ENPEC_W::new(self)
            }
            ///Bit 6 - General call enable
            #[inline(always)]
            #[must_use]
            pub fn engc(&mut self) -> ENGC_W<6> {
                ENGC_W::new(self)
            }
            ///Bit 7 - Clock stretching disable (Slave mode)
            #[inline(always)]
            #[must_use]
            pub fn nostretch(&mut self) -> NOSTRETCH_W<7> {
                NOSTRETCH_W::new(self)
            }
            ///Bit 8 - Start generation
            #[inline(always)]
            #[must_use]
            pub fn start(&mut self) -> START_W<8> {
                START_W::new(self)
            }
            ///Bit 9 - Stop generation
            #[inline(always)]
            #[must_use]
            pub fn stop(&mut self) -> STOP_W<9> {
                STOP_W::new(self)
            }
            ///Bit 10 - Acknowledge enable
            #[inline(always)]
            #[must_use]
            pub fn ack(&mut self) -> ACK_W<10> {
                ACK_W::new(self)
            }
            ///Bit 11 - Acknowledge/PEC Position (for data reception)
            #[inline(always)]
            #[must_use]
            pub fn pos(&mut self) -> POS_W<11> {
                POS_W::new(self)
            }
            ///Bit 12 - Packet error checking
            #[inline(always)]
            #[must_use]
            pub fn pec(&mut self) -> PEC_W<12> {
                PEC_W::new(self)
            }
            ///Bit 13 - SMBus alert
            #[inline(always)]
            #[must_use]
            pub fn alert(&mut self) -> ALERT_W<13> {
                ALERT_W::new(self)
            }
            ///Bit 15 - Software reset
            #[inline(always)]
            #[must_use]
            pub fn swrst(&mut self) -> SWRST_W<15> {
                SWRST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr1](index.html) module
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr1::R](R) reader structure
        impl crate::Readable for CTLR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr1::W](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR2 (rw) register accessor: an alias for `Reg<CTLR2_SPEC>`
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///Control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub struct R(crate::R<CTLR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR2` writer
        pub struct W(crate::W<CTLR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `FREQ` reader - Peripheral clock frequency
        pub type FREQ_R = crate::FieldReader<u8, u8>;
        ///Field `FREQ` writer - Peripheral clock frequency
        pub type FREQ_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 6, O>;
        ///Field `ITERREN` reader - Error interrupt enable
        pub type ITERREN_R = crate::BitReader<bool>;
        ///Field `ITERREN` writer - Error interrupt enable
        pub type ITERREN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `ITEVTEN` reader - Event interrupt enable
        pub type ITEVTEN_R = crate::BitReader<bool>;
        ///Field `ITEVTEN` writer - Event interrupt enable
        pub type ITEVTEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `ITBUFEN` reader - Buffer interrupt enable
        pub type ITBUFEN_R = crate::BitReader<bool>;
        ///Field `ITBUFEN` writer - Buffer interrupt enable
        pub type ITBUFEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `DMAEN` reader - DMA requests enable
        pub type DMAEN_R = crate::BitReader<bool>;
        ///Field `DMAEN` writer - DMA requests enable
        pub type DMAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `LAST` reader - DMA last transfer
        pub type LAST_R = crate::BitReader<bool>;
        ///Field `LAST` writer - DMA last transfer
        pub type LAST_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        impl R {
            ///Bits 0:5 - Peripheral clock frequency
            #[inline(always)]
            pub fn freq(&self) -> FREQ_R {
                FREQ_R::new((self.bits & 0x3f) as u8)
            }
            ///Bit 8 - Error interrupt enable
            #[inline(always)]
            pub fn iterren(&self) -> ITERREN_R {
                ITERREN_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Event interrupt enable
            #[inline(always)]
            pub fn itevten(&self) -> ITEVTEN_R {
                ITEVTEN_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Buffer interrupt enable
            #[inline(always)]
            pub fn itbufen(&self) -> ITBUFEN_R {
                ITBUFEN_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - DMA requests enable
            #[inline(always)]
            pub fn dmaen(&self) -> DMAEN_R {
                DMAEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - DMA last transfer
            #[inline(always)]
            pub fn last(&self) -> LAST_R {
                LAST_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:5 - Peripheral clock frequency
            #[inline(always)]
            #[must_use]
            pub fn freq(&mut self) -> FREQ_W<0> {
                FREQ_W::new(self)
            }
            ///Bit 8 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn iterren(&mut self) -> ITERREN_W<8> {
                ITERREN_W::new(self)
            }
            ///Bit 9 - Event interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn itevten(&mut self) -> ITEVTEN_W<9> {
                ITEVTEN_W::new(self)
            }
            ///Bit 10 - Buffer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn itbufen(&mut self) -> ITBUFEN_W<10> {
                ITBUFEN_W::new(self)
            }
            ///Bit 11 - DMA requests enable
            #[inline(always)]
            #[must_use]
            pub fn dmaen(&mut self) -> DMAEN_W<11> {
                DMAEN_W::new(self)
            }
            ///Bit 12 - DMA last transfer
            #[inline(always)]
            #[must_use]
            pub fn last(&mut self) -> LAST_W<12> {
                LAST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr2](index.html) module
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr2::R](R) reader structure
        impl crate::Readable for CTLR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr2::W](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///OADDR1 (rw) register accessor: an alias for `Reg<OADDR1_SPEC>`
    pub type OADDR1 = crate::Reg<oaddr1::OADDR1_SPEC>;
    ///Own address register 1
    pub mod oaddr1 {
        ///Register `OADDR1` reader
        pub struct R(crate::R<OADDR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<OADDR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<OADDR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<OADDR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `OADDR1` writer
        pub struct W(crate::W<OADDR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<OADDR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<OADDR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<OADDR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ADD0` reader - Interface address
        pub type ADD0_R = crate::BitReader<bool>;
        ///Field `ADD0` writer - Interface address
        pub type ADD0_W<'a, const O: u8> = crate::BitWriter<'a, u32, OADDR1_SPEC, bool, O>;
        ///Field `ADD7_1` reader - Interface address
        pub type ADD7_1_R = crate::FieldReader<u8, u8>;
        ///Field `ADD7_1` writer - Interface address
        pub type ADD7_1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OADDR1_SPEC, u8, u8, 7, O>;
        ///Field `ADD9_8` reader - Interface address
        pub type ADD9_8_R = crate::FieldReader<u8, u8>;
        ///Field `ADD9_8` writer - Interface address
        pub type ADD9_8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OADDR1_SPEC, u8, u8, 2, O>;
        ///Field `MUST1` reader - must set 1 bit
        pub type MUST1_R = crate::BitReader<bool>;
        ///Field `MUST1` writer - must set 1 bit
        pub type MUST1_W<'a, const O: u8> = crate::BitWriter<'a, u32, OADDR1_SPEC, bool, O>;
        ///Field `ADDMODE` reader - Addressing mode (slave mode)
        pub type ADDMODE_R = crate::BitReader<bool>;
        ///Field `ADDMODE` writer - Addressing mode (slave mode)
        pub type ADDMODE_W<'a, const O: u8> = crate::BitWriter<'a, u32, OADDR1_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Interface address
            #[inline(always)]
            pub fn add0(&self) -> ADD0_R {
                ADD0_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            pub fn add7_1(&self) -> ADD7_1_R {
                ADD7_1_R::new(((self.bits >> 1) & 0x7f) as u8)
            }
            ///Bits 8:9 - Interface address
            #[inline(always)]
            pub fn add9_8(&self) -> ADD9_8_R {
                ADD9_8_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 14 - must set 1 bit
            #[inline(always)]
            pub fn must1(&self) -> MUST1_R {
                MUST1_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Addressing mode (slave mode)
            #[inline(always)]
            pub fn addmode(&self) -> ADDMODE_R {
                ADDMODE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add0(&mut self) -> ADD0_W<0> {
                ADD0_W::new(self)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add7_1(&mut self) -> ADD7_1_W<1> {
                ADD7_1_W::new(self)
            }
            ///Bits 8:9 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add9_8(&mut self) -> ADD9_8_W<8> {
                ADD9_8_W::new(self)
            }
            ///Bit 14 - must set 1 bit
            #[inline(always)]
            #[must_use]
            pub fn must1(&mut self) -> MUST1_W<14> {
                MUST1_W::new(self)
            }
            ///Bit 15 - Addressing mode (slave mode)
            #[inline(always)]
            #[must_use]
            pub fn addmode(&mut self) -> ADDMODE_W<15> {
                ADDMODE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Own address register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [oaddr1](index.html) module
        pub struct OADDR1_SPEC;
        impl crate::RegisterSpec for OADDR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [oaddr1::R](R) reader structure
        impl crate::Readable for OADDR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [oaddr1::W](W) writer structure
        impl crate::Writable for OADDR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets OADDR1 to value 0
        impl crate::Resettable for OADDR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///OADDR2 (rw) register accessor: an alias for `Reg<OADDR2_SPEC>`
    pub type OADDR2 = crate::Reg<oaddr2::OADDR2_SPEC>;
    ///Own address register 2
    pub mod oaddr2 {
        ///Register `OADDR2` reader
        pub struct R(crate::R<OADDR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<OADDR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<OADDR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<OADDR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `OADDR2` writer
        pub struct W(crate::W<OADDR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<OADDR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<OADDR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<OADDR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ENDUAL` reader - Dual addressing mode enable
        pub type ENDUAL_R = crate::BitReader<bool>;
        ///Field `ENDUAL` writer - Dual addressing mode enable
        pub type ENDUAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, OADDR2_SPEC, bool, O>;
        ///Field `ADD2` reader - Interface address
        pub type ADD2_R = crate::FieldReader<u8, u8>;
        ///Field `ADD2` writer - Interface address
        pub type ADD2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OADDR2_SPEC, u8, u8, 7, O>;
        impl R {
            ///Bit 0 - Dual addressing mode enable
            #[inline(always)]
            pub fn endual(&self) -> ENDUAL_R {
                ENDUAL_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            pub fn add2(&self) -> ADD2_R {
                ADD2_R::new(((self.bits >> 1) & 0x7f) as u8)
            }
        }
        impl W {
            ///Bit 0 - Dual addressing mode enable
            #[inline(always)]
            #[must_use]
            pub fn endual(&mut self) -> ENDUAL_W<0> {
                ENDUAL_W::new(self)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add2(&mut self) -> ADD2_W<1> {
                ADD2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Own address register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [oaddr2](index.html) module
        pub struct OADDR2_SPEC;
        impl crate::RegisterSpec for OADDR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [oaddr2::R](R) reader structure
        impl crate::Readable for OADDR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [oaddr2::W](W) writer structure
        impl crate::Writable for OADDR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets OADDR2 to value 0
        impl crate::Resettable for OADDR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DATAR (rw) register accessor: an alias for `Reg<DATAR_SPEC>`
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///Data register
    pub mod datar {
        ///Register `DATAR` reader
        pub struct R(crate::R<DATAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR` writer
        pub struct W(crate::W<DATAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DR` reader - 8-bit data register
        pub type DR_R = crate::FieldReader<u8, u8>;
        ///Field `DR` writer - 8-bit data register
        pub type DR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:7 - 8-bit data register
            #[inline(always)]
            pub fn dr(&self) -> DR_R {
                DR_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - 8-bit data register
            #[inline(always)]
            #[must_use]
            pub fn dr(&mut self) -> DR_W<0> {
                DR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar](index.html) module
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar::R](R) reader structure
        impl crate::Readable for DATAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar::W](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR to value 0
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///STAR1 (rw) register accessor: an alias for `Reg<STAR1_SPEC>`
    pub type STAR1 = crate::Reg<star1::STAR1_SPEC>;
    ///Status register 1
    pub mod star1 {
        ///Register `STAR1` reader
        pub struct R(crate::R<STAR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STAR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STAR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STAR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STAR1` writer
        pub struct W(crate::W<STAR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STAR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STAR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STAR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SB` reader - Start bit (Master mode)
        pub type SB_R = crate::BitReader<bool>;
        ///Field `ADDR` reader - Address sent (master mode)/matched (slave mode)
        pub type ADDR_R = crate::BitReader<bool>;
        ///Field `BTF` reader - Byte transfer finished
        pub type BTF_R = crate::BitReader<bool>;
        ///Field `ADD10` reader - 10-bit header sent (Master mode)
        pub type ADD10_R = crate::BitReader<bool>;
        ///Field `STOPF` reader - Stop detection (slave mode)
        pub type STOPF_R = crate::BitReader<bool>;
        ///Field `RxNE` reader - Data register not empty (receivers)
        pub type RX_NE_R = crate::BitReader<bool>;
        ///Field `TxE` reader - Data register empty (transmitters)
        pub type TX_E_R = crate::BitReader<bool>;
        ///Field `BERR` reader - Bus error
        pub type BERR_R = crate::BitReader<bool>;
        ///Field `BERR` writer - Bus error
        pub type BERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        ///Field `ARLO` reader - Arbitration lost (master mode)
        pub type ARLO_R = crate::BitReader<bool>;
        ///Field `ARLO` writer - Arbitration lost (master mode)
        pub type ARLO_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        ///Field `AF` reader - Acknowledge failure
        pub type AF_R = crate::BitReader<bool>;
        ///Field `AF` writer - Acknowledge failure
        pub type AF_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        ///Field `OVR` reader - Overrun/Underrun
        pub type OVR_R = crate::BitReader<bool>;
        ///Field `OVR` writer - Overrun/Underrun
        pub type OVR_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        ///Field `PECERR` reader - PEC Error in reception
        pub type PECERR_R = crate::BitReader<bool>;
        ///Field `PECERR` writer - PEC Error in reception
        pub type PECERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        ///Field `TIMEOUT` reader - Timeout or Tlow error
        pub type TIMEOUT_R = crate::BitReader<bool>;
        ///Field `TIMEOUT` writer - Timeout or Tlow error
        pub type TIMEOUT_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        ///Field `SMBALERT` reader - SMBus alert
        pub type SMBALERT_R = crate::BitReader<bool>;
        ///Field `SMBALERT` writer - SMBus alert
        pub type SMBALERT_W<'a, const O: u8> = crate::BitWriter<'a, u32, STAR1_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Start bit (Master mode)
            #[inline(always)]
            pub fn sb(&self) -> SB_R {
                SB_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Address sent (master mode)/matched (slave mode)
            #[inline(always)]
            pub fn addr(&self) -> ADDR_R {
                ADDR_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Byte transfer finished
            #[inline(always)]
            pub fn btf(&self) -> BTF_R {
                BTF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - 10-bit header sent (Master mode)
            #[inline(always)]
            pub fn add10(&self) -> ADD10_R {
                ADD10_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Stop detection (slave mode)
            #[inline(always)]
            pub fn stopf(&self) -> STOPF_R {
                STOPF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - Data register not empty (receivers)
            #[inline(always)]
            pub fn rx_ne(&self) -> RX_NE_R {
                RX_NE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Data register empty (transmitters)
            #[inline(always)]
            pub fn tx_e(&self) -> TX_E_R {
                TX_E_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Bus error
            #[inline(always)]
            pub fn berr(&self) -> BERR_R {
                BERR_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Arbitration lost (master mode)
            #[inline(always)]
            pub fn arlo(&self) -> ARLO_R {
                ARLO_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Acknowledge failure
            #[inline(always)]
            pub fn af(&self) -> AF_R {
                AF_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Overrun/Underrun
            #[inline(always)]
            pub fn ovr(&self) -> OVR_R {
                OVR_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - PEC Error in reception
            #[inline(always)]
            pub fn pecerr(&self) -> PECERR_R {
                PECERR_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - Timeout or Tlow error
            #[inline(always)]
            pub fn timeout(&self) -> TIMEOUT_R {
                TIMEOUT_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - SMBus alert
            #[inline(always)]
            pub fn smbalert(&self) -> SMBALERT_R {
                SMBALERT_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 8 - Bus error
            #[inline(always)]
            #[must_use]
            pub fn berr(&mut self) -> BERR_W<8> {
                BERR_W::new(self)
            }
            ///Bit 9 - Arbitration lost (master mode)
            #[inline(always)]
            #[must_use]
            pub fn arlo(&mut self) -> ARLO_W<9> {
                ARLO_W::new(self)
            }
            ///Bit 10 - Acknowledge failure
            #[inline(always)]
            #[must_use]
            pub fn af(&mut self) -> AF_W<10> {
                AF_W::new(self)
            }
            ///Bit 11 - Overrun/Underrun
            #[inline(always)]
            #[must_use]
            pub fn ovr(&mut self) -> OVR_W<11> {
                OVR_W::new(self)
            }
            ///Bit 12 - PEC Error in reception
            #[inline(always)]
            #[must_use]
            pub fn pecerr(&mut self) -> PECERR_W<12> {
                PECERR_W::new(self)
            }
            ///Bit 14 - Timeout or Tlow error
            #[inline(always)]
            #[must_use]
            pub fn timeout(&mut self) -> TIMEOUT_W<14> {
                TIMEOUT_W::new(self)
            }
            ///Bit 15 - SMBus alert
            #[inline(always)]
            #[must_use]
            pub fn smbalert(&mut self) -> SMBALERT_W<15> {
                SMBALERT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Status register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [star1](index.html) module
        pub struct STAR1_SPEC;
        impl crate::RegisterSpec for STAR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [star1::R](R) reader structure
        impl crate::Readable for STAR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [star1::W](W) writer structure
        impl crate::Writable for STAR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STAR1 to value 0
        impl crate::Resettable for STAR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///STAR2 (r) register accessor: an alias for `Reg<STAR2_SPEC>`
    pub type STAR2 = crate::Reg<star2::STAR2_SPEC>;
    ///Status register 2
    pub mod star2 {
        ///Register `STAR2` reader
        pub struct R(crate::R<STAR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STAR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STAR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STAR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `MSL` reader - Master/slave
        pub type MSL_R = crate::BitReader<bool>;
        ///Field `BUSY` reader - Bus busy
        pub type BUSY_R = crate::BitReader<bool>;
        ///Field `TRA` reader - Transmitter/receiver
        pub type TRA_R = crate::BitReader<bool>;
        ///Field `GENCALL` reader - General call address (Slave mode)
        pub type GENCALL_R = crate::BitReader<bool>;
        ///Field `SMBDEFAULT` reader - SMBus device default address (Slave mode)
        pub type SMBDEFAULT_R = crate::BitReader<bool>;
        ///Field `SMBHOST` reader - SMBus host header (Slave mode)
        pub type SMBHOST_R = crate::BitReader<bool>;
        ///Field `DUALF` reader - Dual flag (Slave mode)
        pub type DUALF_R = crate::BitReader<bool>;
        ///Field `PEC` reader - acket error checking register
        pub type PEC_R = crate::FieldReader<u8, u8>;
        impl R {
            ///Bit 0 - Master/slave
            #[inline(always)]
            pub fn msl(&self) -> MSL_R {
                MSL_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Bus busy
            #[inline(always)]
            pub fn busy(&self) -> BUSY_R {
                BUSY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Transmitter/receiver
            #[inline(always)]
            pub fn tra(&self) -> TRA_R {
                TRA_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - General call address (Slave mode)
            #[inline(always)]
            pub fn gencall(&self) -> GENCALL_R {
                GENCALL_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - SMBus device default address (Slave mode)
            #[inline(always)]
            pub fn smbdefault(&self) -> SMBDEFAULT_R {
                SMBDEFAULT_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - SMBus host header (Slave mode)
            #[inline(always)]
            pub fn smbhost(&self) -> SMBHOST_R {
                SMBHOST_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Dual flag (Slave mode)
            #[inline(always)]
            pub fn dualf(&self) -> DUALF_R {
                DUALF_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:15 - acket error checking register
            #[inline(always)]
            pub fn pec(&self) -> PEC_R {
                PEC_R::new(((self.bits >> 8) & 0xff) as u8)
            }
        }
        ///Status register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [star2](index.html) module
        pub struct STAR2_SPEC;
        impl crate::RegisterSpec for STAR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [star2::R](R) reader structure
        impl crate::Readable for STAR2_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets STAR2 to value 0
        impl crate::Resettable for STAR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CKCFGR (rw) register accessor: an alias for `Reg<CKCFGR_SPEC>`
    pub type CKCFGR = crate::Reg<ckcfgr::CKCFGR_SPEC>;
    ///Clock control register
    pub mod ckcfgr {
        ///Register `CKCFGR` reader
        pub struct R(crate::R<CKCFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CKCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CKCFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CKCFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CKCFGR` writer
        pub struct W(crate::W<CKCFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CKCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CKCFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CKCFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CCR` reader - Clock control register in Fast/Standard mode (Master mode)
        pub type CCR_R = crate::FieldReader<u16, u16>;
        ///Field `CCR` writer - Clock control register in Fast/Standard mode (Master mode)
        pub type CCR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CKCFGR_SPEC, u16, u16, 12, O>;
        ///Field `DUTY` reader - Fast mode duty cycle
        pub type DUTY_R = crate::BitReader<bool>;
        ///Field `DUTY` writer - Fast mode duty cycle
        pub type DUTY_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKCFGR_SPEC, bool, O>;
        ///Field `F_S` reader - I2C master mode selection
        pub type F_S_R = crate::BitReader<bool>;
        ///Field `F_S` writer - I2C master mode selection
        pub type F_S_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKCFGR_SPEC, bool, O>;
        impl R {
            ///Bits 0:11 - Clock control register in Fast/Standard mode (Master mode)
            #[inline(always)]
            pub fn ccr(&self) -> CCR_R {
                CCR_R::new((self.bits & 0x0fff) as u16)
            }
            ///Bit 14 - Fast mode duty cycle
            #[inline(always)]
            pub fn duty(&self) -> DUTY_R {
                DUTY_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - I2C master mode selection
            #[inline(always)]
            pub fn f_s(&self) -> F_S_R {
                F_S_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:11 - Clock control register in Fast/Standard mode (Master mode)
            #[inline(always)]
            #[must_use]
            pub fn ccr(&mut self) -> CCR_W<0> {
                CCR_W::new(self)
            }
            ///Bit 14 - Fast mode duty cycle
            #[inline(always)]
            #[must_use]
            pub fn duty(&mut self) -> DUTY_W<14> {
                DUTY_W::new(self)
            }
            ///Bit 15 - I2C master mode selection
            #[inline(always)]
            #[must_use]
            pub fn f_s(&mut self) -> F_S_W<15> {
                F_S_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Clock control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ckcfgr](index.html) module
        pub struct CKCFGR_SPEC;
        impl crate::RegisterSpec for CKCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ckcfgr::R](R) reader structure
        impl crate::Readable for CKCFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ckcfgr::W](W) writer structure
        impl crate::Writable for CKCFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CKCFGR to value 0
        impl crate::Resettable for CKCFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RTR (rw) register accessor: an alias for `Reg<RTR_SPEC>`
    pub type RTR = crate::Reg<rtr::RTR_SPEC>;
    ///RTR register
    pub mod rtr {
        ///Register `RTR` reader
        pub struct R(crate::R<RTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RTR` writer
        pub struct W(crate::W<RTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `TRISE` reader - Maximum rise time in Fast/Standard mode (Master mode)
        pub type TRISE_R = crate::FieldReader<u8, u8>;
        ///Field `TRISE` writer - Maximum rise time in Fast/Standard mode (Master mode)
        pub type TRISE_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RTR_SPEC, u8, u8, 6, O>;
        impl R {
            ///Bits 0:5 - Maximum rise time in Fast/Standard mode (Master mode)
            #[inline(always)]
            pub fn trise(&self) -> TRISE_R {
                TRISE_R::new((self.bits & 0x3f) as u8)
            }
        }
        impl W {
            ///Bits 0:5 - Maximum rise time in Fast/Standard mode (Master mode)
            #[inline(always)]
            #[must_use]
            pub fn trise(&mut self) -> TRISE_W<0> {
                TRISE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///RTR register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rtr](index.html) module
        pub struct RTR_SPEC;
        impl crate::RegisterSpec for RTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rtr::R](R) reader structure
        impl crate::Readable for RTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rtr::W](W) writer structure
        impl crate::Writable for RTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RTR to value 0x02
        impl crate::Resettable for RTR_SPEC {
            const RESET_VALUE: Self::Ux = 0x02;
        }
    }
}
///Inter integrated circuit
pub struct I2C2 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for I2C2 {}
impl I2C2 {
    ///Pointer to the register block
    pub const PTR: *const i2c1::RegisterBlock = 0x4000_5800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const i2c1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for I2C2 {
    type Target = i2c1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for I2C2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C2").finish()
    }
}
///Inter integrated circuit
pub use self::i2c1 as i2c2;
///Serial peripheral interface
pub struct SPI1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for SPI1 {}
impl SPI1 {
    ///Pointer to the register block
    pub const PTR: *const spi1::RegisterBlock = 0x4001_3000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const spi1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for SPI1 {
    type Target = spi1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for SPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI1").finish()
    }
}
///Serial peripheral interface
pub mod spi1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - control register 1
        pub ctlr1: CTLR1,
        ///0x04 - control register 2
        pub ctlr2: CTLR2,
        ///0x08 - status register
        pub statr: STATR,
        ///0x0c - data register
        pub datar: DATAR,
        ///0x10 - CRCR polynomial register
        pub crcr: CRCR,
        ///0x14 - RX CRC register
        pub rcrcr: RCRCR,
        ///0x18 - TX CRC register
        pub tcrcr: TCRCR,
        ///0x1c - I2S configuration register
        pub i2scfgr: I2SCFGR,
        ///0x20 - I2S prescaler register
        pub i2spr: I2SPR,
    }
    ///CTLR1 (rw) register accessor: an alias for `Reg<CTLR1_SPEC>`
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub struct R(crate::R<CTLR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR1` writer
        pub struct W(crate::W<CTLR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CPHA` reader - Clock phase
        pub type CPHA_R = crate::BitReader<bool>;
        ///Field `CPHA` writer - Clock phase
        pub type CPHA_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CPOL` reader - Clock polarity
        pub type CPOL_R = crate::BitReader<bool>;
        ///Field `CPOL` writer - Clock polarity
        pub type CPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `MSTR` reader - Master selection
        pub type MSTR_R = crate::BitReader<bool>;
        ///Field `MSTR` writer - Master selection
        pub type MSTR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `BR` reader - Baud rate control
        pub type BR_R = crate::FieldReader<u8, u8>;
        ///Field `BR` writer - Baud rate control
        pub type BR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 3, O>;
        ///Field `SPE` reader - SPI enable
        pub type SPE_R = crate::BitReader<bool>;
        ///Field `SPE` writer - SPI enable
        pub type SPE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `LSBFIRST` reader - Frame format
        pub type LSBFIRST_R = crate::BitReader<bool>;
        ///Field `LSBFIRST` writer - Frame format
        pub type LSBFIRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `SSI` reader - Internal slave select
        pub type SSI_R = crate::BitReader<bool>;
        ///Field `SSI` writer - Internal slave select
        pub type SSI_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `SSM` reader - Software slave management
        pub type SSM_R = crate::BitReader<bool>;
        ///Field `SSM` writer - Software slave management
        pub type SSM_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `RXONLY` reader - Receive only
        pub type RXONLY_R = crate::BitReader<bool>;
        ///Field `RXONLY` writer - Receive only
        pub type RXONLY_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `DFF` reader - Data frame format
        pub type DFF_R = crate::BitReader<bool>;
        ///Field `DFF` writer - Data frame format
        pub type DFF_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CRCNEXT` reader - CRC transfer next
        pub type CRCNEXT_R = crate::BitReader<bool>;
        ///Field `CRCNEXT` writer - CRC transfer next
        pub type CRCNEXT_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `CRCEN` reader - Hardware CRC calculation enable
        pub type CRCEN_R = crate::BitReader<bool>;
        ///Field `CRCEN` writer - Hardware CRC calculation enable
        pub type CRCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `BIDIOE` reader - Output enable in bidirectional mode
        pub type BIDIOE_R = crate::BitReader<bool>;
        ///Field `BIDIOE` writer - Output enable in bidirectional mode
        pub type BIDIOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `BIDIMODE` reader - Bidirectional data mode enable
        pub type BIDIMODE_R = crate::BitReader<bool>;
        ///Field `BIDIMODE` writer - Bidirectional data mode enable
        pub type BIDIMODE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Clock phase
            #[inline(always)]
            pub fn cpha(&self) -> CPHA_R {
                CPHA_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Clock polarity
            #[inline(always)]
            pub fn cpol(&self) -> CPOL_R {
                CPOL_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Master selection
            #[inline(always)]
            pub fn mstr(&self) -> MSTR_R {
                MSTR_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bits 3:5 - Baud rate control
            #[inline(always)]
            pub fn br(&self) -> BR_R {
                BR_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bit 6 - SPI enable
            #[inline(always)]
            pub fn spe(&self) -> SPE_R {
                SPE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Frame format
            #[inline(always)]
            pub fn lsbfirst(&self) -> LSBFIRST_R {
                LSBFIRST_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Internal slave select
            #[inline(always)]
            pub fn ssi(&self) -> SSI_R {
                SSI_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Software slave management
            #[inline(always)]
            pub fn ssm(&self) -> SSM_R {
                SSM_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Receive only
            #[inline(always)]
            pub fn rxonly(&self) -> RXONLY_R {
                RXONLY_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Data frame format
            #[inline(always)]
            pub fn dff(&self) -> DFF_R {
                DFF_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - CRC transfer next
            #[inline(always)]
            pub fn crcnext(&self) -> CRCNEXT_R {
                CRCNEXT_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Hardware CRC calculation enable
            #[inline(always)]
            pub fn crcen(&self) -> CRCEN_R {
                CRCEN_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Output enable in bidirectional mode
            #[inline(always)]
            pub fn bidioe(&self) -> BIDIOE_R {
                BIDIOE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Bidirectional data mode enable
            #[inline(always)]
            pub fn bidimode(&self) -> BIDIMODE_R {
                BIDIMODE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Clock phase
            #[inline(always)]
            #[must_use]
            pub fn cpha(&mut self) -> CPHA_W<0> {
                CPHA_W::new(self)
            }
            ///Bit 1 - Clock polarity
            #[inline(always)]
            #[must_use]
            pub fn cpol(&mut self) -> CPOL_W<1> {
                CPOL_W::new(self)
            }
            ///Bit 2 - Master selection
            #[inline(always)]
            #[must_use]
            pub fn mstr(&mut self) -> MSTR_W<2> {
                MSTR_W::new(self)
            }
            ///Bits 3:5 - Baud rate control
            #[inline(always)]
            #[must_use]
            pub fn br(&mut self) -> BR_W<3> {
                BR_W::new(self)
            }
            ///Bit 6 - SPI enable
            #[inline(always)]
            #[must_use]
            pub fn spe(&mut self) -> SPE_W<6> {
                SPE_W::new(self)
            }
            ///Bit 7 - Frame format
            #[inline(always)]
            #[must_use]
            pub fn lsbfirst(&mut self) -> LSBFIRST_W<7> {
                LSBFIRST_W::new(self)
            }
            ///Bit 8 - Internal slave select
            #[inline(always)]
            #[must_use]
            pub fn ssi(&mut self) -> SSI_W<8> {
                SSI_W::new(self)
            }
            ///Bit 9 - Software slave management
            #[inline(always)]
            #[must_use]
            pub fn ssm(&mut self) -> SSM_W<9> {
                SSM_W::new(self)
            }
            ///Bit 10 - Receive only
            #[inline(always)]
            #[must_use]
            pub fn rxonly(&mut self) -> RXONLY_W<10> {
                RXONLY_W::new(self)
            }
            ///Bit 11 - Data frame format
            #[inline(always)]
            #[must_use]
            pub fn dff(&mut self) -> DFF_W<11> {
                DFF_W::new(self)
            }
            ///Bit 12 - CRC transfer next
            #[inline(always)]
            #[must_use]
            pub fn crcnext(&mut self) -> CRCNEXT_W<12> {
                CRCNEXT_W::new(self)
            }
            ///Bit 13 - Hardware CRC calculation enable
            #[inline(always)]
            #[must_use]
            pub fn crcen(&mut self) -> CRCEN_W<13> {
                CRCEN_W::new(self)
            }
            ///Bit 14 - Output enable in bidirectional mode
            #[inline(always)]
            #[must_use]
            pub fn bidioe(&mut self) -> BIDIOE_W<14> {
                BIDIOE_W::new(self)
            }
            ///Bit 15 - Bidirectional data mode enable
            #[inline(always)]
            #[must_use]
            pub fn bidimode(&mut self) -> BIDIMODE_W<15> {
                BIDIMODE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr1](index.html) module
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr1::R](R) reader structure
        impl crate::Readable for CTLR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr1::W](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR2 (rw) register accessor: an alias for `Reg<CTLR2_SPEC>`
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub struct R(crate::R<CTLR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR2` writer
        pub struct W(crate::W<CTLR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RXDMAEN` reader - Rx buffer DMA enable
        pub type RXDMAEN_R = crate::BitReader<bool>;
        ///Field `RXDMAEN` writer - Rx buffer DMA enable
        pub type RXDMAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `TXDMAEN` reader - Tx buffer DMA enable
        pub type TXDMAEN_R = crate::BitReader<bool>;
        ///Field `TXDMAEN` writer - Tx buffer DMA enable
        pub type TXDMAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `SSOE` reader - SS output enable
        pub type SSOE_R = crate::BitReader<bool>;
        ///Field `SSOE` writer - SS output enable
        pub type SSOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `ERRIE` reader - Error interrupt enable
        pub type ERRIE_R = crate::BitReader<bool>;
        ///Field `ERRIE` writer - Error interrupt enable
        pub type ERRIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `RXNEIE` reader - RX buffer not empty interrupt enable
        pub type RXNEIE_R = crate::BitReader<bool>;
        ///Field `RXNEIE` writer - RX buffer not empty interrupt enable
        pub type RXNEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `TXEIE` reader - Tx buffer empty interrupt enable
        pub type TXEIE_R = crate::BitReader<bool>;
        ///Field `TXEIE` writer - Tx buffer empty interrupt enable
        pub type TXEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Rx buffer DMA enable
            #[inline(always)]
            pub fn rxdmaen(&self) -> RXDMAEN_R {
                RXDMAEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Tx buffer DMA enable
            #[inline(always)]
            pub fn txdmaen(&self) -> TXDMAEN_R {
                TXDMAEN_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - SS output enable
            #[inline(always)]
            pub fn ssoe(&self) -> SSOE_R {
                SSOE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 5 - Error interrupt enable
            #[inline(always)]
            pub fn errie(&self) -> ERRIE_R {
                ERRIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - RX buffer not empty interrupt enable
            #[inline(always)]
            pub fn rxneie(&self) -> RXNEIE_R {
                RXNEIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Tx buffer empty interrupt enable
            #[inline(always)]
            pub fn txeie(&self) -> TXEIE_R {
                TXEIE_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Rx buffer DMA enable
            #[inline(always)]
            #[must_use]
            pub fn rxdmaen(&mut self) -> RXDMAEN_W<0> {
                RXDMAEN_W::new(self)
            }
            ///Bit 1 - Tx buffer DMA enable
            #[inline(always)]
            #[must_use]
            pub fn txdmaen(&mut self) -> TXDMAEN_W<1> {
                TXDMAEN_W::new(self)
            }
            ///Bit 2 - SS output enable
            #[inline(always)]
            #[must_use]
            pub fn ssoe(&mut self) -> SSOE_W<2> {
                SSOE_W::new(self)
            }
            ///Bit 5 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn errie(&mut self) -> ERRIE_W<5> {
                ERRIE_W::new(self)
            }
            ///Bit 6 - RX buffer not empty interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn rxneie(&mut self) -> RXNEIE_W<6> {
                RXNEIE_W::new(self)
            }
            ///Bit 7 - Tx buffer empty interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn txeie(&mut self) -> TXEIE_W<7> {
                TXEIE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr2](index.html) module
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr2::R](R) reader structure
        impl crate::Readable for CTLR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr2::W](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///STATR (rw) register accessor: an alias for `Reg<STATR_SPEC>`
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///status register
    pub mod statr {
        ///Register `STATR` reader
        pub struct R(crate::R<STATR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STATR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STATR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STATR` writer
        pub struct W(crate::W<STATR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STATR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STATR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RXNE` reader - Receive buffer not empty
        pub type RXNE_R = crate::BitReader<bool>;
        ///Field `TXE` reader - Transmit buffer empty
        pub type TXE_R = crate::BitReader<bool>;
        ///Field `CRCERR` reader - CRC error flag
        pub type CRCERR_R = crate::BitReader<bool>;
        ///Field `CRCERR` writer - CRC error flag
        pub type CRCERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `MODF` reader - Mode fault
        pub type MODF_R = crate::BitReader<bool>;
        ///Field `OVR` reader - Overrun flag
        pub type OVR_R = crate::BitReader<bool>;
        ///Field `BSY` reader - Busy flag
        pub type BSY_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - Receive buffer not empty
            #[inline(always)]
            pub fn rxne(&self) -> RXNE_R {
                RXNE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transmit buffer empty
            #[inline(always)]
            pub fn txe(&self) -> TXE_R {
                TXE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 4 - CRC error flag
            #[inline(always)]
            pub fn crcerr(&self) -> CRCERR_R {
                CRCERR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Mode fault
            #[inline(always)]
            pub fn modf(&self) -> MODF_R {
                MODF_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Overrun flag
            #[inline(always)]
            pub fn ovr(&self) -> OVR_R {
                OVR_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Busy flag
            #[inline(always)]
            pub fn bsy(&self) -> BSY_R {
                BSY_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 4 - CRC error flag
            #[inline(always)]
            #[must_use]
            pub fn crcerr(&mut self) -> CRCERR_W<4> {
                CRCERR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///status register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [statr](index.html) module
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [statr::R](R) reader structure
        impl crate::Readable for STATR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [statr::W](W) writer structure
        impl crate::Writable for STATR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STATR to value 0x02
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: Self::Ux = 0x02;
        }
    }
    ///DATAR (rw) register accessor: an alias for `Reg<DATAR_SPEC>`
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///data register
    pub mod datar {
        ///Register `DATAR` reader
        pub struct R(crate::R<DATAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR` writer
        pub struct W(crate::W<DATAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DATAR` reader - Data register
        pub type DATAR_R = crate::FieldReader<u16, u16>;
        ///Field `DATAR` writer - Data register
        pub type DATAR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, DATAR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - Data register
            #[inline(always)]
            pub fn datar(&self) -> DATAR_R {
                DATAR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Data register
            #[inline(always)]
            #[must_use]
            pub fn datar(&mut self) -> DATAR_W<0> {
                DATAR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar](index.html) module
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar::R](R) reader structure
        impl crate::Readable for DATAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar::W](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR to value 0
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CRCR (rw) register accessor: an alias for `Reg<CRCR_SPEC>`
    pub type CRCR = crate::Reg<crcr::CRCR_SPEC>;
    ///CRCR polynomial register
    pub mod crcr {
        ///Register `CRCR` reader
        pub struct R(crate::R<CRCR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CRCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CRCR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CRCR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CRCR` writer
        pub struct W(crate::W<CRCR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CRCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CRCR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CRCR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CRCPOLY` reader - CRC polynomial register
        pub type CRCPOLY_R = crate::FieldReader<u16, u16>;
        ///Field `CRCPOLY` writer - CRC polynomial register
        pub type CRCPOLY_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CRCR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bits 0:15 - CRC polynomial register
            #[inline(always)]
            pub fn crcpoly(&self) -> CRCPOLY_R {
                CRCPOLY_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - CRC polynomial register
            #[inline(always)]
            #[must_use]
            pub fn crcpoly(&mut self) -> CRCPOLY_W<0> {
                CRCPOLY_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///CRCR polynomial register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [crcr](index.html) module
        pub struct CRCR_SPEC;
        impl crate::RegisterSpec for CRCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [crcr::R](R) reader structure
        impl crate::Readable for CRCR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [crcr::W](W) writer structure
        impl crate::Writable for CRCR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CRCR to value 0x07
        impl crate::Resettable for CRCR_SPEC {
            const RESET_VALUE: Self::Ux = 0x07;
        }
    }
    ///RCRCR (r) register accessor: an alias for `Reg<RCRCR_SPEC>`
    pub type RCRCR = crate::Reg<rcrcr::RCRCR_SPEC>;
    ///RX CRC register
    pub mod rcrcr {
        ///Register `RCRCR` reader
        pub struct R(crate::R<RCRCR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RCRCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RCRCR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RCRCR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `RxCRC` reader - Rx CRC register
        pub type RX_CRC_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Rx CRC register
            #[inline(always)]
            pub fn rx_crc(&self) -> RX_CRC_R {
                RX_CRC_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///RX CRC register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rcrcr](index.html) module
        pub struct RCRCR_SPEC;
        impl crate::RegisterSpec for RCRCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rcrcr::R](R) reader structure
        impl crate::Readable for RCRCR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets RCRCR to value 0
        impl crate::Resettable for RCRCR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///TCRCR (r) register accessor: an alias for `Reg<TCRCR_SPEC>`
    pub type TCRCR = crate::Reg<tcrcr::TCRCR_SPEC>;
    ///TX CRC register
    pub mod tcrcr {
        ///Register `TCRCR` reader
        pub struct R(crate::R<TCRCR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<TCRCR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<TCRCR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<TCRCR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `TxCRC` reader - Tx CRC register
        pub type TX_CRC_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Tx CRC register
            #[inline(always)]
            pub fn tx_crc(&self) -> TX_CRC_R {
                TX_CRC_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///TX CRC register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [tcrcr](index.html) module
        pub struct TCRCR_SPEC;
        impl crate::RegisterSpec for TCRCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [tcrcr::R](R) reader structure
        impl crate::Readable for TCRCR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets TCRCR to value 0
        impl crate::Resettable for TCRCR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///I2SCFGR (rw) register accessor: an alias for `Reg<I2SCFGR_SPEC>`
    pub type I2SCFGR = crate::Reg<i2scfgr::I2SCFGR_SPEC>;
    ///I2S configuration register
    pub mod i2scfgr {
        ///Register `I2SCFGR` reader
        pub struct R(crate::R<I2SCFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<I2SCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<I2SCFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<I2SCFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `I2SCFGR` writer
        pub struct W(crate::W<I2SCFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<I2SCFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<I2SCFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<I2SCFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `CHLEN` reader - Channel length (number of bits per audio channel)
        pub type CHLEN_R = crate::BitReader<bool>;
        ///Field `CHLEN` writer - Channel length (number of bits per audio channel)
        pub type CHLEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SCFGR_SPEC, bool, O>;
        ///Field `DATLEN` reader - Data length to be transferred
        pub type DATLEN_R = crate::FieldReader<u8, u8>;
        ///Field `DATLEN` writer - Data length to be transferred
        pub type DATLEN_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, I2SCFGR_SPEC, u8, u8, 2, O>;
        ///Field `CKPOL` reader - Steady state clock polarity
        pub type CKPOL_R = crate::BitReader<bool>;
        ///Field `CKPOL` writer - Steady state clock polarity
        pub type CKPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SCFGR_SPEC, bool, O>;
        ///Field `I2SSTD` reader - I2S standard selection
        pub type I2SSTD_R = crate::FieldReader<u8, u8>;
        ///Field `I2SSTD` writer - I2S standard selection
        pub type I2SSTD_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, I2SCFGR_SPEC, u8, u8, 2, O>;
        ///Field `PCMSYNC` reader - PCM frame synchronization
        pub type PCMSYNC_R = crate::BitReader<bool>;
        ///Field `PCMSYNC` writer - PCM frame synchronization
        pub type PCMSYNC_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SCFGR_SPEC, bool, O>;
        ///Field `I2SCFG` reader - I2S configuration mode
        pub type I2SCFG_R = crate::FieldReader<u8, u8>;
        ///Field `I2SCFG` writer - I2S configuration mode
        pub type I2SCFG_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, I2SCFGR_SPEC, u8, u8, 2, O>;
        ///Field `I2SE` reader - I2S Enable
        pub type I2SE_R = crate::BitReader<bool>;
        ///Field `I2SE` writer - I2S Enable
        pub type I2SE_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SCFGR_SPEC, bool, O>;
        ///Field `I2SMOD` reader - I2S mode selection
        pub type I2SMOD_R = crate::BitReader<bool>;
        ///Field `I2SMOD` writer - I2S mode selection
        pub type I2SMOD_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SCFGR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Channel length (number of bits per audio channel)
            #[inline(always)]
            pub fn chlen(&self) -> CHLEN_R {
                CHLEN_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:2 - Data length to be transferred
            #[inline(always)]
            pub fn datlen(&self) -> DATLEN_R {
                DATLEN_R::new(((self.bits >> 1) & 3) as u8)
            }
            ///Bit 3 - Steady state clock polarity
            #[inline(always)]
            pub fn ckpol(&self) -> CKPOL_R {
                CKPOL_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:5 - I2S standard selection
            #[inline(always)]
            pub fn i2sstd(&self) -> I2SSTD_R {
                I2SSTD_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 7 - PCM frame synchronization
            #[inline(always)]
            pub fn pcmsync(&self) -> PCMSYNC_R {
                PCMSYNC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - I2S configuration mode
            #[inline(always)]
            pub fn i2scfg(&self) -> I2SCFG_R {
                I2SCFG_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - I2S Enable
            #[inline(always)]
            pub fn i2se(&self) -> I2SE_R {
                I2SE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - I2S mode selection
            #[inline(always)]
            pub fn i2smod(&self) -> I2SMOD_R {
                I2SMOD_R::new(((self.bits >> 11) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel length (number of bits per audio channel)
            #[inline(always)]
            #[must_use]
            pub fn chlen(&mut self) -> CHLEN_W<0> {
                CHLEN_W::new(self)
            }
            ///Bits 1:2 - Data length to be transferred
            #[inline(always)]
            #[must_use]
            pub fn datlen(&mut self) -> DATLEN_W<1> {
                DATLEN_W::new(self)
            }
            ///Bit 3 - Steady state clock polarity
            #[inline(always)]
            #[must_use]
            pub fn ckpol(&mut self) -> CKPOL_W<3> {
                CKPOL_W::new(self)
            }
            ///Bits 4:5 - I2S standard selection
            #[inline(always)]
            #[must_use]
            pub fn i2sstd(&mut self) -> I2SSTD_W<4> {
                I2SSTD_W::new(self)
            }
            ///Bit 7 - PCM frame synchronization
            #[inline(always)]
            #[must_use]
            pub fn pcmsync(&mut self) -> PCMSYNC_W<7> {
                PCMSYNC_W::new(self)
            }
            ///Bits 8:9 - I2S configuration mode
            #[inline(always)]
            #[must_use]
            pub fn i2scfg(&mut self) -> I2SCFG_W<8> {
                I2SCFG_W::new(self)
            }
            ///Bit 10 - I2S Enable
            #[inline(always)]
            #[must_use]
            pub fn i2se(&mut self) -> I2SE_W<10> {
                I2SE_W::new(self)
            }
            ///Bit 11 - I2S mode selection
            #[inline(always)]
            #[must_use]
            pub fn i2smod(&mut self) -> I2SMOD_W<11> {
                I2SMOD_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///I2S configuration register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [i2scfgr](index.html) module
        pub struct I2SCFGR_SPEC;
        impl crate::RegisterSpec for I2SCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [i2scfgr::R](R) reader structure
        impl crate::Readable for I2SCFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [i2scfgr::W](W) writer structure
        impl crate::Writable for I2SCFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets I2SCFGR to value 0
        impl crate::Resettable for I2SCFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///I2SPR (rw) register accessor: an alias for `Reg<I2SPR_SPEC>`
    pub type I2SPR = crate::Reg<i2spr::I2SPR_SPEC>;
    ///I2S prescaler register
    pub mod i2spr {
        ///Register `I2SPR` reader
        pub struct R(crate::R<I2SPR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<I2SPR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<I2SPR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<I2SPR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `I2SPR` writer
        pub struct W(crate::W<I2SPR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<I2SPR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<I2SPR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<I2SPR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `I2SDIV` reader - I2S Linear prescaler
        pub type I2SDIV_R = crate::FieldReader<u8, u8>;
        ///Field `I2SDIV` writer - I2S Linear prescaler
        pub type I2SDIV_W<'a, const O: u8> = crate::FieldWriter<'a, u32, I2SPR_SPEC, u8, u8, 8, O>;
        ///Field `ODD` reader - Odd factor for the prescaler
        pub type ODD_R = crate::BitReader<bool>;
        ///Field `ODD` writer - Odd factor for the prescaler
        pub type ODD_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SPR_SPEC, bool, O>;
        ///Field `MCKOE` reader - Master clock output enable
        pub type MCKOE_R = crate::BitReader<bool>;
        ///Field `MCKOE` writer - Master clock output enable
        pub type MCKOE_W<'a, const O: u8> = crate::BitWriter<'a, u32, I2SPR_SPEC, bool, O>;
        impl R {
            ///Bits 0:7 - I2S Linear prescaler
            #[inline(always)]
            pub fn i2sdiv(&self) -> I2SDIV_R {
                I2SDIV_R::new((self.bits & 0xff) as u8)
            }
            ///Bit 8 - Odd factor for the prescaler
            #[inline(always)]
            pub fn odd(&self) -> ODD_R {
                ODD_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Master clock output enable
            #[inline(always)]
            pub fn mckoe(&self) -> MCKOE_R {
                MCKOE_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:7 - I2S Linear prescaler
            #[inline(always)]
            #[must_use]
            pub fn i2sdiv(&mut self) -> I2SDIV_W<0> {
                I2SDIV_W::new(self)
            }
            ///Bit 8 - Odd factor for the prescaler
            #[inline(always)]
            #[must_use]
            pub fn odd(&mut self) -> ODD_W<8> {
                ODD_W::new(self)
            }
            ///Bit 9 - Master clock output enable
            #[inline(always)]
            #[must_use]
            pub fn mckoe(&mut self) -> MCKOE_W<9> {
                MCKOE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///I2S prescaler register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [i2spr](index.html) module
        pub struct I2SPR_SPEC;
        impl crate::RegisterSpec for I2SPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [i2spr::R](R) reader structure
        impl crate::Readable for I2SPR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [i2spr::W](W) writer structure
        impl crate::Writable for I2SPR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets I2SPR to value 0x0a
        impl crate::Resettable for I2SPR_SPEC {
            const RESET_VALUE: Self::Ux = 0x0a;
        }
    }
}
///Serial peripheral interface
pub struct SPI2 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for SPI2 {}
impl SPI2 {
    ///Pointer to the register block
    pub const PTR: *const spi1::RegisterBlock = 0x4000_3800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const spi1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for SPI2 {
    type Target = spi1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for SPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI2").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi2;
///Universal synchronous asynchronous receiver transmitter
pub struct USART1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for USART1 {}
impl USART1 {
    ///Pointer to the register block
    pub const PTR: *const usart1::RegisterBlock = 0x4001_3800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const usart1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for USART1 {
    type Target = usart1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for USART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub mod usart1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Status register
        pub statr: STATR,
        ///0x04 - Data register
        pub datar: DATAR,
        ///0x08 - Baud rate register
        pub brr: BRR,
        ///0x0c - Control register 1
        pub ctlr1: CTLR1,
        ///0x10 - Control register 2
        pub ctlr2: CTLR2,
        ///0x14 - Control register 3
        pub ctlr3: CTLR3,
        ///0x18 - Guard time and prescaler register
        pub gpr: GPR,
    }
    ///STATR (rw) register accessor: an alias for `Reg<STATR_SPEC>`
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register
    pub mod statr {
        ///Register `STATR` reader
        pub struct R(crate::R<STATR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STATR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STATR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STATR` writer
        pub struct W(crate::W<STATR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STATR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STATR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PE` reader - Parity error
        pub type PE_R = crate::BitReader<bool>;
        ///Field `FE` reader - Framing error
        pub type FE_R = crate::BitReader<bool>;
        ///Field `NE` reader - Noise error flag
        pub type NE_R = crate::BitReader<bool>;
        ///Field `ORE` reader - Overrun error
        pub type ORE_R = crate::BitReader<bool>;
        ///Field `IDLE` reader - IDLE line detected
        pub type IDLE_R = crate::BitReader<bool>;
        ///Field `RXNE` reader - Read data register not empty
        pub type RXNE_R = crate::BitReader<bool>;
        ///Field `RXNE` writer - Read data register not empty
        pub type RXNE_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `TC` reader - Transmission complete
        pub type TC_R = crate::BitReader<bool>;
        ///Field `TC` writer - Transmission complete
        pub type TC_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `TXE` reader - Transmit data register empty
        pub type TXE_R = crate::BitReader<bool>;
        ///Field `LBD` reader - LIN break detection flag
        pub type LBD_R = crate::BitReader<bool>;
        ///Field `LBD` writer - LIN break detection flag
        pub type LBD_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `CTS` reader - CTS flag
        pub type CTS_R = crate::BitReader<bool>;
        ///Field `CTS` writer - CTS flag
        pub type CTS_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Parity error
            #[inline(always)]
            pub fn pe(&self) -> PE_R {
                PE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Framing error
            #[inline(always)]
            pub fn fe(&self) -> FE_R {
                FE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Noise error flag
            #[inline(always)]
            pub fn ne(&self) -> NE_R {
                NE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Overrun error
            #[inline(always)]
            pub fn ore(&self) -> ORE_R {
                ORE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - IDLE line detected
            #[inline(always)]
            pub fn idle(&self) -> IDLE_R {
                IDLE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Read data register not empty
            #[inline(always)]
            pub fn rxne(&self) -> RXNE_R {
                RXNE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Transmission complete
            #[inline(always)]
            pub fn tc(&self) -> TC_R {
                TC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Transmit data register empty
            #[inline(always)]
            pub fn txe(&self) -> TXE_R {
                TXE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - LIN break detection flag
            #[inline(always)]
            pub fn lbd(&self) -> LBD_R {
                LBD_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - CTS flag
            #[inline(always)]
            pub fn cts(&self) -> CTS_R {
                CTS_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 5 - Read data register not empty
            #[inline(always)]
            #[must_use]
            pub fn rxne(&mut self) -> RXNE_W<5> {
                RXNE_W::new(self)
            }
            ///Bit 6 - Transmission complete
            #[inline(always)]
            #[must_use]
            pub fn tc(&mut self) -> TC_W<6> {
                TC_W::new(self)
            }
            ///Bit 8 - LIN break detection flag
            #[inline(always)]
            #[must_use]
            pub fn lbd(&mut self) -> LBD_W<8> {
                LBD_W::new(self)
            }
            ///Bit 9 - CTS flag
            #[inline(always)]
            #[must_use]
            pub fn cts(&mut self) -> CTS_W<9> {
                CTS_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Status register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [statr](index.html) module
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [statr::R](R) reader structure
        impl crate::Readable for STATR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [statr::W](W) writer structure
        impl crate::Writable for STATR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STATR to value 0xc0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: Self::Ux = 0xc0;
        }
    }
    ///DATAR (rw) register accessor: an alias for `Reg<DATAR_SPEC>`
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///Data register
    pub mod datar {
        ///Register `DATAR` reader
        pub struct R(crate::R<DATAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR` writer
        pub struct W(crate::W<DATAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DR` reader - Data value
        pub type DR_R = crate::FieldReader<u16, u16>;
        ///Field `DR` writer - Data value
        pub type DR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR_SPEC, u16, u16, 9, O>;
        impl R {
            ///Bits 0:8 - Data value
            #[inline(always)]
            pub fn dr(&self) -> DR_R {
                DR_R::new((self.bits & 0x01ff) as u16)
            }
        }
        impl W {
            ///Bits 0:8 - Data value
            #[inline(always)]
            #[must_use]
            pub fn dr(&mut self) -> DR_W<0> {
                DR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar](index.html) module
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar::R](R) reader structure
        impl crate::Readable for DATAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar::W](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR to value 0
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///BRR (rw) register accessor: an alias for `Reg<BRR_SPEC>`
    pub type BRR = crate::Reg<brr::BRR_SPEC>;
    ///Baud rate register
    pub mod brr {
        ///Register `BRR` reader
        pub struct R(crate::R<BRR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<BRR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<BRR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<BRR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `BRR` writer
        pub struct W(crate::W<BRR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<BRR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<BRR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<BRR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DIV_Fraction` reader - fraction of USARTDIV
        pub type DIV_FRACTION_R = crate::FieldReader<u8, u8>;
        ///Field `DIV_Fraction` writer - fraction of USARTDIV
        pub type DIV_FRACTION_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, BRR_SPEC, u8, u8, 4, O>;
        ///Field `DIV_Mantissa` reader - mantissa of USARTDIV
        pub type DIV_MANTISSA_R = crate::FieldReader<u16, u16>;
        ///Field `DIV_Mantissa` writer - mantissa of USARTDIV
        pub type DIV_MANTISSA_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, BRR_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:3 - fraction of USARTDIV
            #[inline(always)]
            pub fn div_fraction(&self) -> DIV_FRACTION_R {
                DIV_FRACTION_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:15 - mantissa of USARTDIV
            #[inline(always)]
            pub fn div_mantissa(&self) -> DIV_MANTISSA_R {
                DIV_MANTISSA_R::new(((self.bits >> 4) & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:3 - fraction of USARTDIV
            #[inline(always)]
            #[must_use]
            pub fn div_fraction(&mut self) -> DIV_FRACTION_W<0> {
                DIV_FRACTION_W::new(self)
            }
            ///Bits 4:15 - mantissa of USARTDIV
            #[inline(always)]
            #[must_use]
            pub fn div_mantissa(&mut self) -> DIV_MANTISSA_W<4> {
                DIV_MANTISSA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Baud rate register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [brr](index.html) module
        pub struct BRR_SPEC;
        impl crate::RegisterSpec for BRR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [brr::R](R) reader structure
        impl crate::Readable for BRR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [brr::W](W) writer structure
        impl crate::Writable for BRR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets BRR to value 0
        impl crate::Resettable for BRR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR1 (rw) register accessor: an alias for `Reg<CTLR1_SPEC>`
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///Control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub struct R(crate::R<CTLR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR1` writer
        pub struct W(crate::W<CTLR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SBK` reader - Send break
        pub type SBK_R = crate::BitReader<bool>;
        ///Field `SBK` writer - Send break
        pub type SBK_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `RWU` reader - Receiver wakeup
        pub type RWU_R = crate::BitReader<bool>;
        ///Field `RWU` writer - Receiver wakeup
        pub type RWU_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `RE` reader - Receiver enable
        pub type RE_R = crate::BitReader<bool>;
        ///Field `RE` writer - Receiver enable
        pub type RE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `TE` reader - Transmitter enable
        pub type TE_R = crate::BitReader<bool>;
        ///Field `TE` writer - Transmitter enable
        pub type TE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `IDLEIE` reader - IDLE interrupt enable
        pub type IDLEIE_R = crate::BitReader<bool>;
        ///Field `IDLEIE` writer - IDLE interrupt enable
        pub type IDLEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `RXNEIE` reader - RXNE interrupt enable
        pub type RXNEIE_R = crate::BitReader<bool>;
        ///Field `RXNEIE` writer - RXNE interrupt enable
        pub type RXNEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `TCIE` reader - Transmission complete interrupt enable
        pub type TCIE_R = crate::BitReader<bool>;
        ///Field `TCIE` writer - Transmission complete interrupt enable
        pub type TCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `TXEIE` reader - TXE interrupt enable
        pub type TXEIE_R = crate::BitReader<bool>;
        ///Field `TXEIE` writer - TXE interrupt enable
        pub type TXEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `PEIE` reader - PE interrupt enable
        pub type PEIE_R = crate::BitReader<bool>;
        ///Field `PEIE` writer - PE interrupt enable
        pub type PEIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `PS` reader - Parity selection
        pub type PS_R = crate::BitReader<bool>;
        ///Field `PS` writer - Parity selection
        pub type PS_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `PCE` reader - Parity control enable
        pub type PCE_R = crate::BitReader<bool>;
        ///Field `PCE` writer - Parity control enable
        pub type PCE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `WAKE` reader - Wakeup method
        pub type WAKE_R = crate::BitReader<bool>;
        ///Field `WAKE` writer - Wakeup method
        pub type WAKE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `M` reader - Word length
        pub type M_R = crate::BitReader<bool>;
        ///Field `M` writer - Word length
        pub type M_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `UE` reader - USART enable
        pub type UE_R = crate::BitReader<bool>;
        ///Field `UE` writer - USART enable
        pub type UE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Send break
            #[inline(always)]
            pub fn sbk(&self) -> SBK_R {
                SBK_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Receiver wakeup
            #[inline(always)]
            pub fn rwu(&self) -> RWU_R {
                RWU_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Receiver enable
            #[inline(always)]
            pub fn re(&self) -> RE_R {
                RE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transmitter enable
            #[inline(always)]
            pub fn te(&self) -> TE_R {
                TE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - IDLE interrupt enable
            #[inline(always)]
            pub fn idleie(&self) -> IDLEIE_R {
                IDLEIE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - RXNE interrupt enable
            #[inline(always)]
            pub fn rxneie(&self) -> RXNEIE_R {
                RXNEIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Transmission complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - TXE interrupt enable
            #[inline(always)]
            pub fn txeie(&self) -> TXEIE_R {
                TXEIE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - PE interrupt enable
            #[inline(always)]
            pub fn peie(&self) -> PEIE_R {
                PEIE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Parity selection
            #[inline(always)]
            pub fn ps(&self) -> PS_R {
                PS_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Parity control enable
            #[inline(always)]
            pub fn pce(&self) -> PCE_R {
                PCE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Wakeup method
            #[inline(always)]
            pub fn wake(&self) -> WAKE_R {
                WAKE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Word length
            #[inline(always)]
            pub fn m(&self) -> M_R {
                M_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - USART enable
            #[inline(always)]
            pub fn ue(&self) -> UE_R {
                UE_R::new(((self.bits >> 13) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Send break
            #[inline(always)]
            #[must_use]
            pub fn sbk(&mut self) -> SBK_W<0> {
                SBK_W::new(self)
            }
            ///Bit 1 - Receiver wakeup
            #[inline(always)]
            #[must_use]
            pub fn rwu(&mut self) -> RWU_W<1> {
                RWU_W::new(self)
            }
            ///Bit 2 - Receiver enable
            #[inline(always)]
            #[must_use]
            pub fn re(&mut self) -> RE_W<2> {
                RE_W::new(self)
            }
            ///Bit 3 - Transmitter enable
            #[inline(always)]
            #[must_use]
            pub fn te(&mut self) -> TE_W<3> {
                TE_W::new(self)
            }
            ///Bit 4 - IDLE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn idleie(&mut self) -> IDLEIE_W<4> {
                IDLEIE_W::new(self)
            }
            ///Bit 5 - RXNE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn rxneie(&mut self) -> RXNEIE_W<5> {
                RXNEIE_W::new(self)
            }
            ///Bit 6 - Transmission complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<6> {
                TCIE_W::new(self)
            }
            ///Bit 7 - TXE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn txeie(&mut self) -> TXEIE_W<7> {
                TXEIE_W::new(self)
            }
            ///Bit 8 - PE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn peie(&mut self) -> PEIE_W<8> {
                PEIE_W::new(self)
            }
            ///Bit 9 - Parity selection
            #[inline(always)]
            #[must_use]
            pub fn ps(&mut self) -> PS_W<9> {
                PS_W::new(self)
            }
            ///Bit 10 - Parity control enable
            #[inline(always)]
            #[must_use]
            pub fn pce(&mut self) -> PCE_W<10> {
                PCE_W::new(self)
            }
            ///Bit 11 - Wakeup method
            #[inline(always)]
            #[must_use]
            pub fn wake(&mut self) -> WAKE_W<11> {
                WAKE_W::new(self)
            }
            ///Bit 12 - Word length
            #[inline(always)]
            #[must_use]
            pub fn m(&mut self) -> M_W<12> {
                M_W::new(self)
            }
            ///Bit 13 - USART enable
            #[inline(always)]
            #[must_use]
            pub fn ue(&mut self) -> UE_W<13> {
                UE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr1](index.html) module
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr1::R](R) reader structure
        impl crate::Readable for CTLR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr1::W](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR2 (rw) register accessor: an alias for `Reg<CTLR2_SPEC>`
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///Control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub struct R(crate::R<CTLR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR2` writer
        pub struct W(crate::W<CTLR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ADD` reader - Address of the USART node
        pub type ADD_R = crate::FieldReader<u8, u8>;
        ///Field `ADD` writer - Address of the USART node
        pub type ADD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 4, O>;
        ///Field `LBDL` reader - lin break detection length
        pub type LBDL_R = crate::BitReader<bool>;
        ///Field `LBDL` writer - lin break detection length
        pub type LBDL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `LBDIE` reader - LIN break detection interrupt enable
        pub type LBDIE_R = crate::BitReader<bool>;
        ///Field `LBDIE` writer - LIN break detection interrupt enable
        pub type LBDIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `LBCL` reader - Last bit clock pulse
        pub type LBCL_R = crate::BitReader<bool>;
        ///Field `LBCL` writer - Last bit clock pulse
        pub type LBCL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CPHA` reader - Clock phase
        pub type CPHA_R = crate::BitReader<bool>;
        ///Field `CPHA` writer - Clock phase
        pub type CPHA_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CPOL` reader - Clock polarity
        pub type CPOL_R = crate::BitReader<bool>;
        ///Field `CPOL` writer - Clock polarity
        pub type CPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CLKEN` reader - Clock enable
        pub type CLKEN_R = crate::BitReader<bool>;
        ///Field `CLKEN` writer - Clock enable
        pub type CLKEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `STOP` reader - STOP bits
        pub type STOP_R = crate::FieldReader<u8, u8>;
        ///Field `STOP` writer - STOP bits
        pub type STOP_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 2, O>;
        ///Field `LINEN` reader - LIN mode enable
        pub type LINEN_R = crate::BitReader<bool>;
        ///Field `LINEN` writer - LIN mode enable
        pub type LINEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Address of the USART node
            #[inline(always)]
            pub fn add(&self) -> ADD_R {
                ADD_R::new((self.bits & 0x0f) as u8)
            }
            ///Bit 5 - lin break detection length
            #[inline(always)]
            pub fn lbdl(&self) -> LBDL_R {
                LBDL_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - LIN break detection interrupt enable
            #[inline(always)]
            pub fn lbdie(&self) -> LBDIE_R {
                LBDIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 8 - Last bit clock pulse
            #[inline(always)]
            pub fn lbcl(&self) -> LBCL_R {
                LBCL_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Clock phase
            #[inline(always)]
            pub fn cpha(&self) -> CPHA_R {
                CPHA_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Clock polarity
            #[inline(always)]
            pub fn cpol(&self) -> CPOL_R {
                CPOL_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Clock enable
            #[inline(always)]
            pub fn clken(&self) -> CLKEN_R {
                CLKEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - STOP bits
            #[inline(always)]
            pub fn stop(&self) -> STOP_R {
                STOP_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - LIN mode enable
            #[inline(always)]
            pub fn linen(&self) -> LINEN_R {
                LINEN_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Address of the USART node
            #[inline(always)]
            #[must_use]
            pub fn add(&mut self) -> ADD_W<0> {
                ADD_W::new(self)
            }
            ///Bit 5 - lin break detection length
            #[inline(always)]
            #[must_use]
            pub fn lbdl(&mut self) -> LBDL_W<5> {
                LBDL_W::new(self)
            }
            ///Bit 6 - LIN break detection interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn lbdie(&mut self) -> LBDIE_W<6> {
                LBDIE_W::new(self)
            }
            ///Bit 8 - Last bit clock pulse
            #[inline(always)]
            #[must_use]
            pub fn lbcl(&mut self) -> LBCL_W<8> {
                LBCL_W::new(self)
            }
            ///Bit 9 - Clock phase
            #[inline(always)]
            #[must_use]
            pub fn cpha(&mut self) -> CPHA_W<9> {
                CPHA_W::new(self)
            }
            ///Bit 10 - Clock polarity
            #[inline(always)]
            #[must_use]
            pub fn cpol(&mut self) -> CPOL_W<10> {
                CPOL_W::new(self)
            }
            ///Bit 11 - Clock enable
            #[inline(always)]
            #[must_use]
            pub fn clken(&mut self) -> CLKEN_W<11> {
                CLKEN_W::new(self)
            }
            ///Bits 12:13 - STOP bits
            #[inline(always)]
            #[must_use]
            pub fn stop(&mut self) -> STOP_W<12> {
                STOP_W::new(self)
            }
            ///Bit 14 - LIN mode enable
            #[inline(always)]
            #[must_use]
            pub fn linen(&mut self) -> LINEN_W<14> {
                LINEN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr2](index.html) module
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr2::R](R) reader structure
        impl crate::Readable for CTLR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr2::W](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR3 (rw) register accessor: an alias for `Reg<CTLR3_SPEC>`
    pub type CTLR3 = crate::Reg<ctlr3::CTLR3_SPEC>;
    ///Control register 3
    pub mod ctlr3 {
        ///Register `CTLR3` reader
        pub struct R(crate::R<CTLR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR3` writer
        pub struct W(crate::W<CTLR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EIE` reader - Error interrupt enable
        pub type EIE_R = crate::BitReader<bool>;
        ///Field `EIE` writer - Error interrupt enable
        pub type EIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `IREN` reader - IrDA mode enable
        pub type IREN_R = crate::BitReader<bool>;
        ///Field `IREN` writer - IrDA mode enable
        pub type IREN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `IRLP` reader - IrDA low-power
        pub type IRLP_R = crate::BitReader<bool>;
        ///Field `IRLP` writer - IrDA low-power
        pub type IRLP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `HDSEL` reader - Half-duplex selection
        pub type HDSEL_R = crate::BitReader<bool>;
        ///Field `HDSEL` writer - Half-duplex selection
        pub type HDSEL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `NACK` reader - Smartcard NACK enable
        pub type NACK_R = crate::BitReader<bool>;
        ///Field `NACK` writer - Smartcard NACK enable
        pub type NACK_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `SCEN` reader - Smartcard mode enable
        pub type SCEN_R = crate::BitReader<bool>;
        ///Field `SCEN` writer - Smartcard mode enable
        pub type SCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `DMAR` reader - DMA enable receiver
        pub type DMAR_R = crate::BitReader<bool>;
        ///Field `DMAR` writer - DMA enable receiver
        pub type DMAR_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `DMAT` reader - DMA enable transmitter
        pub type DMAT_R = crate::BitReader<bool>;
        ///Field `DMAT` writer - DMA enable transmitter
        pub type DMAT_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `RTSE` reader - RTS enable
        pub type RTSE_R = crate::BitReader<bool>;
        ///Field `RTSE` writer - RTS enable
        pub type RTSE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `CTSE` reader - CTS enable
        pub type CTSE_R = crate::BitReader<bool>;
        ///Field `CTSE` writer - CTS enable
        pub type CTSE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        ///Field `CTSIE` reader - CTS interrupt enable
        pub type CTSIE_R = crate::BitReader<bool>;
        ///Field `CTSIE` writer - CTS interrupt enable
        pub type CTSIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR3_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Error interrupt enable
            #[inline(always)]
            pub fn eie(&self) -> EIE_R {
                EIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - IrDA mode enable
            #[inline(always)]
            pub fn iren(&self) -> IREN_R {
                IREN_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - IrDA low-power
            #[inline(always)]
            pub fn irlp(&self) -> IRLP_R {
                IRLP_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Half-duplex selection
            #[inline(always)]
            pub fn hdsel(&self) -> HDSEL_R {
                HDSEL_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Smartcard NACK enable
            #[inline(always)]
            pub fn nack(&self) -> NACK_R {
                NACK_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Smartcard mode enable
            #[inline(always)]
            pub fn scen(&self) -> SCEN_R {
                SCEN_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - DMA enable receiver
            #[inline(always)]
            pub fn dmar(&self) -> DMAR_R {
                DMAR_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - DMA enable transmitter
            #[inline(always)]
            pub fn dmat(&self) -> DMAT_R {
                DMAT_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - RTS enable
            #[inline(always)]
            pub fn rtse(&self) -> RTSE_R {
                RTSE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - CTS enable
            #[inline(always)]
            pub fn ctse(&self) -> CTSE_R {
                CTSE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - CTS interrupt enable
            #[inline(always)]
            pub fn ctsie(&self) -> CTSIE_R {
                CTSIE_R::new(((self.bits >> 10) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn eie(&mut self) -> EIE_W<0> {
                EIE_W::new(self)
            }
            ///Bit 1 - IrDA mode enable
            #[inline(always)]
            #[must_use]
            pub fn iren(&mut self) -> IREN_W<1> {
                IREN_W::new(self)
            }
            ///Bit 2 - IrDA low-power
            #[inline(always)]
            #[must_use]
            pub fn irlp(&mut self) -> IRLP_W<2> {
                IRLP_W::new(self)
            }
            ///Bit 3 - Half-duplex selection
            #[inline(always)]
            #[must_use]
            pub fn hdsel(&mut self) -> HDSEL_W<3> {
                HDSEL_W::new(self)
            }
            ///Bit 4 - Smartcard NACK enable
            #[inline(always)]
            #[must_use]
            pub fn nack(&mut self) -> NACK_W<4> {
                NACK_W::new(self)
            }
            ///Bit 5 - Smartcard mode enable
            #[inline(always)]
            #[must_use]
            pub fn scen(&mut self) -> SCEN_W<5> {
                SCEN_W::new(self)
            }
            ///Bit 6 - DMA enable receiver
            #[inline(always)]
            #[must_use]
            pub fn dmar(&mut self) -> DMAR_W<6> {
                DMAR_W::new(self)
            }
            ///Bit 7 - DMA enable transmitter
            #[inline(always)]
            #[must_use]
            pub fn dmat(&mut self) -> DMAT_W<7> {
                DMAT_W::new(self)
            }
            ///Bit 8 - RTS enable
            #[inline(always)]
            #[must_use]
            pub fn rtse(&mut self) -> RTSE_W<8> {
                RTSE_W::new(self)
            }
            ///Bit 9 - CTS enable
            #[inline(always)]
            #[must_use]
            pub fn ctse(&mut self) -> CTSE_W<9> {
                CTSE_W::new(self)
            }
            ///Bit 10 - CTS interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn ctsie(&mut self) -> CTSIE_W<10> {
                CTSIE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register 3
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr3](index.html) module
        pub struct CTLR3_SPEC;
        impl crate::RegisterSpec for CTLR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr3::R](R) reader structure
        impl crate::Readable for CTLR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr3::W](W) writer structure
        impl crate::Writable for CTLR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR3 to value 0
        impl crate::Resettable for CTLR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///GPR (rw) register accessor: an alias for `Reg<GPR_SPEC>`
    pub type GPR = crate::Reg<gpr::GPR_SPEC>;
    ///Guard time and prescaler register
    pub mod gpr {
        ///Register `GPR` reader
        pub struct R(crate::R<GPR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<GPR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<GPR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<GPR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `GPR` writer
        pub struct W(crate::W<GPR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<GPR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<GPR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<GPR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PSC` reader - Prescaler value
        pub type PSC_R = crate::FieldReader<u8, u8>;
        ///Field `PSC` writer - Prescaler value
        pub type PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, GPR_SPEC, u8, u8, 8, O>;
        ///Field `GT` reader - Guard time value
        pub type GT_R = crate::FieldReader<u8, u8>;
        ///Field `GT` writer - Guard time value
        pub type GT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, GPR_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:7 - Prescaler value
            #[inline(always)]
            pub fn psc(&self) -> PSC_R {
                PSC_R::new((self.bits & 0xff) as u8)
            }
            ///Bits 8:15 - Guard time value
            #[inline(always)]
            pub fn gt(&self) -> GT_R {
                GT_R::new(((self.bits >> 8) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - Prescaler value
            #[inline(always)]
            #[must_use]
            pub fn psc(&mut self) -> PSC_W<0> {
                PSC_W::new(self)
            }
            ///Bits 8:15 - Guard time value
            #[inline(always)]
            #[must_use]
            pub fn gt(&mut self) -> GT_W<8> {
                GT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Guard time and prescaler register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [gpr](index.html) module
        pub struct GPR_SPEC;
        impl crate::RegisterSpec for GPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [gpr::R](R) reader structure
        impl crate::Readable for GPR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [gpr::W](W) writer structure
        impl crate::Writable for GPR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets GPR to value 0
        impl crate::Resettable for GPR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Universal synchronous asynchronous receiver transmitter
pub struct USART2 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for USART2 {}
impl USART2 {
    ///Pointer to the register block
    pub const PTR: *const usart1::RegisterBlock = 0x4000_4400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const usart1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for USART2 {
    type Target = usart1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for USART2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART2").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart2;
///Universal synchronous asynchronous receiver transmitter
pub struct USART3 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for USART3 {}
impl USART3 {
    ///Pointer to the register block
    pub const PTR: *const usart1::RegisterBlock = 0x4000_4800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const usart1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for USART3 {
    type Target = usart1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for USART3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART3").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart3;
///Analog to digital converter
pub struct ADC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for ADC {}
impl ADC {
    ///Pointer to the register block
    pub const PTR: *const adc::RegisterBlock = 0x4001_2400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const adc::RegisterBlock {
        Self::PTR
    }
}
impl Deref for ADC {
    type Target = adc::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for ADC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC").finish()
    }
}
///Analog to digital converter
pub mod adc {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - status register
        pub statr: STATR,
        ///0x04 - control register 1
        pub ctlr1: CTLR1,
        ///0x08 - control register 2
        pub ctlr2: CTLR2,
        ///0x0c - sample time register 1
        pub samptr1: SAMPTR1,
        ///0x10 - sample time register 2
        pub samptr2: SAMPTR2,
        ///0x14 - injected channel data offset register x
        pub iofr1: IOFR1,
        ///0x18 - injected channel data offset register x
        pub iofr2: IOFR2,
        ///0x1c - injected channel data offset register x
        pub iofr3: IOFR3,
        ///0x20 - injected channel data offset register x
        pub iofr4: IOFR4,
        ///0x24 - watchdog higher threshold register
        pub wdhtr: WDHTR,
        ///0x28 - watchdog lower threshold register
        pub wdltr: WDLTR,
        ///0x2c - regular sequence register 1
        pub rsqr1: RSQR1,
        ///0x30 - regular sequence register 2
        pub rsqr2: RSQR2,
        ///0x34 - regular sequence register 3
        pub rsqr3: RSQR3,
        ///0x38 - injected sequence register
        pub isqr: ISQR,
        ///0x3c - injected data register x
        pub idatar1: IDATAR1,
        ///0x40 - injected data register x
        pub idatar2: IDATAR2,
        ///0x44 - injected data register x
        pub idatar3: IDATAR3,
        ///0x48 - injected data register x
        pub idatar4: IDATAR4,
        ///0x4c - regular data register
        pub rdatar: RDATAR,
    }
    ///STATR (rw) register accessor: an alias for `Reg<STATR_SPEC>`
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///status register
    pub mod statr {
        ///Register `STATR` reader
        pub struct R(crate::R<STATR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STATR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STATR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STATR` writer
        pub struct W(crate::W<STATR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STATR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STATR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `AWD` reader - Analog watchdog flag
        pub type AWD_R = crate::BitReader<bool>;
        ///Field `AWD` writer - Analog watchdog flag
        pub type AWD_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `EOC` reader - Regular channel end of conversion
        pub type EOC_R = crate::BitReader<bool>;
        ///Field `EOC` writer - Regular channel end of conversion
        pub type EOC_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `JEOC` reader - Injected channel end of conversion
        pub type JEOC_R = crate::BitReader<bool>;
        ///Field `JEOC` writer - Injected channel end of conversion
        pub type JEOC_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `JSTRT` reader - Injected channel start flag
        pub type JSTRT_R = crate::BitReader<bool>;
        ///Field `JSTRT` writer - Injected channel start flag
        pub type JSTRT_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `STRT` reader - Regular channel start flag
        pub type STRT_R = crate::BitReader<bool>;
        ///Field `STRT` writer - Regular channel start flag
        pub type STRT_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Analog watchdog flag
            #[inline(always)]
            pub fn awd(&self) -> AWD_R {
                AWD_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Regular channel end of conversion
            #[inline(always)]
            pub fn eoc(&self) -> EOC_R {
                EOC_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Injected channel end of conversion
            #[inline(always)]
            pub fn jeoc(&self) -> JEOC_R {
                JEOC_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Injected channel start flag
            #[inline(always)]
            pub fn jstrt(&self) -> JSTRT_R {
                JSTRT_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Regular channel start flag
            #[inline(always)]
            pub fn strt(&self) -> STRT_R {
                STRT_R::new(((self.bits >> 4) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Analog watchdog flag
            #[inline(always)]
            #[must_use]
            pub fn awd(&mut self) -> AWD_W<0> {
                AWD_W::new(self)
            }
            ///Bit 1 - Regular channel end of conversion
            #[inline(always)]
            #[must_use]
            pub fn eoc(&mut self) -> EOC_W<1> {
                EOC_W::new(self)
            }
            ///Bit 2 - Injected channel end of conversion
            #[inline(always)]
            #[must_use]
            pub fn jeoc(&mut self) -> JEOC_W<2> {
                JEOC_W::new(self)
            }
            ///Bit 3 - Injected channel start flag
            #[inline(always)]
            #[must_use]
            pub fn jstrt(&mut self) -> JSTRT_W<3> {
                JSTRT_W::new(self)
            }
            ///Bit 4 - Regular channel start flag
            #[inline(always)]
            #[must_use]
            pub fn strt(&mut self) -> STRT_W<4> {
                STRT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///status register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [statr](index.html) module
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [statr::R](R) reader structure
        impl crate::Readable for STATR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [statr::W](W) writer structure
        impl crate::Writable for STATR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR1 (rw) register accessor: an alias for `Reg<CTLR1_SPEC>`
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub struct R(crate::R<CTLR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR1` writer
        pub struct W(crate::W<CTLR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `AWDCH` reader - Analog watchdog channel select bits
        pub type AWDCH_R = crate::FieldReader<u8, u8>;
        ///Field `AWDCH` writer - Analog watchdog channel select bits
        pub type AWDCH_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 5, O>;
        ///Field `EOCIE` reader - Interrupt enable for EOC
        pub type EOCIE_R = crate::BitReader<bool>;
        ///Field `EOCIE` writer - Interrupt enable for EOC
        pub type EOCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `AWDIE` reader - Analog watchdog interrupt enable
        pub type AWDIE_R = crate::BitReader<bool>;
        ///Field `AWDIE` writer - Analog watchdog interrupt enable
        pub type AWDIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `JEOCIE` reader - Interrupt enable for injected channels
        pub type JEOCIE_R = crate::BitReader<bool>;
        ///Field `JEOCIE` writer - Interrupt enable for injected channels
        pub type JEOCIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `SCAN` reader - Scan mode
        pub type SCAN_R = crate::BitReader<bool>;
        ///Field `SCAN` writer - Scan mode
        pub type SCAN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `AWDSGL` reader - Enable the watchdog on a single channel in scan mode
        pub type AWDSGL_R = crate::BitReader<bool>;
        ///Field `AWDSGL` writer - Enable the watchdog on a single channel in scan mode
        pub type AWDSGL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `JAUTO` reader - Automatic injected group conversion
        pub type JAUTO_R = crate::BitReader<bool>;
        ///Field `JAUTO` writer - Automatic injected group conversion
        pub type JAUTO_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `DISCEN` reader - Discontinuous mode on regular channels
        pub type DISCEN_R = crate::BitReader<bool>;
        ///Field `DISCEN` writer - Discontinuous mode on regular channels
        pub type DISCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `JDISCEN` reader - Discontinuous mode on injected channels
        pub type JDISCEN_R = crate::BitReader<bool>;
        ///Field `JDISCEN` writer - Discontinuous mode on injected channels
        pub type JDISCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `DISCNUM` reader - Discontinuous mode channel count
        pub type DISCNUM_R = crate::FieldReader<u8, u8>;
        ///Field `DISCNUM` writer - Discontinuous mode channel count
        pub type DISCNUM_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 3, O>;
        ///Field `DUALMOD` reader - Dual mode selection
        pub type DUALMOD_R = crate::FieldReader<u8, u8>;
        ///Field `DUALMOD` writer - Dual mode selection
        pub type DUALMOD_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR1_SPEC, u8, u8, 4, O>;
        ///Field `JAWDEN` reader - Analog watchdog enable on injected channels
        pub type JAWDEN_R = crate::BitReader<bool>;
        ///Field `JAWDEN` writer - Analog watchdog enable on injected channels
        pub type JAWDEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `AWDEN` reader - Analog watchdog enable on regular channels
        pub type AWDEN_R = crate::BitReader<bool>;
        ///Field `AWDEN` writer - Analog watchdog enable on regular channels
        pub type AWDEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        ///Field `TKENABLE` reader - Touch key enable, including TKEY_F and TKEY_V
        pub type TKENABLE_R = crate::BitReader<bool>;
        ///Field `TKENABLE` writer - Touch key enable, including TKEY_F and TKEY_V
        pub type TKENABLE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR1_SPEC, bool, O>;
        impl R {
            ///Bits 0:4 - Analog watchdog channel select bits
            #[inline(always)]
            pub fn awdch(&self) -> AWDCH_R {
                AWDCH_R::new((self.bits & 0x1f) as u8)
            }
            ///Bit 5 - Interrupt enable for EOC
            #[inline(always)]
            pub fn eocie(&self) -> EOCIE_R {
                EOCIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Analog watchdog interrupt enable
            #[inline(always)]
            pub fn awdie(&self) -> AWDIE_R {
                AWDIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Interrupt enable for injected channels
            #[inline(always)]
            pub fn jeocie(&self) -> JEOCIE_R {
                JEOCIE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Scan mode
            #[inline(always)]
            pub fn scan(&self) -> SCAN_R {
                SCAN_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Enable the watchdog on a single channel in scan mode
            #[inline(always)]
            pub fn awdsgl(&self) -> AWDSGL_R {
                AWDSGL_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Automatic injected group conversion
            #[inline(always)]
            pub fn jauto(&self) -> JAUTO_R {
                JAUTO_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Discontinuous mode on regular channels
            #[inline(always)]
            pub fn discen(&self) -> DISCEN_R {
                DISCEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Discontinuous mode on injected channels
            #[inline(always)]
            pub fn jdiscen(&self) -> JDISCEN_R {
                JDISCEN_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bits 13:15 - Discontinuous mode channel count
            #[inline(always)]
            pub fn discnum(&self) -> DISCNUM_R {
                DISCNUM_R::new(((self.bits >> 13) & 7) as u8)
            }
            ///Bits 16:19 - Dual mode selection
            #[inline(always)]
            pub fn dualmod(&self) -> DUALMOD_R {
                DUALMOD_R::new(((self.bits >> 16) & 0x0f) as u8)
            }
            ///Bit 22 - Analog watchdog enable on injected channels
            #[inline(always)]
            pub fn jawden(&self) -> JAWDEN_R {
                JAWDEN_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - Analog watchdog enable on regular channels
            #[inline(always)]
            pub fn awden(&self) -> AWDEN_R {
                AWDEN_R::new(((self.bits >> 23) & 1) != 0)
            }
            ///Bit 24 - Touch key enable, including TKEY_F and TKEY_V
            #[inline(always)]
            pub fn tkenable(&self) -> TKENABLE_R {
                TKENABLE_R::new(((self.bits >> 24) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:4 - Analog watchdog channel select bits
            #[inline(always)]
            #[must_use]
            pub fn awdch(&mut self) -> AWDCH_W<0> {
                AWDCH_W::new(self)
            }
            ///Bit 5 - Interrupt enable for EOC
            #[inline(always)]
            #[must_use]
            pub fn eocie(&mut self) -> EOCIE_W<5> {
                EOCIE_W::new(self)
            }
            ///Bit 6 - Analog watchdog interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn awdie(&mut self) -> AWDIE_W<6> {
                AWDIE_W::new(self)
            }
            ///Bit 7 - Interrupt enable for injected channels
            #[inline(always)]
            #[must_use]
            pub fn jeocie(&mut self) -> JEOCIE_W<7> {
                JEOCIE_W::new(self)
            }
            ///Bit 8 - Scan mode
            #[inline(always)]
            #[must_use]
            pub fn scan(&mut self) -> SCAN_W<8> {
                SCAN_W::new(self)
            }
            ///Bit 9 - Enable the watchdog on a single channel in scan mode
            #[inline(always)]
            #[must_use]
            pub fn awdsgl(&mut self) -> AWDSGL_W<9> {
                AWDSGL_W::new(self)
            }
            ///Bit 10 - Automatic injected group conversion
            #[inline(always)]
            #[must_use]
            pub fn jauto(&mut self) -> JAUTO_W<10> {
                JAUTO_W::new(self)
            }
            ///Bit 11 - Discontinuous mode on regular channels
            #[inline(always)]
            #[must_use]
            pub fn discen(&mut self) -> DISCEN_W<11> {
                DISCEN_W::new(self)
            }
            ///Bit 12 - Discontinuous mode on injected channels
            #[inline(always)]
            #[must_use]
            pub fn jdiscen(&mut self) -> JDISCEN_W<12> {
                JDISCEN_W::new(self)
            }
            ///Bits 13:15 - Discontinuous mode channel count
            #[inline(always)]
            #[must_use]
            pub fn discnum(&mut self) -> DISCNUM_W<13> {
                DISCNUM_W::new(self)
            }
            ///Bits 16:19 - Dual mode selection
            #[inline(always)]
            #[must_use]
            pub fn dualmod(&mut self) -> DUALMOD_W<16> {
                DUALMOD_W::new(self)
            }
            ///Bit 22 - Analog watchdog enable on injected channels
            #[inline(always)]
            #[must_use]
            pub fn jawden(&mut self) -> JAWDEN_W<22> {
                JAWDEN_W::new(self)
            }
            ///Bit 23 - Analog watchdog enable on regular channels
            #[inline(always)]
            #[must_use]
            pub fn awden(&mut self) -> AWDEN_W<23> {
                AWDEN_W::new(self)
            }
            ///Bit 24 - Touch key enable, including TKEY_F and TKEY_V
            #[inline(always)]
            #[must_use]
            pub fn tkenable(&mut self) -> TKENABLE_W<24> {
                TKENABLE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr1](index.html) module
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr1::R](R) reader structure
        impl crate::Readable for CTLR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr1::W](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR2 (rw) register accessor: an alias for `Reg<CTLR2_SPEC>`
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub struct R(crate::R<CTLR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR2` writer
        pub struct W(crate::W<CTLR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ADON` reader - A/D converter ON / OFF
        pub type ADON_R = crate::BitReader<bool>;
        ///Field `ADON` writer - A/D converter ON / OFF
        pub type ADON_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CONT` reader - Continuous conversion
        pub type CONT_R = crate::BitReader<bool>;
        ///Field `CONT` writer - Continuous conversion
        pub type CONT_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `CAL` reader - A/D calibration
        pub type CAL_R = crate::BitReader<bool>;
        ///Field `CAL` writer - A/D calibration
        pub type CAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `RSTCAL` reader - Reset calibration
        pub type RSTCAL_R = crate::BitReader<bool>;
        ///Field `RSTCAL` writer - Reset calibration
        pub type RSTCAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `DMA` reader - Direct memory access mode
        pub type DMA_R = crate::BitReader<bool>;
        ///Field `DMA` writer - Direct memory access mode
        pub type DMA_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `ALIGN` reader - Data alignment
        pub type ALIGN_R = crate::BitReader<bool>;
        ///Field `ALIGN` writer - Data alignment
        pub type ALIGN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `JEXTSEL` reader - External event select for injected group
        pub type JEXTSEL_R = crate::FieldReader<u8, u8>;
        ///Field `JEXTSEL` writer - External event select for injected group
        pub type JEXTSEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 3, O>;
        ///Field `JEXTTRIG` reader - External trigger conversion mode for injected channels
        pub type JEXTTRIG_R = crate::BitReader<bool>;
        ///Field `JEXTTRIG` writer - External trigger conversion mode for injected channels
        pub type JEXTTRIG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `EXTSEL` reader - External event select for regular group
        pub type EXTSEL_R = crate::FieldReader<u8, u8>;
        ///Field `EXTSEL` writer - External event select for regular group
        pub type EXTSEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR2_SPEC, u8, u8, 3, O>;
        ///Field `EXTTRIG` reader - External trigger conversion mode for regular channels
        pub type EXTTRIG_R = crate::BitReader<bool>;
        ///Field `EXTTRIG` writer - External trigger conversion mode for regular channels
        pub type EXTTRIG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `JSWSTART` reader - Start conversion of injected channels
        pub type JSWSTART_R = crate::BitReader<bool>;
        ///Field `JSWSTART` writer - Start conversion of injected channels
        pub type JSWSTART_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `SWSTART` reader - Start conversion of regular channels
        pub type SWSTART_R = crate::BitReader<bool>;
        ///Field `SWSTART` writer - Start conversion of regular channels
        pub type SWSTART_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        ///Field `TSVREFE` reader - Temperature sensor and VREFINT enable
        pub type TSVREFE_R = crate::BitReader<bool>;
        ///Field `TSVREFE` writer - Temperature sensor and VREFINT enable
        pub type TSVREFE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR2_SPEC, bool, O>;
        impl R {
            ///Bit 0 - A/D converter ON / OFF
            #[inline(always)]
            pub fn adon(&self) -> ADON_R {
                ADON_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Continuous conversion
            #[inline(always)]
            pub fn cont(&self) -> CONT_R {
                CONT_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - A/D calibration
            #[inline(always)]
            pub fn cal(&self) -> CAL_R {
                CAL_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Reset calibration
            #[inline(always)]
            pub fn rstcal(&self) -> RSTCAL_R {
                RSTCAL_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 8 - Direct memory access mode
            #[inline(always)]
            pub fn dma(&self) -> DMA_R {
                DMA_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 11 - Data alignment
            #[inline(always)]
            pub fn align(&self) -> ALIGN_R {
                ALIGN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - External event select for injected group
            #[inline(always)]
            pub fn jextsel(&self) -> JEXTSEL_R {
                JEXTSEL_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - External trigger conversion mode for injected channels
            #[inline(always)]
            pub fn jexttrig(&self) -> JEXTTRIG_R {
                JEXTTRIG_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bits 17:19 - External event select for regular group
            #[inline(always)]
            pub fn extsel(&self) -> EXTSEL_R {
                EXTSEL_R::new(((self.bits >> 17) & 7) as u8)
            }
            ///Bit 20 - External trigger conversion mode for regular channels
            #[inline(always)]
            pub fn exttrig(&self) -> EXTTRIG_R {
                EXTTRIG_R::new(((self.bits >> 20) & 1) != 0)
            }
            ///Bit 21 - Start conversion of injected channels
            #[inline(always)]
            pub fn jswstart(&self) -> JSWSTART_R {
                JSWSTART_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - Start conversion of regular channels
            #[inline(always)]
            pub fn swstart(&self) -> SWSTART_R {
                SWSTART_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - Temperature sensor and VREFINT enable
            #[inline(always)]
            pub fn tsvrefe(&self) -> TSVREFE_R {
                TSVREFE_R::new(((self.bits >> 23) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - A/D converter ON / OFF
            #[inline(always)]
            #[must_use]
            pub fn adon(&mut self) -> ADON_W<0> {
                ADON_W::new(self)
            }
            ///Bit 1 - Continuous conversion
            #[inline(always)]
            #[must_use]
            pub fn cont(&mut self) -> CONT_W<1> {
                CONT_W::new(self)
            }
            ///Bit 2 - A/D calibration
            #[inline(always)]
            #[must_use]
            pub fn cal(&mut self) -> CAL_W<2> {
                CAL_W::new(self)
            }
            ///Bit 3 - Reset calibration
            #[inline(always)]
            #[must_use]
            pub fn rstcal(&mut self) -> RSTCAL_W<3> {
                RSTCAL_W::new(self)
            }
            ///Bit 8 - Direct memory access mode
            #[inline(always)]
            #[must_use]
            pub fn dma(&mut self) -> DMA_W<8> {
                DMA_W::new(self)
            }
            ///Bit 11 - Data alignment
            #[inline(always)]
            #[must_use]
            pub fn align(&mut self) -> ALIGN_W<11> {
                ALIGN_W::new(self)
            }
            ///Bits 12:14 - External event select for injected group
            #[inline(always)]
            #[must_use]
            pub fn jextsel(&mut self) -> JEXTSEL_W<12> {
                JEXTSEL_W::new(self)
            }
            ///Bit 15 - External trigger conversion mode for injected channels
            #[inline(always)]
            #[must_use]
            pub fn jexttrig(&mut self) -> JEXTTRIG_W<15> {
                JEXTTRIG_W::new(self)
            }
            ///Bits 17:19 - External event select for regular group
            #[inline(always)]
            #[must_use]
            pub fn extsel(&mut self) -> EXTSEL_W<17> {
                EXTSEL_W::new(self)
            }
            ///Bit 20 - External trigger conversion mode for regular channels
            #[inline(always)]
            #[must_use]
            pub fn exttrig(&mut self) -> EXTTRIG_W<20> {
                EXTTRIG_W::new(self)
            }
            ///Bit 21 - Start conversion of injected channels
            #[inline(always)]
            #[must_use]
            pub fn jswstart(&mut self) -> JSWSTART_W<21> {
                JSWSTART_W::new(self)
            }
            ///Bit 22 - Start conversion of regular channels
            #[inline(always)]
            #[must_use]
            pub fn swstart(&mut self) -> SWSTART_W<22> {
                SWSTART_W::new(self)
            }
            ///Bit 23 - Temperature sensor and VREFINT enable
            #[inline(always)]
            #[must_use]
            pub fn tsvrefe(&mut self) -> TSVREFE_W<23> {
                TSVREFE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr2](index.html) module
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr2::R](R) reader structure
        impl crate::Readable for CTLR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr2::W](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SAMPTR1 (rw) register accessor: an alias for `Reg<SAMPTR1_SPEC>`
    pub type SAMPTR1 = crate::Reg<samptr1::SAMPTR1_SPEC>;
    ///sample time register 1
    pub mod samptr1 {
        ///Register `SAMPTR1` reader
        pub struct R(crate::R<SAMPTR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<SAMPTR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<SAMPTR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<SAMPTR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `SAMPTR1` writer
        pub struct W(crate::W<SAMPTR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SAMPTR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SAMPTR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SAMPTR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SMP10` reader - Channel 10 sample time selection
        pub type SMP10_R = crate::FieldReader<u8, u8>;
        ///Field `SMP10` writer - Channel 10 sample time selection
        pub type SMP10_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP11` reader - Channel 11 sample time selection
        pub type SMP11_R = crate::FieldReader<u8, u8>;
        ///Field `SMP11` writer - Channel 11 sample time selection
        pub type SMP11_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP12` reader - Channel 12 sample time selection
        pub type SMP12_R = crate::FieldReader<u8, u8>;
        ///Field `SMP12` writer - Channel 12 sample time selection
        pub type SMP12_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP13` reader - Channel 13 sample time selection
        pub type SMP13_R = crate::FieldReader<u8, u8>;
        ///Field `SMP13` writer - Channel 13 sample time selection
        pub type SMP13_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP14` reader - Channel 14 sample time selection
        pub type SMP14_R = crate::FieldReader<u8, u8>;
        ///Field `SMP14` writer - Channel 14 sample time selection
        pub type SMP14_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP15` reader - Channel 15 sample time selection
        pub type SMP15_R = crate::FieldReader<u8, u8>;
        ///Field `SMP15` writer - Channel 15 sample time selection
        pub type SMP15_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP16` reader - Channel 16 sample time selection
        pub type SMP16_R = crate::FieldReader<u8, u8>;
        ///Field `SMP16` writer - Channel 16 sample time selection
        pub type SMP16_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        ///Field `SMP17` reader - Channel 17 sample time selection
        pub type SMP17_R = crate::FieldReader<u8, u8>;
        ///Field `SMP17` writer - Channel 17 sample time selection
        pub type SMP17_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR1_SPEC, u8, u8, 3, O>;
        impl R {
            ///Bits 0:2 - Channel 10 sample time selection
            #[inline(always)]
            pub fn smp10(&self) -> SMP10_R {
                SMP10_R::new((self.bits & 7) as u8)
            }
            ///Bits 3:5 - Channel 11 sample time selection
            #[inline(always)]
            pub fn smp11(&self) -> SMP11_R {
                SMP11_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bits 6:8 - Channel 12 sample time selection
            #[inline(always)]
            pub fn smp12(&self) -> SMP12_R {
                SMP12_R::new(((self.bits >> 6) & 7) as u8)
            }
            ///Bits 9:11 - Channel 13 sample time selection
            #[inline(always)]
            pub fn smp13(&self) -> SMP13_R {
                SMP13_R::new(((self.bits >> 9) & 7) as u8)
            }
            ///Bits 12:14 - Channel 14 sample time selection
            #[inline(always)]
            pub fn smp14(&self) -> SMP14_R {
                SMP14_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bits 15:17 - Channel 15 sample time selection
            #[inline(always)]
            pub fn smp15(&self) -> SMP15_R {
                SMP15_R::new(((self.bits >> 15) & 7) as u8)
            }
            ///Bits 18:20 - Channel 16 sample time selection
            #[inline(always)]
            pub fn smp16(&self) -> SMP16_R {
                SMP16_R::new(((self.bits >> 18) & 7) as u8)
            }
            ///Bits 21:23 - Channel 17 sample time selection
            #[inline(always)]
            pub fn smp17(&self) -> SMP17_R {
                SMP17_R::new(((self.bits >> 21) & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:2 - Channel 10 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp10(&mut self) -> SMP10_W<0> {
                SMP10_W::new(self)
            }
            ///Bits 3:5 - Channel 11 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp11(&mut self) -> SMP11_W<3> {
                SMP11_W::new(self)
            }
            ///Bits 6:8 - Channel 12 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp12(&mut self) -> SMP12_W<6> {
                SMP12_W::new(self)
            }
            ///Bits 9:11 - Channel 13 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp13(&mut self) -> SMP13_W<9> {
                SMP13_W::new(self)
            }
            ///Bits 12:14 - Channel 14 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp14(&mut self) -> SMP14_W<12> {
                SMP14_W::new(self)
            }
            ///Bits 15:17 - Channel 15 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp15(&mut self) -> SMP15_W<15> {
                SMP15_W::new(self)
            }
            ///Bits 18:20 - Channel 16 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp16(&mut self) -> SMP16_W<18> {
                SMP16_W::new(self)
            }
            ///Bits 21:23 - Channel 17 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp17(&mut self) -> SMP17_W<21> {
                SMP17_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///sample time register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [samptr1](index.html) module
        pub struct SAMPTR1_SPEC;
        impl crate::RegisterSpec for SAMPTR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [samptr1::R](R) reader structure
        impl crate::Readable for SAMPTR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [samptr1::W](W) writer structure
        impl crate::Writable for SAMPTR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SAMPTR1 to value 0
        impl crate::Resettable for SAMPTR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SAMPTR2 (rw) register accessor: an alias for `Reg<SAMPTR2_SPEC>`
    pub type SAMPTR2 = crate::Reg<samptr2::SAMPTR2_SPEC>;
    ///sample time register 2
    pub mod samptr2 {
        ///Register `SAMPTR2` reader
        pub struct R(crate::R<SAMPTR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<SAMPTR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<SAMPTR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<SAMPTR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `SAMPTR2` writer
        pub struct W(crate::W<SAMPTR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SAMPTR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SAMPTR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SAMPTR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SMP0` reader - Channel 0 sample time selection
        pub type SMP0_R = crate::FieldReader<u8, u8>;
        ///Field `SMP0` writer - Channel 0 sample time selection
        pub type SMP0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP1` reader - Channel 1 sample time selection
        pub type SMP1_R = crate::FieldReader<u8, u8>;
        ///Field `SMP1` writer - Channel 1 sample time selection
        pub type SMP1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP2` reader - Channel 2 sample time selection
        pub type SMP2_R = crate::FieldReader<u8, u8>;
        ///Field `SMP2` writer - Channel 2 sample time selection
        pub type SMP2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP3` reader - Channel 3 sample time selection
        pub type SMP3_R = crate::FieldReader<u8, u8>;
        ///Field `SMP3` writer - Channel 3 sample time selection
        pub type SMP3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP4` reader - Channel 4 sample time selection
        pub type SMP4_R = crate::FieldReader<u8, u8>;
        ///Field `SMP4` writer - Channel 4 sample time selection
        pub type SMP4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP5` reader - Channel 5 sample time selection
        pub type SMP5_R = crate::FieldReader<u8, u8>;
        ///Field `SMP5` writer - Channel 5 sample time selection
        pub type SMP5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP6` reader - Channel 6 sample time selection
        pub type SMP6_R = crate::FieldReader<u8, u8>;
        ///Field `SMP6` writer - Channel 6 sample time selection
        pub type SMP6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP7` reader - Channel 7 sample time selection
        pub type SMP7_R = crate::FieldReader<u8, u8>;
        ///Field `SMP7` writer - Channel 7 sample time selection
        pub type SMP7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP8` reader - Channel 8 sample time selection
        pub type SMP8_R = crate::FieldReader<u8, u8>;
        ///Field `SMP8` writer - Channel 8 sample time selection
        pub type SMP8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        ///Field `SMP9` reader - Channel 9 sample time selection
        pub type SMP9_R = crate::FieldReader<u8, u8>;
        ///Field `SMP9` writer - Channel 9 sample time selection
        pub type SMP9_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SAMPTR2_SPEC, u8, u8, 3, O>;
        impl R {
            ///Bits 0:2 - Channel 0 sample time selection
            #[inline(always)]
            pub fn smp0(&self) -> SMP0_R {
                SMP0_R::new((self.bits & 7) as u8)
            }
            ///Bits 3:5 - Channel 1 sample time selection
            #[inline(always)]
            pub fn smp1(&self) -> SMP1_R {
                SMP1_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bits 6:8 - Channel 2 sample time selection
            #[inline(always)]
            pub fn smp2(&self) -> SMP2_R {
                SMP2_R::new(((self.bits >> 6) & 7) as u8)
            }
            ///Bits 9:11 - Channel 3 sample time selection
            #[inline(always)]
            pub fn smp3(&self) -> SMP3_R {
                SMP3_R::new(((self.bits >> 9) & 7) as u8)
            }
            ///Bits 12:14 - Channel 4 sample time selection
            #[inline(always)]
            pub fn smp4(&self) -> SMP4_R {
                SMP4_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bits 15:17 - Channel 5 sample time selection
            #[inline(always)]
            pub fn smp5(&self) -> SMP5_R {
                SMP5_R::new(((self.bits >> 15) & 7) as u8)
            }
            ///Bits 18:20 - Channel 6 sample time selection
            #[inline(always)]
            pub fn smp6(&self) -> SMP6_R {
                SMP6_R::new(((self.bits >> 18) & 7) as u8)
            }
            ///Bits 21:23 - Channel 7 sample time selection
            #[inline(always)]
            pub fn smp7(&self) -> SMP7_R {
                SMP7_R::new(((self.bits >> 21) & 7) as u8)
            }
            ///Bits 24:26 - Channel 8 sample time selection
            #[inline(always)]
            pub fn smp8(&self) -> SMP8_R {
                SMP8_R::new(((self.bits >> 24) & 7) as u8)
            }
            ///Bits 27:29 - Channel 9 sample time selection
            #[inline(always)]
            pub fn smp9(&self) -> SMP9_R {
                SMP9_R::new(((self.bits >> 27) & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:2 - Channel 0 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp0(&mut self) -> SMP0_W<0> {
                SMP0_W::new(self)
            }
            ///Bits 3:5 - Channel 1 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp1(&mut self) -> SMP1_W<3> {
                SMP1_W::new(self)
            }
            ///Bits 6:8 - Channel 2 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp2(&mut self) -> SMP2_W<6> {
                SMP2_W::new(self)
            }
            ///Bits 9:11 - Channel 3 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp3(&mut self) -> SMP3_W<9> {
                SMP3_W::new(self)
            }
            ///Bits 12:14 - Channel 4 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp4(&mut self) -> SMP4_W<12> {
                SMP4_W::new(self)
            }
            ///Bits 15:17 - Channel 5 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp5(&mut self) -> SMP5_W<15> {
                SMP5_W::new(self)
            }
            ///Bits 18:20 - Channel 6 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp6(&mut self) -> SMP6_W<18> {
                SMP6_W::new(self)
            }
            ///Bits 21:23 - Channel 7 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp7(&mut self) -> SMP7_W<21> {
                SMP7_W::new(self)
            }
            ///Bits 24:26 - Channel 8 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp8(&mut self) -> SMP8_W<24> {
                SMP8_W::new(self)
            }
            ///Bits 27:29 - Channel 9 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp9(&mut self) -> SMP9_W<27> {
                SMP9_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///sample time register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [samptr2](index.html) module
        pub struct SAMPTR2_SPEC;
        impl crate::RegisterSpec for SAMPTR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [samptr2::R](R) reader structure
        impl crate::Readable for SAMPTR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [samptr2::W](W) writer structure
        impl crate::Writable for SAMPTR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SAMPTR2 to value 0
        impl crate::Resettable for SAMPTR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IOFR1 (rw) register accessor: an alias for `Reg<IOFR1_SPEC>`
    pub type IOFR1 = crate::Reg<iofr1::IOFR1_SPEC>;
    ///injected channel data offset register x
    pub mod iofr1 {
        ///Register `IOFR1` reader
        pub struct R(crate::R<IOFR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IOFR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IOFR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IOFR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IOFR1` writer
        pub struct W(crate::W<IOFR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IOFR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IOFR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IOFR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `JOFFSET1` reader - Data offset for injected channel x
        pub type JOFFSET1_R = crate::FieldReader<u16, u16>;
        ///Field `JOFFSET1` writer - Data offset for injected channel x
        pub type JOFFSET1_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IOFR1_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset1(&self) -> JOFFSET1_R {
                JOFFSET1_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset1(&mut self) -> JOFFSET1_W<0> {
                JOFFSET1_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iofr1](index.html) module
        pub struct IOFR1_SPEC;
        impl crate::RegisterSpec for IOFR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iofr1::R](R) reader structure
        impl crate::Readable for IOFR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iofr1::W](W) writer structure
        impl crate::Writable for IOFR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IOFR1 to value 0
        impl crate::Resettable for IOFR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IOFR2 (rw) register accessor: an alias for `Reg<IOFR2_SPEC>`
    pub type IOFR2 = crate::Reg<iofr2::IOFR2_SPEC>;
    ///injected channel data offset register x
    pub mod iofr2 {
        ///Register `IOFR2` reader
        pub struct R(crate::R<IOFR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IOFR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IOFR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IOFR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IOFR2` writer
        pub struct W(crate::W<IOFR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IOFR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IOFR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IOFR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `JOFFSET2` reader - Data offset for injected channel x
        pub type JOFFSET2_R = crate::FieldReader<u16, u16>;
        ///Field `JOFFSET2` writer - Data offset for injected channel x
        pub type JOFFSET2_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IOFR2_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset2(&self) -> JOFFSET2_R {
                JOFFSET2_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset2(&mut self) -> JOFFSET2_W<0> {
                JOFFSET2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iofr2](index.html) module
        pub struct IOFR2_SPEC;
        impl crate::RegisterSpec for IOFR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iofr2::R](R) reader structure
        impl crate::Readable for IOFR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iofr2::W](W) writer structure
        impl crate::Writable for IOFR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IOFR2 to value 0
        impl crate::Resettable for IOFR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IOFR3 (rw) register accessor: an alias for `Reg<IOFR3_SPEC>`
    pub type IOFR3 = crate::Reg<iofr3::IOFR3_SPEC>;
    ///injected channel data offset register x
    pub mod iofr3 {
        ///Register `IOFR3` reader
        pub struct R(crate::R<IOFR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IOFR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IOFR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IOFR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IOFR3` writer
        pub struct W(crate::W<IOFR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IOFR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IOFR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IOFR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `JOFFSET3` reader - Data offset for injected channel x
        pub type JOFFSET3_R = crate::FieldReader<u16, u16>;
        ///Field `JOFFSET3` writer - Data offset for injected channel x
        pub type JOFFSET3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IOFR3_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset3(&self) -> JOFFSET3_R {
                JOFFSET3_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset3(&mut self) -> JOFFSET3_W<0> {
                JOFFSET3_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iofr3](index.html) module
        pub struct IOFR3_SPEC;
        impl crate::RegisterSpec for IOFR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iofr3::R](R) reader structure
        impl crate::Readable for IOFR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iofr3::W](W) writer structure
        impl crate::Writable for IOFR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IOFR3 to value 0
        impl crate::Resettable for IOFR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IOFR4 (rw) register accessor: an alias for `Reg<IOFR4_SPEC>`
    pub type IOFR4 = crate::Reg<iofr4::IOFR4_SPEC>;
    ///injected channel data offset register x
    pub mod iofr4 {
        ///Register `IOFR4` reader
        pub struct R(crate::R<IOFR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IOFR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IOFR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IOFR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IOFR4` writer
        pub struct W(crate::W<IOFR4_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IOFR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IOFR4_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IOFR4_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `JOFFSET4` reader - Data offset for injected channel x
        pub type JOFFSET4_R = crate::FieldReader<u16, u16>;
        ///Field `JOFFSET4` writer - Data offset for injected channel x
        pub type JOFFSET4_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IOFR4_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset4(&self) -> JOFFSET4_R {
                JOFFSET4_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset4(&mut self) -> JOFFSET4_W<0> {
                JOFFSET4_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iofr4](index.html) module
        pub struct IOFR4_SPEC;
        impl crate::RegisterSpec for IOFR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iofr4::R](R) reader structure
        impl crate::Readable for IOFR4_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iofr4::W](W) writer structure
        impl crate::Writable for IOFR4_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IOFR4 to value 0
        impl crate::Resettable for IOFR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///WDHTR (rw) register accessor: an alias for `Reg<WDHTR_SPEC>`
    pub type WDHTR = crate::Reg<wdhtr::WDHTR_SPEC>;
    ///watchdog higher threshold register
    pub mod wdhtr {
        ///Register `WDHTR` reader
        pub struct R(crate::R<WDHTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<WDHTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<WDHTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<WDHTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `WDHTR` writer
        pub struct W(crate::W<WDHTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<WDHTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<WDHTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<WDHTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `HT` reader - Analog watchdog higher threshold
        pub type HT_R = crate::FieldReader<u16, u16>;
        ///Field `HT` writer - Analog watchdog higher threshold
        pub type HT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, WDHTR_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Analog watchdog higher threshold
            #[inline(always)]
            pub fn ht(&self) -> HT_R {
                HT_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Analog watchdog higher threshold
            #[inline(always)]
            #[must_use]
            pub fn ht(&mut self) -> HT_W<0> {
                HT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///watchdog higher threshold register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [wdhtr](index.html) module
        pub struct WDHTR_SPEC;
        impl crate::RegisterSpec for WDHTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [wdhtr::R](R) reader structure
        impl crate::Readable for WDHTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [wdhtr::W](W) writer structure
        impl crate::Writable for WDHTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets WDHTR to value 0
        impl crate::Resettable for WDHTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///WDLTR (rw) register accessor: an alias for `Reg<WDLTR_SPEC>`
    pub type WDLTR = crate::Reg<wdltr::WDLTR_SPEC>;
    ///watchdog lower threshold register
    pub mod wdltr {
        ///Register `WDLTR` reader
        pub struct R(crate::R<WDLTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<WDLTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<WDLTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<WDLTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `WDLTR` writer
        pub struct W(crate::W<WDLTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<WDLTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<WDLTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<WDLTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LT` reader - Analog watchdog lower threshold
        pub type LT_R = crate::FieldReader<u16, u16>;
        ///Field `LT` writer - Analog watchdog lower threshold
        pub type LT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, WDLTR_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - Analog watchdog lower threshold
            #[inline(always)]
            pub fn lt(&self) -> LT_R {
                LT_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Analog watchdog lower threshold
            #[inline(always)]
            #[must_use]
            pub fn lt(&mut self) -> LT_W<0> {
                LT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///watchdog lower threshold register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [wdltr](index.html) module
        pub struct WDLTR_SPEC;
        impl crate::RegisterSpec for WDLTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [wdltr::R](R) reader structure
        impl crate::Readable for WDLTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [wdltr::W](W) writer structure
        impl crate::Writable for WDLTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets WDLTR to value 0
        impl crate::Resettable for WDLTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RSQR1 (rw) register accessor: an alias for `Reg<RSQR1_SPEC>`
    pub type RSQR1 = crate::Reg<rsqr1::RSQR1_SPEC>;
    ///regular sequence register 1
    pub mod rsqr1 {
        ///Register `RSQR1` reader
        pub struct R(crate::R<RSQR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RSQR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RSQR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RSQR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RSQR1` writer
        pub struct W(crate::W<RSQR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RSQR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RSQR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RSQR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SQ13` reader - 13th conversion in regular sequence
        pub type SQ13_R = crate::FieldReader<u8, u8>;
        ///Field `SQ13` writer - 13th conversion in regular sequence
        pub type SQ13_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR1_SPEC, u8, u8, 5, O>;
        ///Field `SQ14` reader - 14th conversion in regular sequence
        pub type SQ14_R = crate::FieldReader<u8, u8>;
        ///Field `SQ14` writer - 14th conversion in regular sequence
        pub type SQ14_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR1_SPEC, u8, u8, 5, O>;
        ///Field `SQ15` reader - 15th conversion in regular sequence
        pub type SQ15_R = crate::FieldReader<u8, u8>;
        ///Field `SQ15` writer - 15th conversion in regular sequence
        pub type SQ15_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR1_SPEC, u8, u8, 5, O>;
        ///Field `SQ16` reader - 16th conversion in regular sequence
        pub type SQ16_R = crate::FieldReader<u8, u8>;
        ///Field `SQ16` writer - 16th conversion in regular sequence
        pub type SQ16_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR1_SPEC, u8, u8, 5, O>;
        ///Field `L` reader - Regular channel sequence length
        pub type L_R = crate::FieldReader<u8, u8>;
        ///Field `L` writer - Regular channel sequence length
        pub type L_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR1_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:4 - 13th conversion in regular sequence
            #[inline(always)]
            pub fn sq13(&self) -> SQ13_R {
                SQ13_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 14th conversion in regular sequence
            #[inline(always)]
            pub fn sq14(&self) -> SQ14_R {
                SQ14_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 15th conversion in regular sequence
            #[inline(always)]
            pub fn sq15(&self) -> SQ15_R {
                SQ15_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 16th conversion in regular sequence
            #[inline(always)]
            pub fn sq16(&self) -> SQ16_R {
                SQ16_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:23 - Regular channel sequence length
            #[inline(always)]
            pub fn l(&self) -> L_R {
                L_R::new(((self.bits >> 20) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 13th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq13(&mut self) -> SQ13_W<0> {
                SQ13_W::new(self)
            }
            ///Bits 5:9 - 14th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq14(&mut self) -> SQ14_W<5> {
                SQ14_W::new(self)
            }
            ///Bits 10:14 - 15th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq15(&mut self) -> SQ15_W<10> {
                SQ15_W::new(self)
            }
            ///Bits 15:19 - 16th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq16(&mut self) -> SQ16_W<15> {
                SQ16_W::new(self)
            }
            ///Bits 20:23 - Regular channel sequence length
            #[inline(always)]
            #[must_use]
            pub fn l(&mut self) -> L_W<20> {
                L_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///regular sequence register 1
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rsqr1](index.html) module
        pub struct RSQR1_SPEC;
        impl crate::RegisterSpec for RSQR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rsqr1::R](R) reader structure
        impl crate::Readable for RSQR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rsqr1::W](W) writer structure
        impl crate::Writable for RSQR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RSQR1 to value 0
        impl crate::Resettable for RSQR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RSQR2 (rw) register accessor: an alias for `Reg<RSQR2_SPEC>`
    pub type RSQR2 = crate::Reg<rsqr2::RSQR2_SPEC>;
    ///regular sequence register 2
    pub mod rsqr2 {
        ///Register `RSQR2` reader
        pub struct R(crate::R<RSQR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RSQR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RSQR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RSQR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RSQR2` writer
        pub struct W(crate::W<RSQR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RSQR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RSQR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RSQR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SQ7` reader - 7th conversion in regular sequence
        pub type SQ7_R = crate::FieldReader<u8, u8>;
        ///Field `SQ7` writer - 7th conversion in regular sequence
        pub type SQ7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR2_SPEC, u8, u8, 5, O>;
        ///Field `SQ8` reader - 8th conversion in regular sequence
        pub type SQ8_R = crate::FieldReader<u8, u8>;
        ///Field `SQ8` writer - 8th conversion in regular sequence
        pub type SQ8_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR2_SPEC, u8, u8, 5, O>;
        ///Field `SQ9` reader - 9th conversion in regular sequence
        pub type SQ9_R = crate::FieldReader<u8, u8>;
        ///Field `SQ9` writer - 9th conversion in regular sequence
        pub type SQ9_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR2_SPEC, u8, u8, 5, O>;
        ///Field `SQ10` reader - 10th conversion in regular sequence
        pub type SQ10_R = crate::FieldReader<u8, u8>;
        ///Field `SQ10` writer - 10th conversion in regular sequence
        pub type SQ10_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR2_SPEC, u8, u8, 5, O>;
        ///Field `SQ11` reader - 11th conversion in regular sequence
        pub type SQ11_R = crate::FieldReader<u8, u8>;
        ///Field `SQ11` writer - 11th conversion in regular sequence
        pub type SQ11_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR2_SPEC, u8, u8, 5, O>;
        ///Field `SQ12` reader - 12th conversion in regular sequence
        pub type SQ12_R = crate::FieldReader<u8, u8>;
        ///Field `SQ12` writer - 12th conversion in regular sequence
        pub type SQ12_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR2_SPEC, u8, u8, 5, O>;
        impl R {
            ///Bits 0:4 - 7th conversion in regular sequence
            #[inline(always)]
            pub fn sq7(&self) -> SQ7_R {
                SQ7_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 8th conversion in regular sequence
            #[inline(always)]
            pub fn sq8(&self) -> SQ8_R {
                SQ8_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 9th conversion in regular sequence
            #[inline(always)]
            pub fn sq9(&self) -> SQ9_R {
                SQ9_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 10th conversion in regular sequence
            #[inline(always)]
            pub fn sq10(&self) -> SQ10_R {
                SQ10_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:24 - 11th conversion in regular sequence
            #[inline(always)]
            pub fn sq11(&self) -> SQ11_R {
                SQ11_R::new(((self.bits >> 20) & 0x1f) as u8)
            }
            ///Bits 25:29 - 12th conversion in regular sequence
            #[inline(always)]
            pub fn sq12(&self) -> SQ12_R {
                SQ12_R::new(((self.bits >> 25) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 7th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq7(&mut self) -> SQ7_W<0> {
                SQ7_W::new(self)
            }
            ///Bits 5:9 - 8th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq8(&mut self) -> SQ8_W<5> {
                SQ8_W::new(self)
            }
            ///Bits 10:14 - 9th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq9(&mut self) -> SQ9_W<10> {
                SQ9_W::new(self)
            }
            ///Bits 15:19 - 10th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq10(&mut self) -> SQ10_W<15> {
                SQ10_W::new(self)
            }
            ///Bits 20:24 - 11th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq11(&mut self) -> SQ11_W<20> {
                SQ11_W::new(self)
            }
            ///Bits 25:29 - 12th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq12(&mut self) -> SQ12_W<25> {
                SQ12_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///regular sequence register 2
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rsqr2](index.html) module
        pub struct RSQR2_SPEC;
        impl crate::RegisterSpec for RSQR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rsqr2::R](R) reader structure
        impl crate::Readable for RSQR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rsqr2::W](W) writer structure
        impl crate::Writable for RSQR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RSQR2 to value 0
        impl crate::Resettable for RSQR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RSQR3 (rw) register accessor: an alias for `Reg<RSQR3_SPEC>`
    pub type RSQR3 = crate::Reg<rsqr3::RSQR3_SPEC>;
    ///regular sequence register 3
    pub mod rsqr3 {
        ///Register `RSQR3` reader
        pub struct R(crate::R<RSQR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RSQR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RSQR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RSQR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `RSQR3` writer
        pub struct W(crate::W<RSQR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<RSQR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<RSQR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<RSQR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SQ1` reader - 1st conversion in regular sequence
        pub type SQ1_R = crate::FieldReader<u8, u8>;
        ///Field `SQ1` writer - 1st conversion in regular sequence
        pub type SQ1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR3_SPEC, u8, u8, 5, O>;
        ///Field `SQ2` reader - 2nd conversion in regular sequence
        pub type SQ2_R = crate::FieldReader<u8, u8>;
        ///Field `SQ2` writer - 2nd conversion in regular sequence
        pub type SQ2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR3_SPEC, u8, u8, 5, O>;
        ///Field `SQ3` reader - 3rd conversion in regular sequence
        pub type SQ3_R = crate::FieldReader<u8, u8>;
        ///Field `SQ3` writer - 3rd conversion in regular sequence
        pub type SQ3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR3_SPEC, u8, u8, 5, O>;
        ///Field `SQ4` reader - 4th conversion in regular sequence
        pub type SQ4_R = crate::FieldReader<u8, u8>;
        ///Field `SQ4` writer - 4th conversion in regular sequence
        pub type SQ4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR3_SPEC, u8, u8, 5, O>;
        ///Field `SQ5` reader - 5th conversion in regular sequence
        pub type SQ5_R = crate::FieldReader<u8, u8>;
        ///Field `SQ5` writer - 5th conversion in regular sequence
        pub type SQ5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR3_SPEC, u8, u8, 5, O>;
        ///Field `SQ6` reader - 6th conversion in regular sequence
        pub type SQ6_R = crate::FieldReader<u8, u8>;
        ///Field `SQ6` writer - 6th conversion in regular sequence
        pub type SQ6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, RSQR3_SPEC, u8, u8, 5, O>;
        impl R {
            ///Bits 0:4 - 1st conversion in regular sequence
            #[inline(always)]
            pub fn sq1(&self) -> SQ1_R {
                SQ1_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 2nd conversion in regular sequence
            #[inline(always)]
            pub fn sq2(&self) -> SQ2_R {
                SQ2_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 3rd conversion in regular sequence
            #[inline(always)]
            pub fn sq3(&self) -> SQ3_R {
                SQ3_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 4th conversion in regular sequence
            #[inline(always)]
            pub fn sq4(&self) -> SQ4_R {
                SQ4_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:24 - 5th conversion in regular sequence
            #[inline(always)]
            pub fn sq5(&self) -> SQ5_R {
                SQ5_R::new(((self.bits >> 20) & 0x1f) as u8)
            }
            ///Bits 25:29 - 6th conversion in regular sequence
            #[inline(always)]
            pub fn sq6(&self) -> SQ6_R {
                SQ6_R::new(((self.bits >> 25) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 1st conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq1(&mut self) -> SQ1_W<0> {
                SQ1_W::new(self)
            }
            ///Bits 5:9 - 2nd conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq2(&mut self) -> SQ2_W<5> {
                SQ2_W::new(self)
            }
            ///Bits 10:14 - 3rd conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq3(&mut self) -> SQ3_W<10> {
                SQ3_W::new(self)
            }
            ///Bits 15:19 - 4th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq4(&mut self) -> SQ4_W<15> {
                SQ4_W::new(self)
            }
            ///Bits 20:24 - 5th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq5(&mut self) -> SQ5_W<20> {
                SQ5_W::new(self)
            }
            ///Bits 25:29 - 6th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq6(&mut self) -> SQ6_W<25> {
                SQ6_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///regular sequence register 3
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rsqr3](index.html) module
        pub struct RSQR3_SPEC;
        impl crate::RegisterSpec for RSQR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rsqr3::R](R) reader structure
        impl crate::Readable for RSQR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [rsqr3::W](W) writer structure
        impl crate::Writable for RSQR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets RSQR3 to value 0
        impl crate::Resettable for RSQR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///ISQR (rw) register accessor: an alias for `Reg<ISQR_SPEC>`
    pub type ISQR = crate::Reg<isqr::ISQR_SPEC>;
    ///injected sequence register
    pub mod isqr {
        ///Register `ISQR` reader
        pub struct R(crate::R<ISQR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ISQR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ISQR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ISQR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ISQR` writer
        pub struct W(crate::W<ISQR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ISQR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ISQR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ISQR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `JSQ1` reader - 1st conversion in injected sequence
        pub type JSQ1_R = crate::FieldReader<u8, u8>;
        ///Field `JSQ1` writer - 1st conversion in injected sequence
        pub type JSQ1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ISQR_SPEC, u8, u8, 5, O>;
        ///Field `JSQ2` reader - 2nd conversion in injected sequence
        pub type JSQ2_R = crate::FieldReader<u8, u8>;
        ///Field `JSQ2` writer - 2nd conversion in injected sequence
        pub type JSQ2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ISQR_SPEC, u8, u8, 5, O>;
        ///Field `JSQ3` reader - 3rd conversion in injected sequence
        pub type JSQ3_R = crate::FieldReader<u8, u8>;
        ///Field `JSQ3` writer - 3rd conversion in injected sequence
        pub type JSQ3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ISQR_SPEC, u8, u8, 5, O>;
        ///Field `JSQ4` reader - 4th conversion in injected sequence
        pub type JSQ4_R = crate::FieldReader<u8, u8>;
        ///Field `JSQ4` writer - 4th conversion in injected sequence
        pub type JSQ4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ISQR_SPEC, u8, u8, 5, O>;
        ///Field `JL` reader - Injected sequence length
        pub type JL_R = crate::FieldReader<u8, u8>;
        ///Field `JL` writer - Injected sequence length
        pub type JL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ISQR_SPEC, u8, u8, 2, O>;
        impl R {
            ///Bits 0:4 - 1st conversion in injected sequence
            #[inline(always)]
            pub fn jsq1(&self) -> JSQ1_R {
                JSQ1_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 2nd conversion in injected sequence
            #[inline(always)]
            pub fn jsq2(&self) -> JSQ2_R {
                JSQ2_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 3rd conversion in injected sequence
            #[inline(always)]
            pub fn jsq3(&self) -> JSQ3_R {
                JSQ3_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 4th conversion in injected sequence
            #[inline(always)]
            pub fn jsq4(&self) -> JSQ4_R {
                JSQ4_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:21 - Injected sequence length
            #[inline(always)]
            pub fn jl(&self) -> JL_R {
                JL_R::new(((self.bits >> 20) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 1st conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq1(&mut self) -> JSQ1_W<0> {
                JSQ1_W::new(self)
            }
            ///Bits 5:9 - 2nd conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq2(&mut self) -> JSQ2_W<5> {
                JSQ2_W::new(self)
            }
            ///Bits 10:14 - 3rd conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq3(&mut self) -> JSQ3_W<10> {
                JSQ3_W::new(self)
            }
            ///Bits 15:19 - 4th conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq4(&mut self) -> JSQ4_W<15> {
                JSQ4_W::new(self)
            }
            ///Bits 20:21 - Injected sequence length
            #[inline(always)]
            #[must_use]
            pub fn jl(&mut self) -> JL_W<20> {
                JL_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///injected sequence register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [isqr](index.html) module
        pub struct ISQR_SPEC;
        impl crate::RegisterSpec for ISQR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [isqr::R](R) reader structure
        impl crate::Readable for ISQR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [isqr::W](W) writer structure
        impl crate::Writable for ISQR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ISQR to value 0
        impl crate::Resettable for ISQR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IDATAR1 (r) register accessor: an alias for `Reg<IDATAR1_SPEC>`
    pub type IDATAR1 = crate::Reg<idatar1::IDATAR1_SPEC>;
    ///injected data register x
    pub mod idatar1 {
        ///Register `IDATAR1` reader
        pub struct R(crate::R<IDATAR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IDATAR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IDATAR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IDATAR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `JDATA` reader - Injected data
        pub type JDATA_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn jdata(&self) -> JDATA_R {
                JDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [idatar1](index.html) module
        pub struct IDATAR1_SPEC;
        impl crate::RegisterSpec for IDATAR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [idatar1::R](R) reader structure
        impl crate::Readable for IDATAR1_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IDATAR1 to value 0
        impl crate::Resettable for IDATAR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IDATAR2 (r) register accessor: an alias for `Reg<IDATAR2_SPEC>`
    pub type IDATAR2 = crate::Reg<idatar2::IDATAR2_SPEC>;
    ///injected data register x
    pub mod idatar2 {
        ///Register `IDATAR2` reader
        pub struct R(crate::R<IDATAR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IDATAR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IDATAR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IDATAR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `JDATA` reader - Injected data
        pub type JDATA_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn jdata(&self) -> JDATA_R {
                JDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [idatar2](index.html) module
        pub struct IDATAR2_SPEC;
        impl crate::RegisterSpec for IDATAR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [idatar2::R](R) reader structure
        impl crate::Readable for IDATAR2_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IDATAR2 to value 0
        impl crate::Resettable for IDATAR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IDATAR3 (r) register accessor: an alias for `Reg<IDATAR3_SPEC>`
    pub type IDATAR3 = crate::Reg<idatar3::IDATAR3_SPEC>;
    ///injected data register x
    pub mod idatar3 {
        ///Register `IDATAR3` reader
        pub struct R(crate::R<IDATAR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IDATAR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IDATAR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IDATAR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `JDATA` reader - Injected data
        pub type JDATA_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn jdata(&self) -> JDATA_R {
                JDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [idatar3](index.html) module
        pub struct IDATAR3_SPEC;
        impl crate::RegisterSpec for IDATAR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [idatar3::R](R) reader structure
        impl crate::Readable for IDATAR3_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IDATAR3 to value 0
        impl crate::Resettable for IDATAR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IDATAR4 (r) register accessor: an alias for `Reg<IDATAR4_SPEC>`
    pub type IDATAR4 = crate::Reg<idatar4::IDATAR4_SPEC>;
    ///injected data register x
    pub mod idatar4 {
        ///Register `IDATAR4` reader
        pub struct R(crate::R<IDATAR4_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IDATAR4_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IDATAR4_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IDATAR4_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `JDATA` reader - Injected data
        pub type JDATA_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn jdata(&self) -> JDATA_R {
                JDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register x
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [idatar4](index.html) module
        pub struct IDATAR4_SPEC;
        impl crate::RegisterSpec for IDATAR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [idatar4::R](R) reader structure
        impl crate::Readable for IDATAR4_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IDATAR4 to value 0
        impl crate::Resettable for IDATAR4_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///RDATAR (r) register accessor: an alias for `Reg<RDATAR_SPEC>`
    pub type RDATAR = crate::Reg<rdatar::RDATAR_SPEC>;
    ///regular data register
    pub mod rdatar {
        ///Register `RDATAR` reader
        pub struct R(crate::R<RDATAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<RDATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<RDATAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<RDATAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `DATA` reader - Regular data
        pub type DATA_R = crate::FieldReader<u16, u16>;
        ///Field `ADC2DATA` reader - ADC2 data
        pub type ADC2DATA_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:15 - Regular data
            #[inline(always)]
            pub fn data(&self) -> DATA_R {
                DATA_R::new((self.bits & 0xffff) as u16)
            }
            ///Bits 16:31 - ADC2 data
            #[inline(always)]
            pub fn adc2data(&self) -> ADC2DATA_R {
                ADC2DATA_R::new(((self.bits >> 16) & 0xffff) as u16)
            }
        }
        ///regular data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [rdatar](index.html) module
        pub struct RDATAR_SPEC;
        impl crate::RegisterSpec for RDATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [rdatar::R](R) reader structure
        impl crate::Readable for RDATAR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets RDATAR to value 0
        impl crate::Resettable for RDATAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Digital to analog converter
pub struct DAC1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for DAC1 {}
impl DAC1 {
    ///Pointer to the register block
    pub const PTR: *const dac1::RegisterBlock = 0x4000_7400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const dac1::RegisterBlock {
        Self::PTR
    }
}
impl Deref for DAC1 {
    type Target = dac1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for DAC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DAC1").finish()
    }
}
///Digital to analog converter
pub mod dac1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Control register (DAC_CTLR)
        pub ctlr: CTLR,
        ///0x04 - DAC software trigger register (DAC_SWTR)
        pub swtr: SWTR,
        ///0x08 - DAC channel1 12-bit right-aligned data holding register(DAC_R12BDHR1)
        pub r12bdhr1: R12BDHR1,
        ///0x0c - DAC channel1 12-bit left aligned data holding register (DAC_L12BDHR1)
        pub l12bdhr1: L12BDHR1,
        _reserved4: [u8; 0x04],
        ///0x14 - DAC channel2 12-bit right aligned data holding register (DAC_R12BDHR2)
        pub r12bdhr2: R12BDHR2,
        ///0x18 - DAC channel2 12-bit left aligned data holding register (DAC_L12BDHR2)
        pub l12bdhr2: L12BDHR2,
        _reserved6: [u8; 0x10],
        ///0x2c - DAC channel1 data output register (DAC_DOR1)
        pub dor1: DOR1,
        ///0x30 - DAC channel2 data output register (DAC_DOR2)
        pub dor2: DOR2,
    }
    ///CTLR (rw) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Control register (DAC_CTLR)
    pub mod ctlr {
        ///Register `CTLR` reader
        pub struct R(crate::R<CTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EN1` reader - DAC channel1 enable
        pub type EN1_R = crate::BitReader<bool>;
        ///Field `EN1` writer - DAC channel1 enable
        pub type EN1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `BOFF1` reader - DAC channel1 output buffer disable
        pub type BOFF1_R = crate::BitReader<bool>;
        ///Field `BOFF1` writer - DAC channel1 output buffer disable
        pub type BOFF1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `TEN1` reader - DAC channel1 trigger enable
        pub type TEN1_R = crate::BitReader<bool>;
        ///Field `TEN1` writer - DAC channel1 trigger enable
        pub type TEN1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `TSEL1` reader - DAC channel1 trigger selection
        pub type TSEL1_R = crate::FieldReader<u8, u8>;
        ///Field `TSEL1` writer - DAC channel1 trigger selection
        pub type TSEL1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 3, O>;
        ///Field `WAVE1` reader - DAC channel1 noise/triangle wave generation enable
        pub type WAVE1_R = crate::FieldReader<u8, u8>;
        ///Field `WAVE1` writer - DAC channel1 noise/triangle wave generation enable
        pub type WAVE1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 2, O>;
        ///Field `MAMP1` reader - DAC channel1 mask/amplitude selector
        pub type MAMP1_R = crate::FieldReader<u8, u8>;
        ///Field `MAMP1` writer - DAC channel1 mask/amplitude selector
        pub type MAMP1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 4, O>;
        ///Field `DMAEN1` reader - DAC channel1 DMA enable
        pub type DMAEN1_R = crate::BitReader<bool>;
        ///Field `DMAEN1` writer - DAC channel1 DMA enable
        pub type DMAEN1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `EN2` reader - DAC channel2 enable
        pub type EN2_R = crate::BitReader<bool>;
        ///Field `EN2` writer - DAC channel2 enable
        pub type EN2_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `BOFF2` reader - DAC channel2 output buffer disable
        pub type BOFF2_R = crate::BitReader<bool>;
        ///Field `BOFF2` writer - DAC channel2 output buffer disable
        pub type BOFF2_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `TEN2` reader - DAC channel2 trigger enable
        pub type TEN2_R = crate::BitReader<bool>;
        ///Field `TEN2` writer - DAC channel2 trigger enable
        pub type TEN2_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `TSEL2` reader - DAC channel2 trigger selection
        pub type TSEL2_R = crate::FieldReader<u8, u8>;
        ///Field `TSEL2` writer - DAC channel2 trigger selection
        pub type TSEL2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 3, O>;
        ///Field `WAVE2` reader - DAC channel2 noise/triangle wave generation enable
        pub type WAVE2_R = crate::FieldReader<u8, u8>;
        ///Field `WAVE2` writer - DAC channel2 noise/triangle wave generation enable
        pub type WAVE2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 2, O>;
        ///Field `MAMP2` reader - DAC channel2 mask/amplitude selector
        pub type MAMP2_R = crate::FieldReader<u8, u8>;
        ///Field `MAMP2` writer - DAC channel2 mask/amplitude selector
        pub type MAMP2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CTLR_SPEC, u8, u8, 4, O>;
        ///Field `DMAEN2` reader - DAC channel2 DMA enable
        pub type DMAEN2_R = crate::BitReader<bool>;
        ///Field `DMAEN2` writer - DAC channel2 DMA enable
        pub type DMAEN2_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - DAC channel1 enable
            #[inline(always)]
            pub fn en1(&self) -> EN1_R {
                EN1_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - DAC channel1 output buffer disable
            #[inline(always)]
            pub fn boff1(&self) -> BOFF1_R {
                BOFF1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - DAC channel1 trigger enable
            #[inline(always)]
            pub fn ten1(&self) -> TEN1_R {
                TEN1_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bits 3:5 - DAC channel1 trigger selection
            #[inline(always)]
            pub fn tsel1(&self) -> TSEL1_R {
                TSEL1_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bits 6:7 - DAC channel1 noise/triangle wave generation enable
            #[inline(always)]
            pub fn wave1(&self) -> WAVE1_R {
                WAVE1_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:11 - DAC channel1 mask/amplitude selector
            #[inline(always)]
            pub fn mamp1(&self) -> MAMP1_R {
                MAMP1_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bit 12 - DAC channel1 DMA enable
            #[inline(always)]
            pub fn dmaen1(&self) -> DMAEN1_R {
                DMAEN1_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 16 - DAC channel2 enable
            #[inline(always)]
            pub fn en2(&self) -> EN2_R {
                EN2_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - DAC channel2 output buffer disable
            #[inline(always)]
            pub fn boff2(&self) -> BOFF2_R {
                BOFF2_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - DAC channel2 trigger enable
            #[inline(always)]
            pub fn ten2(&self) -> TEN2_R {
                TEN2_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bits 19:21 - DAC channel2 trigger selection
            #[inline(always)]
            pub fn tsel2(&self) -> TSEL2_R {
                TSEL2_R::new(((self.bits >> 19) & 7) as u8)
            }
            ///Bits 22:23 - DAC channel2 noise/triangle wave generation enable
            #[inline(always)]
            pub fn wave2(&self) -> WAVE2_R {
                WAVE2_R::new(((self.bits >> 22) & 3) as u8)
            }
            ///Bits 24:27 - DAC channel2 mask/amplitude selector
            #[inline(always)]
            pub fn mamp2(&self) -> MAMP2_R {
                MAMP2_R::new(((self.bits >> 24) & 0x0f) as u8)
            }
            ///Bit 28 - DAC channel2 DMA enable
            #[inline(always)]
            pub fn dmaen2(&self) -> DMAEN2_R {
                DMAEN2_R::new(((self.bits >> 28) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DAC channel1 enable
            #[inline(always)]
            #[must_use]
            pub fn en1(&mut self) -> EN1_W<0> {
                EN1_W::new(self)
            }
            ///Bit 1 - DAC channel1 output buffer disable
            #[inline(always)]
            #[must_use]
            pub fn boff1(&mut self) -> BOFF1_W<1> {
                BOFF1_W::new(self)
            }
            ///Bit 2 - DAC channel1 trigger enable
            #[inline(always)]
            #[must_use]
            pub fn ten1(&mut self) -> TEN1_W<2> {
                TEN1_W::new(self)
            }
            ///Bits 3:5 - DAC channel1 trigger selection
            #[inline(always)]
            #[must_use]
            pub fn tsel1(&mut self) -> TSEL1_W<3> {
                TSEL1_W::new(self)
            }
            ///Bits 6:7 - DAC channel1 noise/triangle wave generation enable
            #[inline(always)]
            #[must_use]
            pub fn wave1(&mut self) -> WAVE1_W<6> {
                WAVE1_W::new(self)
            }
            ///Bits 8:11 - DAC channel1 mask/amplitude selector
            #[inline(always)]
            #[must_use]
            pub fn mamp1(&mut self) -> MAMP1_W<8> {
                MAMP1_W::new(self)
            }
            ///Bit 12 - DAC channel1 DMA enable
            #[inline(always)]
            #[must_use]
            pub fn dmaen1(&mut self) -> DMAEN1_W<12> {
                DMAEN1_W::new(self)
            }
            ///Bit 16 - DAC channel2 enable
            #[inline(always)]
            #[must_use]
            pub fn en2(&mut self) -> EN2_W<16> {
                EN2_W::new(self)
            }
            ///Bit 17 - DAC channel2 output buffer disable
            #[inline(always)]
            #[must_use]
            pub fn boff2(&mut self) -> BOFF2_W<17> {
                BOFF2_W::new(self)
            }
            ///Bit 18 - DAC channel2 trigger enable
            #[inline(always)]
            #[must_use]
            pub fn ten2(&mut self) -> TEN2_W<18> {
                TEN2_W::new(self)
            }
            ///Bits 19:21 - DAC channel2 trigger selection
            #[inline(always)]
            #[must_use]
            pub fn tsel2(&mut self) -> TSEL2_W<19> {
                TSEL2_W::new(self)
            }
            ///Bits 22:23 - DAC channel2 noise/triangle wave generation enable
            #[inline(always)]
            #[must_use]
            pub fn wave2(&mut self) -> WAVE2_W<22> {
                WAVE2_W::new(self)
            }
            ///Bits 24:27 - DAC channel2 mask/amplitude selector
            #[inline(always)]
            #[must_use]
            pub fn mamp2(&mut self) -> MAMP2_W<24> {
                MAMP2_W::new(self)
            }
            ///Bit 28 - DAC channel2 DMA enable
            #[inline(always)]
            #[must_use]
            pub fn dmaen2(&mut self) -> DMAEN2_W<28> {
                DMAEN2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register (DAC_CTLR)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr::R](R) reader structure
        impl crate::Readable for CTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SWTR (w) register accessor: an alias for `Reg<SWTR_SPEC>`
    pub type SWTR = crate::Reg<swtr::SWTR_SPEC>;
    ///DAC software trigger register (DAC_SWTR)
    pub mod swtr {
        ///Register `SWTR` writer
        pub struct W(crate::W<SWTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SWTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SWTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SWTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SWTRIG1` writer - DAC channel1 software trigger
        pub type SWTRIG1_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWTR_SPEC, bool, O>;
        ///Field `SWTRIG2` writer - DAC channel2 software trigger
        pub type SWTRIG2_W<'a, const O: u8> = crate::BitWriter<'a, u32, SWTR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - DAC channel1 software trigger
            #[inline(always)]
            #[must_use]
            pub fn swtrig1(&mut self) -> SWTRIG1_W<0> {
                SWTRIG1_W::new(self)
            }
            ///Bit 1 - DAC channel2 software trigger
            #[inline(always)]
            #[must_use]
            pub fn swtrig2(&mut self) -> SWTRIG2_W<1> {
                SWTRIG2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DAC software trigger register (DAC_SWTR)
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [swtr](index.html) module
        pub struct SWTR_SPEC;
        impl crate::RegisterSpec for SWTR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [swtr::W](W) writer structure
        impl crate::Writable for SWTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SWTR to value 0
        impl crate::Resettable for SWTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R12BDHR1 (rw) register accessor: an alias for `Reg<R12BDHR1_SPEC>`
    pub type R12BDHR1 = crate::Reg<r12bdhr1::R12BDHR1_SPEC>;
    ///DAC channel1 12-bit right-aligned data holding register(DAC_R12BDHR1)
    pub mod r12bdhr1 {
        ///Register `R12BDHR1` reader
        pub struct R(crate::R<R12BDHR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R12BDHR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R12BDHR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R12BDHR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R12BDHR1` writer
        pub struct W(crate::W<R12BDHR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R12BDHR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R12BDHR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R12BDHR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DACC1DHR` reader - DAC channel1 12-bit right-aligned data
        pub type DACC1DHR_R = crate::FieldReader<u16, u16>;
        ///Field `DACC1DHR` writer - DAC channel1 12-bit right-aligned data
        pub type DACC1DHR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, R12BDHR1_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - DAC channel1 12-bit right-aligned data
            #[inline(always)]
            pub fn dacc1dhr(&self) -> DACC1DHR_R {
                DACC1DHR_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - DAC channel1 12-bit right-aligned data
            #[inline(always)]
            #[must_use]
            pub fn dacc1dhr(&mut self) -> DACC1DHR_W<0> {
                DACC1DHR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DAC channel1 12-bit right-aligned data holding register(DAC_R12BDHR1)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r12bdhr1](index.html) module
        pub struct R12BDHR1_SPEC;
        impl crate::RegisterSpec for R12BDHR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [r12bdhr1::R](R) reader structure
        impl crate::Readable for R12BDHR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r12bdhr1::W](W) writer structure
        impl crate::Writable for R12BDHR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R12BDHR1 to value 0
        impl crate::Resettable for R12BDHR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///L12BDHR1 (rw) register accessor: an alias for `Reg<L12BDHR1_SPEC>`
    pub type L12BDHR1 = crate::Reg<l12bdhr1::L12BDHR1_SPEC>;
    ///DAC channel1 12-bit left aligned data holding register (DAC_L12BDHR1)
    pub mod l12bdhr1 {
        ///Register `L12BDHR1` reader
        pub struct R(crate::R<L12BDHR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<L12BDHR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<L12BDHR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<L12BDHR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `L12BDHR1` writer
        pub struct W(crate::W<L12BDHR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<L12BDHR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<L12BDHR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<L12BDHR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DACC1DHR` reader - DAC channel1 12-bit left-aligned data
        pub type DACC1DHR_R = crate::FieldReader<u16, u16>;
        ///Field `DACC1DHR` writer - DAC channel1 12-bit left-aligned data
        pub type DACC1DHR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, L12BDHR1_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 4:15 - DAC channel1 12-bit left-aligned data
            #[inline(always)]
            pub fn dacc1dhr(&self) -> DACC1DHR_R {
                DACC1DHR_R::new(((self.bits >> 4) & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 4:15 - DAC channel1 12-bit left-aligned data
            #[inline(always)]
            #[must_use]
            pub fn dacc1dhr(&mut self) -> DACC1DHR_W<4> {
                DACC1DHR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DAC channel1 12-bit left aligned data holding register (DAC_L12BDHR1)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [l12bdhr1](index.html) module
        pub struct L12BDHR1_SPEC;
        impl crate::RegisterSpec for L12BDHR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [l12bdhr1::R](R) reader structure
        impl crate::Readable for L12BDHR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [l12bdhr1::W](W) writer structure
        impl crate::Writable for L12BDHR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets L12BDHR1 to value 0
        impl crate::Resettable for L12BDHR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R12BDHR2 (rw) register accessor: an alias for `Reg<R12BDHR2_SPEC>`
    pub type R12BDHR2 = crate::Reg<r12bdhr2::R12BDHR2_SPEC>;
    ///DAC channel2 12-bit right aligned data holding register (DAC_R12BDHR2)
    pub mod r12bdhr2 {
        ///Register `R12BDHR2` reader
        pub struct R(crate::R<R12BDHR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R12BDHR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R12BDHR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R12BDHR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R12BDHR2` writer
        pub struct W(crate::W<R12BDHR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R12BDHR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R12BDHR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R12BDHR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DACC2DHR` reader - DAC channel2 12-bit right-aligned data
        pub type DACC2DHR_R = crate::FieldReader<u16, u16>;
        ///Field `DACC2DHR` writer - DAC channel2 12-bit right-aligned data
        pub type DACC2DHR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, R12BDHR2_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 0:11 - DAC channel2 12-bit right-aligned data
            #[inline(always)]
            pub fn dacc2dhr(&self) -> DACC2DHR_R {
                DACC2DHR_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - DAC channel2 12-bit right-aligned data
            #[inline(always)]
            #[must_use]
            pub fn dacc2dhr(&mut self) -> DACC2DHR_W<0> {
                DACC2DHR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DAC channel2 12-bit right aligned data holding register (DAC_R12BDHR2)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r12bdhr2](index.html) module
        pub struct R12BDHR2_SPEC;
        impl crate::RegisterSpec for R12BDHR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [r12bdhr2::R](R) reader structure
        impl crate::Readable for R12BDHR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r12bdhr2::W](W) writer structure
        impl crate::Writable for R12BDHR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R12BDHR2 to value 0
        impl crate::Resettable for R12BDHR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///L12BDHR2 (rw) register accessor: an alias for `Reg<L12BDHR2_SPEC>`
    pub type L12BDHR2 = crate::Reg<l12bdhr2::L12BDHR2_SPEC>;
    ///DAC channel2 12-bit left aligned data holding register (DAC_L12BDHR2)
    pub mod l12bdhr2 {
        ///Register `L12BDHR2` reader
        pub struct R(crate::R<L12BDHR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<L12BDHR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<L12BDHR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<L12BDHR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `L12BDHR2` writer
        pub struct W(crate::W<L12BDHR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<L12BDHR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<L12BDHR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<L12BDHR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DACC2DHR` reader - DAC channel2 12-bit left-aligned data
        pub type DACC2DHR_R = crate::FieldReader<u16, u16>;
        ///Field `DACC2DHR` writer - DAC channel2 12-bit left-aligned data
        pub type DACC2DHR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, L12BDHR2_SPEC, u16, u16, 12, O>;
        impl R {
            ///Bits 4:15 - DAC channel2 12-bit left-aligned data
            #[inline(always)]
            pub fn dacc2dhr(&self) -> DACC2DHR_R {
                DACC2DHR_R::new(((self.bits >> 4) & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 4:15 - DAC channel2 12-bit left-aligned data
            #[inline(always)]
            #[must_use]
            pub fn dacc2dhr(&mut self) -> DACC2DHR_W<4> {
                DACC2DHR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DAC channel2 12-bit left aligned data holding register (DAC_L12BDHR2)
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [l12bdhr2](index.html) module
        pub struct L12BDHR2_SPEC;
        impl crate::RegisterSpec for L12BDHR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [l12bdhr2::R](R) reader structure
        impl crate::Readable for L12BDHR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [l12bdhr2::W](W) writer structure
        impl crate::Writable for L12BDHR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets L12BDHR2 to value 0
        impl crate::Resettable for L12BDHR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DOR1 (r) register accessor: an alias for `Reg<DOR1_SPEC>`
    pub type DOR1 = crate::Reg<dor1::DOR1_SPEC>;
    ///DAC channel1 data output register (DAC_DOR1)
    pub mod dor1 {
        ///Register `DOR1` reader
        pub struct R(crate::R<DOR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DOR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DOR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DOR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `DACC1DOR` reader - DAC channel1 data output
        pub type DACC1DOR_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:11 - DAC channel1 data output
            #[inline(always)]
            pub fn dacc1dor(&self) -> DACC1DOR_R {
                DACC1DOR_R::new((self.bits & 0x0fff) as u16)
            }
        }
        ///DAC channel1 data output register (DAC_DOR1)
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dor1](index.html) module
        pub struct DOR1_SPEC;
        impl crate::RegisterSpec for DOR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dor1::R](R) reader structure
        impl crate::Readable for DOR1_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets DOR1 to value 0
        impl crate::Resettable for DOR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DOR2 (r) register accessor: an alias for `Reg<DOR2_SPEC>`
    pub type DOR2 = crate::Reg<dor2::DOR2_SPEC>;
    ///DAC channel2 data output register (DAC_DOR2)
    pub mod dor2 {
        ///Register `DOR2` reader
        pub struct R(crate::R<DOR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DOR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DOR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DOR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `DACC2DOR` reader - DAC channel2 data output
        pub type DACC2DOR_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:11 - DAC channel2 data output
            #[inline(always)]
            pub fn dacc2dor(&self) -> DACC2DOR_R {
                DACC2DOR_R::new((self.bits & 0x0fff) as u16)
            }
        }
        ///DAC channel2 data output register (DAC_DOR2)
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [dor2](index.html) module
        pub struct DOR2_SPEC;
        impl crate::RegisterSpec for DOR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [dor2::R](R) reader structure
        impl crate::Readable for DOR2_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets DOR2 to value 0
        impl crate::Resettable for DOR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Debug support
pub struct DBG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for DBG {}
impl DBG {
    ///Pointer to the register block
    pub const PTR: *const dbg::RegisterBlock = 0xe004_2000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const dbg::RegisterBlock {
        Self::PTR
    }
}
impl Deref for DBG {
    type Target = dbg::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for DBG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DBG").finish()
    }
}
///Debug support
pub mod dbg {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - DBGMCU_IDCODE
        pub idcode: IDCODE,
        ///0x04 - DBGMCU_CFGR
        pub cfgr: CFGR,
    }
    ///IDCODE (r) register accessor: an alias for `Reg<IDCODE_SPEC>`
    pub type IDCODE = crate::Reg<idcode::IDCODE_SPEC>;
    ///DBGMCU_IDCODE
    pub mod idcode {
        ///Register `IDCODE` reader
        pub struct R(crate::R<IDCODE_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IDCODE_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IDCODE_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IDCODE_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `DEV_ID` reader - DEV_ID
        pub type DEV_ID_R = crate::FieldReader<u16, u16>;
        ///Field `REV_ID` reader - REV_ID
        pub type REV_ID_R = crate::FieldReader<u16, u16>;
        impl R {
            ///Bits 0:11 - DEV_ID
            #[inline(always)]
            pub fn dev_id(&self) -> DEV_ID_R {
                DEV_ID_R::new((self.bits & 0x0fff) as u16)
            }
            ///Bits 16:31 - REV_ID
            #[inline(always)]
            pub fn rev_id(&self) -> REV_ID_R {
                REV_ID_R::new(((self.bits >> 16) & 0xffff) as u16)
            }
        }
        ///DBGMCU_IDCODE
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [idcode](index.html) module
        pub struct IDCODE_SPEC;
        impl crate::RegisterSpec for IDCODE_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [idcode::R](R) reader structure
        impl crate::Readable for IDCODE_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IDCODE to value 0
        impl crate::Resettable for IDCODE_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR (rw) register accessor: an alias for `Reg<CFGR_SPEC>`
    pub type CFGR = crate::Reg<cfgr::CFGR_SPEC>;
    ///DBGMCU_CFGR
    pub mod cfgr {
        ///Register `CFGR` reader
        pub struct R(crate::R<CFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR` writer
        pub struct W(crate::W<CFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DBG_SLEEP` reader - DBG_SLEEP
        pub type DBG_SLEEP_R = crate::BitReader<bool>;
        ///Field `DBG_SLEEP` writer - DBG_SLEEP
        pub type DBG_SLEEP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_STOP` reader - DBG_STOP
        pub type DBG_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_STOP` writer - DBG_STOP
        pub type DBG_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_STANDBY` reader - DBG_STANDBY
        pub type DBG_STANDBY_R = crate::BitReader<bool>;
        ///Field `DBG_STANDBY` writer - DBG_STANDBY
        pub type DBG_STANDBY_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `TRACE_IOEN` reader - TRACE_IOEN
        pub type TRACE_IOEN_R = crate::BitReader<bool>;
        ///Field `TRACE_IOEN` writer - TRACE_IOEN
        pub type TRACE_IOEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `TRACE_MODE` reader - TRACE_MODE
        pub type TRACE_MODE_R = crate::FieldReader<u8, u8>;
        ///Field `TRACE_MODE` writer - TRACE_MODE
        pub type TRACE_MODE_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CFGR_SPEC, u8, u8, 2, O>;
        ///Field `DBG_IWDG_STOP` reader - DBG_IWDG_STOP
        pub type DBG_IWDG_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_IWDG_STOP` writer - DBG_IWDG_STOP
        pub type DBG_IWDG_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_WWDG_STOP` reader - DBG_WWDG_STOP
        pub type DBG_WWDG_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_WWDG_STOP` writer - DBG_WWDG_STOP
        pub type DBG_WWDG_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM1_STOP` reader - DBG_TIM1_STOP
        pub type DBG_TIM1_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM1_STOP` writer - DBG_TIM1_STOP
        pub type DBG_TIM1_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM2_STOP` reader - DBG_TIM2_STOP
        pub type DBG_TIM2_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM2_STOP` writer - DBG_TIM2_STOP
        pub type DBG_TIM2_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM3_STOP` reader - DBG_TIM3_STOP
        pub type DBG_TIM3_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM3_STOP` writer - DBG_TIM3_STOP
        pub type DBG_TIM3_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM4_STOP` reader - DBG_TIM4_STOP
        pub type DBG_TIM4_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM4_STOP` writer - DBG_TIM4_STOP
        pub type DBG_TIM4_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_CAN1_STOP` reader - DBG_CAN1_STOP
        pub type DBG_CAN1_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_CAN1_STOP` writer - DBG_CAN1_STOP
        pub type DBG_CAN1_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_I2C1_SMBUS_TIMEOUT` reader - DBG_I2C1_SMBUS_TIMEOUT
        pub type DBG_I2C1_SMBUS_TIMEOUT_R = crate::BitReader<bool>;
        ///Field `DBG_I2C1_SMBUS_TIMEOUT` writer - DBG_I2C1_SMBUS_TIMEOUT
        pub type DBG_I2C1_SMBUS_TIMEOUT_W<'a, const O: u8> =
            crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_I2C2_SMBUS_TIMEOUT` reader - DBG_I2C2_SMBUS_TIMEOUT
        pub type DBG_I2C2_SMBUS_TIMEOUT_R = crate::BitReader<bool>;
        ///Field `DBG_I2C2_SMBUS_TIMEOUT` writer - DBG_I2C2_SMBUS_TIMEOUT
        pub type DBG_I2C2_SMBUS_TIMEOUT_W<'a, const O: u8> =
            crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM8_STOP` reader - DBG_TIM8_STOP
        pub type DBG_TIM8_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM8_STOP` writer - DBG_TIM8_STOP
        pub type DBG_TIM8_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM5_STOP` reader - DBG_TIM5_STOP
        pub type DBG_TIM5_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM5_STOP` writer - DBG_TIM5_STOP
        pub type DBG_TIM5_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM6_STOP` reader - DBG_TIM6_STOP
        pub type DBG_TIM6_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM6_STOP` writer - DBG_TIM6_STOP
        pub type DBG_TIM6_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_TIM7_STOP` reader - DBG_TIM7_STOP
        pub type DBG_TIM7_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_TIM7_STOP` writer - DBG_TIM7_STOP
        pub type DBG_TIM7_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `DBG_CAN2_STOP` reader - DBG_CAN2_STOP
        pub type DBG_CAN2_STOP_R = crate::BitReader<bool>;
        ///Field `DBG_CAN2_STOP` writer - DBG_CAN2_STOP
        pub type DBG_CAN2_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - DBG_SLEEP
            #[inline(always)]
            pub fn dbg_sleep(&self) -> DBG_SLEEP_R {
                DBG_SLEEP_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - DBG_STOP
            #[inline(always)]
            pub fn dbg_stop(&self) -> DBG_STOP_R {
                DBG_STOP_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - DBG_STANDBY
            #[inline(always)]
            pub fn dbg_standby(&self) -> DBG_STANDBY_R {
                DBG_STANDBY_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 5 - TRACE_IOEN
            #[inline(always)]
            pub fn trace_ioen(&self) -> TRACE_IOEN_R {
                TRACE_IOEN_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bits 6:7 - TRACE_MODE
            #[inline(always)]
            pub fn trace_mode(&self) -> TRACE_MODE_R {
                TRACE_MODE_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bit 8 - DBG_IWDG_STOP
            #[inline(always)]
            pub fn dbg_iwdg_stop(&self) -> DBG_IWDG_STOP_R {
                DBG_IWDG_STOP_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - DBG_WWDG_STOP
            #[inline(always)]
            pub fn dbg_wwdg_stop(&self) -> DBG_WWDG_STOP_R {
                DBG_WWDG_STOP_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - DBG_TIM1_STOP
            #[inline(always)]
            pub fn dbg_tim1_stop(&self) -> DBG_TIM1_STOP_R {
                DBG_TIM1_STOP_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - DBG_TIM2_STOP
            #[inline(always)]
            pub fn dbg_tim2_stop(&self) -> DBG_TIM2_STOP_R {
                DBG_TIM2_STOP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - DBG_TIM3_STOP
            #[inline(always)]
            pub fn dbg_tim3_stop(&self) -> DBG_TIM3_STOP_R {
                DBG_TIM3_STOP_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - DBG_TIM4_STOP
            #[inline(always)]
            pub fn dbg_tim4_stop(&self) -> DBG_TIM4_STOP_R {
                DBG_TIM4_STOP_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - DBG_CAN1_STOP
            #[inline(always)]
            pub fn dbg_can1_stop(&self) -> DBG_CAN1_STOP_R {
                DBG_CAN1_STOP_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - DBG_I2C1_SMBUS_TIMEOUT
            #[inline(always)]
            pub fn dbg_i2c1_smbus_timeout(&self) -> DBG_I2C1_SMBUS_TIMEOUT_R {
                DBG_I2C1_SMBUS_TIMEOUT_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - DBG_I2C2_SMBUS_TIMEOUT
            #[inline(always)]
            pub fn dbg_i2c2_smbus_timeout(&self) -> DBG_I2C2_SMBUS_TIMEOUT_R {
                DBG_I2C2_SMBUS_TIMEOUT_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - DBG_TIM8_STOP
            #[inline(always)]
            pub fn dbg_tim8_stop(&self) -> DBG_TIM8_STOP_R {
                DBG_TIM8_STOP_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - DBG_TIM5_STOP
            #[inline(always)]
            pub fn dbg_tim5_stop(&self) -> DBG_TIM5_STOP_R {
                DBG_TIM5_STOP_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - DBG_TIM6_STOP
            #[inline(always)]
            pub fn dbg_tim6_stop(&self) -> DBG_TIM6_STOP_R {
                DBG_TIM6_STOP_R::new(((self.bits >> 19) & 1) != 0)
            }
            ///Bit 20 - DBG_TIM7_STOP
            #[inline(always)]
            pub fn dbg_tim7_stop(&self) -> DBG_TIM7_STOP_R {
                DBG_TIM7_STOP_R::new(((self.bits >> 20) & 1) != 0)
            }
            ///Bit 21 - DBG_CAN2_STOP
            #[inline(always)]
            pub fn dbg_can2_stop(&self) -> DBG_CAN2_STOP_R {
                DBG_CAN2_STOP_R::new(((self.bits >> 21) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DBG_SLEEP
            #[inline(always)]
            #[must_use]
            pub fn dbg_sleep(&mut self) -> DBG_SLEEP_W<0> {
                DBG_SLEEP_W::new(self)
            }
            ///Bit 1 - DBG_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_stop(&mut self) -> DBG_STOP_W<1> {
                DBG_STOP_W::new(self)
            }
            ///Bit 2 - DBG_STANDBY
            #[inline(always)]
            #[must_use]
            pub fn dbg_standby(&mut self) -> DBG_STANDBY_W<2> {
                DBG_STANDBY_W::new(self)
            }
            ///Bit 5 - TRACE_IOEN
            #[inline(always)]
            #[must_use]
            pub fn trace_ioen(&mut self) -> TRACE_IOEN_W<5> {
                TRACE_IOEN_W::new(self)
            }
            ///Bits 6:7 - TRACE_MODE
            #[inline(always)]
            #[must_use]
            pub fn trace_mode(&mut self) -> TRACE_MODE_W<6> {
                TRACE_MODE_W::new(self)
            }
            ///Bit 8 - DBG_IWDG_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_iwdg_stop(&mut self) -> DBG_IWDG_STOP_W<8> {
                DBG_IWDG_STOP_W::new(self)
            }
            ///Bit 9 - DBG_WWDG_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_wwdg_stop(&mut self) -> DBG_WWDG_STOP_W<9> {
                DBG_WWDG_STOP_W::new(self)
            }
            ///Bit 10 - DBG_TIM1_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim1_stop(&mut self) -> DBG_TIM1_STOP_W<10> {
                DBG_TIM1_STOP_W::new(self)
            }
            ///Bit 11 - DBG_TIM2_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim2_stop(&mut self) -> DBG_TIM2_STOP_W<11> {
                DBG_TIM2_STOP_W::new(self)
            }
            ///Bit 12 - DBG_TIM3_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim3_stop(&mut self) -> DBG_TIM3_STOP_W<12> {
                DBG_TIM3_STOP_W::new(self)
            }
            ///Bit 13 - DBG_TIM4_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim4_stop(&mut self) -> DBG_TIM4_STOP_W<13> {
                DBG_TIM4_STOP_W::new(self)
            }
            ///Bit 14 - DBG_CAN1_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_can1_stop(&mut self) -> DBG_CAN1_STOP_W<14> {
                DBG_CAN1_STOP_W::new(self)
            }
            ///Bit 15 - DBG_I2C1_SMBUS_TIMEOUT
            #[inline(always)]
            #[must_use]
            pub fn dbg_i2c1_smbus_timeout(&mut self) -> DBG_I2C1_SMBUS_TIMEOUT_W<15> {
                DBG_I2C1_SMBUS_TIMEOUT_W::new(self)
            }
            ///Bit 16 - DBG_I2C2_SMBUS_TIMEOUT
            #[inline(always)]
            #[must_use]
            pub fn dbg_i2c2_smbus_timeout(&mut self) -> DBG_I2C2_SMBUS_TIMEOUT_W<16> {
                DBG_I2C2_SMBUS_TIMEOUT_W::new(self)
            }
            ///Bit 17 - DBG_TIM8_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim8_stop(&mut self) -> DBG_TIM8_STOP_W<17> {
                DBG_TIM8_STOP_W::new(self)
            }
            ///Bit 18 - DBG_TIM5_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim5_stop(&mut self) -> DBG_TIM5_STOP_W<18> {
                DBG_TIM5_STOP_W::new(self)
            }
            ///Bit 19 - DBG_TIM6_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim6_stop(&mut self) -> DBG_TIM6_STOP_W<19> {
                DBG_TIM6_STOP_W::new(self)
            }
            ///Bit 20 - DBG_TIM7_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_tim7_stop(&mut self) -> DBG_TIM7_STOP_W<20> {
                DBG_TIM7_STOP_W::new(self)
            }
            ///Bit 21 - DBG_CAN2_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_can2_stop(&mut self) -> DBG_CAN2_STOP_W<21> {
                DBG_CAN2_STOP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///DBGMCU_CFGR
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr](index.html) module
        pub struct CFGR_SPEC;
        impl crate::RegisterSpec for CFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr::R](R) reader structure
        impl crate::Readable for CFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr::W](W) writer structure
        impl crate::Writable for CFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR to value 0
        impl crate::Resettable for CFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///USB register
pub struct USBHD {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for USBHD {}
impl USBHD {
    ///Pointer to the register block
    pub const PTR: *const usbhd::RegisterBlock = 0x4002_3400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const usbhd::RegisterBlock {
        Self::PTR
    }
}
impl Deref for USBHD {
    type Target = usbhd::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for USBHD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USBHD").finish()
    }
}
///USB register
pub mod usbhd {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - USB base control
        pub r8_usb_ctrl: R8_USB_CTRL,
        ///0x01 - USB device physical prot control
        pub r8_udev_ctrl__r8_uhost_ctrl: R8_UDEV_CTRL__R8_UHOST_CTRL,
        ///0x02 - USB interrupt enable
        pub r8_usb_int_en: R8_USB_INT_EN,
        ///0x03 - USB device address
        pub r8_usb_dev_ad: R8_USB_DEV_AD,
        _reserved4: [u8; 0x01],
        ///0x05 - USB miscellaneous status
        pub r8_usb_mis_st: R8_USB_MIS_ST,
        ///0x06 - USB interrupt flag
        pub r8_usb_int_fg: R8_USB_INT_FG,
        ///0x07 - USB interrupt status
        pub r8_usb_int_st: R8_USB_INT_ST,
        ///0x08 - USB receiving length
        pub r8_usb_rx_len: R8_USB_RX_LEN,
        _reserved8: [u8; 0x03],
        ///0x0c - endpoint 4/1 mode
        pub r8_uep4_1_mod: R8_UEP4_1_MOD,
        ///0x0d - endpoint 2/3 mode;host endpoint mode
        pub r8_uep2_3_mod__r8_uh_ep_mod: R8_UEP2_3_MOD__R8_UH_EP_MOD,
        _reserved10: [u8; 0x02],
        ///0x10 - endpoint 0 DMA buffer address
        pub r16_uep0_dma: R16_UEP0_DMA,
        _reserved11: [u8; 0x02],
        ///0x14 - endpoint 1 DMA buffer address
        pub r16_uep1_dma: R16_UEP1_DMA,
        _reserved12: [u8; 0x02],
        ///0x18 - endpoint 2 DMA buffer address;host rx endpoint buffer high address
        pub r16_uep2_dma__r16_uh_rx_dma: R16_UEP2_DMA__R16_UH_RX_DMA,
        _reserved13: [u8; 0x02],
        ///0x1c - endpoint 3 DMA buffer address;host tx endpoint buffer high address
        pub r16_uep3_dma__r16_uh_tx_dma: R16_UEP3_DMA__R16_UH_TX_DMA,
        _reserved14: [u8; 0x02],
        ///0x20 - endpoint 0 transmittal length
        pub r8_uep0_t_len: R8_UEP0_T_LEN,
        _reserved15: [u8; 0x01],
        ///0x22 - endpoint 0 control
        pub r8_uep0_ctrl: R8_UEP0_CTRL,
        _reserved16: [u8; 0x01],
        ///0x24 - endpoint 1 transmittal length
        pub r8_uep1_t_len: R8_UEP1_T_LEN,
        _reserved17: [u8; 0x01],
        ///0x26 - endpoint 1 control;host aux setup
        pub r8_uep1_ctrl__r8_uh_setup: R8_UEP1_CTRL__R8_UH_SETUP,
        _reserved18: [u8; 0x01],
        ///0x28 - endpoint 2 transmittal length;host endpoint and PID
        pub r8_uep2_t_len__r8_uh_ep_pid: R8_UEP2_T_LEN__R8_UH_EP_PID,
        _reserved19: [u8; 0x01],
        ///0x2a - endpoint 2 control;host receiver endpoint control
        pub r8_uep2_ctrl__r8_uh_rx_ctrl: R8_UEP2_CTRL__R8_UH_RX_CTRL,
        _reserved20: [u8; 0x01],
        ///0x2c - endpoint 3 transmittal length;host transmittal endpoint transmittal length
        pub r8_uep3_t_len__r8_uh_tx_len: R8_UEP3_T_LEN__R8_UH_TX_LEN,
        _reserved21: [u8; 0x01],
        ///0x2e - endpoint 3 control;host transmittal endpoint control
        pub r8_uep3_ctrl__r8_uh_tx_ctrl: R8_UEP3_CTRL__R8_UH_TX_CTRL,
        _reserved22: [u8; 0x01],
        ///0x30 - endpoint 4 transmittal length
        pub r8_uep4_t_len: R8_UEP4_T_LEN,
        _reserved23: [u8; 0x01],
        ///0x32 - endpoint 4 control
        pub r8_uep4_ctrl: R8_UEP4_CTRL,
        _reserved24: [u8; 0x05],
        ///0x38 - USB type-C control
        pub r8_usb_type_c_ctrl: R8_USB_TYPE_C_CTRL,
    }
    ///R8_USB_CTRL (rw) register accessor: an alias for `Reg<R8_USB_CTRL_SPEC>`
    pub type R8_USB_CTRL = crate::Reg<r8_usb_ctrl::R8_USB_CTRL_SPEC>;
    ///USB base control
    pub mod r8_usb_ctrl {
        ///Register `R8_USB_CTRL` reader
        pub struct R(crate::R<R8_USB_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_USB_CTRL` writer
        pub struct W(crate::W<R8_USB_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_USB_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_USB_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_USB_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UC_DMA_EN` reader - DMA enable and DMA interrupt enable for USB
        pub type RB_UC_DMA_EN_R = crate::BitReader<bool>;
        ///Field `RB_UC_DMA_EN` writer - DMA enable and DMA interrupt enable for USB
        pub type RB_UC_DMA_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
        ///Field `RB_UC_CLR_ALL` reader - force clear FIFO and count of USB
        pub type RB_UC_CLR_ALL_R = crate::BitReader<bool>;
        ///Field `RB_UC_CLR_ALL` writer - force clear FIFO and count of USB
        pub type RB_UC_CLR_ALL_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
        ///Field `RB_UC_RESET_SIE` reader - force reset USB SIE, need software clear
        pub type RB_UC_RESET_SIE_R = crate::BitReader<bool>;
        ///Field `RB_UC_RESET_SIE` writer - force reset USB SIE, need software clear
        pub type RB_UC_RESET_SIE_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
        ///Field `RB_UC_INT_BUSY` reader - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
        pub type RB_UC_INT_BUSY_R = crate::BitReader<bool>;
        ///Field `RB_UC_INT_BUSY` writer - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
        pub type RB_UC_INT_BUSY_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
        ///Field `MASK_UC_SYS_CTRL` reader - bit mask of USB system control
        pub type MASK_UC_SYS_CTRL_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UC_SYS_CTRL` writer - bit mask of USB system control
        pub type MASK_UC_SYS_CTRL_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_USB_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UC_LOW_SPEED` reader - enable USB low speed: 0=12Mbps, 1=1.5Mbps
        pub type RB_UC_LOW_SPEED_R = crate::BitReader<bool>;
        ///Field `RB_UC_LOW_SPEED` writer - enable USB low speed: 0=12Mbps, 1=1.5Mbps
        pub type RB_UC_LOW_SPEED_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
        ///Field `RB_UC_HOST_MODE` reader - enable USB host mode: 0=device mode, 1=host mode
        pub type RB_UC_HOST_MODE_R = crate::BitReader<bool>;
        ///Field `RB_UC_HOST_MODE` writer - enable USB host mode: 0=device mode, 1=host mode
        pub type RB_UC_HOST_MODE_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
        impl R {
            ///Bit 0 - DMA enable and DMA interrupt enable for USB
            #[inline(always)]
            pub fn rb_uc_dma_en(&self) -> RB_UC_DMA_EN_R {
                RB_UC_DMA_EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - force clear FIFO and count of USB
            #[inline(always)]
            pub fn rb_uc_clr_all(&self) -> RB_UC_CLR_ALL_R {
                RB_UC_CLR_ALL_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - force reset USB SIE, need software clear
            #[inline(always)]
            pub fn rb_uc_reset_sie(&self) -> RB_UC_RESET_SIE_R {
                RB_UC_RESET_SIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
            #[inline(always)]
            pub fn rb_uc_int_busy(&self) -> RB_UC_INT_BUSY_R {
                RB_UC_INT_BUSY_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:5 - bit mask of USB system control
            #[inline(always)]
            pub fn mask_uc_sys_ctrl(&self) -> MASK_UC_SYS_CTRL_R {
                MASK_UC_SYS_CTRL_R::new((self.bits >> 4) & 3)
            }
            ///Bit 6 - enable USB low speed: 0=12Mbps, 1=1.5Mbps
            #[inline(always)]
            pub fn rb_uc_low_speed(&self) -> RB_UC_LOW_SPEED_R {
                RB_UC_LOW_SPEED_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - enable USB host mode: 0=device mode, 1=host mode
            #[inline(always)]
            pub fn rb_uc_host_mode(&self) -> RB_UC_HOST_MODE_R {
                RB_UC_HOST_MODE_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DMA enable and DMA interrupt enable for USB
            #[inline(always)]
            #[must_use]
            pub fn rb_uc_dma_en(&mut self) -> RB_UC_DMA_EN_W<0> {
                RB_UC_DMA_EN_W::new(self)
            }
            ///Bit 1 - force clear FIFO and count of USB
            #[inline(always)]
            #[must_use]
            pub fn rb_uc_clr_all(&mut self) -> RB_UC_CLR_ALL_W<1> {
                RB_UC_CLR_ALL_W::new(self)
            }
            ///Bit 2 - force reset USB SIE, need software clear
            #[inline(always)]
            #[must_use]
            pub fn rb_uc_reset_sie(&mut self) -> RB_UC_RESET_SIE_W<2> {
                RB_UC_RESET_SIE_W::new(self)
            }
            ///Bit 3 - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
            #[inline(always)]
            #[must_use]
            pub fn rb_uc_int_busy(&mut self) -> RB_UC_INT_BUSY_W<3> {
                RB_UC_INT_BUSY_W::new(self)
            }
            ///Bits 4:5 - bit mask of USB system control
            #[inline(always)]
            #[must_use]
            pub fn mask_uc_sys_ctrl(&mut self) -> MASK_UC_SYS_CTRL_W<4> {
                MASK_UC_SYS_CTRL_W::new(self)
            }
            ///Bit 6 - enable USB low speed: 0=12Mbps, 1=1.5Mbps
            #[inline(always)]
            #[must_use]
            pub fn rb_uc_low_speed(&mut self) -> RB_UC_LOW_SPEED_W<6> {
                RB_UC_LOW_SPEED_W::new(self)
            }
            ///Bit 7 - enable USB host mode: 0=device mode, 1=host mode
            #[inline(always)]
            #[must_use]
            pub fn rb_uc_host_mode(&mut self) -> RB_UC_HOST_MODE_W<7> {
                RB_UC_HOST_MODE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///USB base control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_ctrl](index.html) module
        pub struct R8_USB_CTRL_SPEC;
        impl crate::RegisterSpec for R8_USB_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_ctrl::R](R) reader structure
        impl crate::Readable for R8_USB_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_usb_ctrl::W](W) writer structure
        impl crate::Writable for R8_USB_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_USB_CTRL to value 0
        impl crate::Resettable for R8_USB_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UDEV_CTRL__R8_UHOST_CTRL (rw) register accessor: an alias for `Reg<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>`
    pub type R8_UDEV_CTRL__R8_UHOST_CTRL =
        crate::Reg<r8_udev_ctrl__r8_uhost_ctrl::R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>;
    ///USB device physical prot control
    pub mod r8_udev_ctrl__r8_uhost_ctrl {
        ///Register `R8_UDEV_CTRL__R8_UHOST_CTRL` reader
        pub struct R(crate::R<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UDEV_CTRL__R8_UHOST_CTRL` writer
        pub struct W(crate::W<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UD_PORT_EN__RB_UH_PORT_EN` reader - enable USB physical port I/O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
        pub type RB_UD_PORT_EN__RB_UH_PORT_EN_R = crate::BitReader<bool>;
        ///Field `RB_UD_PORT_EN__RB_UH_PORT_EN` writer - enable USB physical port I/O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
        pub type RB_UD_PORT_EN__RB_UH_PORT_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC, bool, O>;
        ///Field `RB_UD_GP_BIT__RB_UH_BUS_RESET` reader - general purpose bit;control USB bus reset: 0=normal, 1=force bus reset
        pub type RB_UD_GP_BIT__RB_UH_BUS_RESET_R = crate::BitReader<bool>;
        ///Field `RB_UD_GP_BIT__RB_UH_BUS_RESET` writer - general purpose bit;control USB bus reset: 0=normal, 1=force bus reset
        pub type RB_UD_GP_BIT__RB_UH_BUS_RESET_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC, bool, O>;
        ///Field `RB_UD_LOW_SPEED__RB_UH_LOW_SPEED` reader - enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full speed, 1=low speed
        pub type RB_UD_LOW_SPEED__RB_UH_LOW_SPEED_R = crate::BitReader<bool>;
        ///Field `RB_UD_LOW_SPEED__RB_UH_LOW_SPEED` writer - enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full speed, 1=low speed
        pub type RB_UD_LOW_SPEED__RB_UH_LOW_SPEED_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC, bool, O>;
        ///Field `RB_UD_DM_PIN__RB_UH_DM_PIN` reader - ReadOnly: indicate current UDM pin level
        pub type RB_UD_DM_PIN__RB_UH_DM_PIN_R = crate::BitReader<bool>;
        ///Field `RB_UD_DP_PIN__RB_UH_DP_PIN` reader - ReadOnly: indicate current UDP pin level
        pub type RB_UD_DP_PIN__RB_UH_DP_PIN_R = crate::BitReader<bool>;
        ///Field `RB_UD_PD_DIS__RB_UH_PD_DIS` reader - disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
        pub type RB_UD_PD_DIS__RB_UH_PD_DIS_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - enable USB physical port I/O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
            #[inline(always)]
            pub fn rb_ud_port_en__rb_uh_port_en(&self) -> RB_UD_PORT_EN__RB_UH_PORT_EN_R {
                RB_UD_PORT_EN__RB_UH_PORT_EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - general purpose bit;control USB bus reset: 0=normal, 1=force bus reset
            #[inline(always)]
            pub fn rb_ud_gp_bit__rb_uh_bus_reset(&self) -> RB_UD_GP_BIT__RB_UH_BUS_RESET_R {
                RB_UD_GP_BIT__RB_UH_BUS_RESET_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full speed, 1=low speed
            #[inline(always)]
            pub fn rb_ud_low_speed__rb_uh_low_speed(&self) -> RB_UD_LOW_SPEED__RB_UH_LOW_SPEED_R {
                RB_UD_LOW_SPEED__RB_UH_LOW_SPEED_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - ReadOnly: indicate current UDM pin level
            #[inline(always)]
            pub fn rb_ud_dm_pin__rb_uh_dm_pin(&self) -> RB_UD_DM_PIN__RB_UH_DM_PIN_R {
                RB_UD_DM_PIN__RB_UH_DM_PIN_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - ReadOnly: indicate current UDP pin level
            #[inline(always)]
            pub fn rb_ud_dp_pin__rb_uh_dp_pin(&self) -> RB_UD_DP_PIN__RB_UH_DP_PIN_R {
                RB_UD_DP_PIN__RB_UH_DP_PIN_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 7 - disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
            #[inline(always)]
            pub fn rb_ud_pd_dis__rb_uh_pd_dis(&self) -> RB_UD_PD_DIS__RB_UH_PD_DIS_R {
                RB_UD_PD_DIS__RB_UH_PD_DIS_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - enable USB physical port I/O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
            #[inline(always)]
            #[must_use]
            pub fn rb_ud_port_en__rb_uh_port_en(&mut self) -> RB_UD_PORT_EN__RB_UH_PORT_EN_W<0> {
                RB_UD_PORT_EN__RB_UH_PORT_EN_W::new(self)
            }
            ///Bit 1 - general purpose bit;control USB bus reset: 0=normal, 1=force bus reset
            #[inline(always)]
            #[must_use]
            pub fn rb_ud_gp_bit__rb_uh_bus_reset(&mut self) -> RB_UD_GP_BIT__RB_UH_BUS_RESET_W<1> {
                RB_UD_GP_BIT__RB_UH_BUS_RESET_W::new(self)
            }
            ///Bit 2 - enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full speed, 1=low speed
            #[inline(always)]
            #[must_use]
            pub fn rb_ud_low_speed__rb_uh_low_speed(
                &mut self,
            ) -> RB_UD_LOW_SPEED__RB_UH_LOW_SPEED_W<2> {
                RB_UD_LOW_SPEED__RB_UH_LOW_SPEED_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///USB device physical prot control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_udev_ctrl__r8_uhost_ctrl](index.html) module
        pub struct R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC;
        impl crate::RegisterSpec for R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_udev_ctrl__r8_uhost_ctrl::R](R) reader structure
        impl crate::Readable for R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_udev_ctrl__r8_uhost_ctrl::W](W) writer structure
        impl crate::Writable for R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UDEV_CTRL__R8_UHOST_CTRL to value 0
        impl crate::Resettable for R8_UDEV_CTRL__R8_UHOST_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_INT_EN (rw) register accessor: an alias for `Reg<R8_USB_INT_EN_SPEC>`
    pub type R8_USB_INT_EN = crate::Reg<r8_usb_int_en::R8_USB_INT_EN_SPEC>;
    ///USB interrupt enable
    pub mod r8_usb_int_en {
        ///Register `R8_USB_INT_EN` reader
        pub struct R(crate::R<R8_USB_INT_EN_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_INT_EN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_INT_EN_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_INT_EN_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_USB_INT_EN` writer
        pub struct W(crate::W<R8_USB_INT_EN_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_USB_INT_EN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_USB_INT_EN_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_USB_INT_EN_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UIE_BUS_RST__RB_UIE_DETECT` reader - enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detected event for USB host mode
        pub type RB_UIE_BUS_RST__RB_UIE_DETECT_R = crate::BitReader<bool>;
        ///Field `RB_UIE_BUS_RST__RB_UIE_DETECT` writer - enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detected event for USB host mode
        pub type RB_UIE_BUS_RST__RB_UIE_DETECT_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        ///Field `RB_UIE_TRANSFER` reader - enable interrupt for USB transfer completion
        pub type RB_UIE_TRANSFER_R = crate::BitReader<bool>;
        ///Field `RB_UIE_TRANSFER` writer - enable interrupt for USB transfer completion
        pub type RB_UIE_TRANSFER_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        ///Field `RB_UIE_SUSPEND` reader - enable interrupt for USB suspend or resume event
        pub type RB_UIE_SUSPEND_R = crate::BitReader<bool>;
        ///Field `RB_UIE_SUSPEND` writer - enable interrupt for USB suspend or resume event
        pub type RB_UIE_SUSPEND_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        ///Field `RB_UIE_HST_SOF` reader - enable interrupt for host SOF timer action for USB host mode
        pub type RB_UIE_HST_SOF_R = crate::BitReader<bool>;
        ///Field `RB_UIE_HST_SOF` writer - enable interrupt for host SOF timer action for USB host mode
        pub type RB_UIE_HST_SOF_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        ///Field `RB_UIE_FIFO_OV` reader - enable interrupt for FIFO overflow
        pub type RB_UIE_FIFO_OV_R = crate::BitReader<bool>;
        ///Field `RB_UIE_FIFO_OV` writer - enable interrupt for FIFO overflow
        pub type RB_UIE_FIFO_OV_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        ///Field `RB_UIE_DEV_NAK` reader - enable interrupt for NAK responded for USB device mode
        pub type RB_UIE_DEV_NAK_R = crate::BitReader<bool>;
        ///Field `RB_UIE_DEV_NAK` writer - enable interrupt for NAK responded for USB device mode
        pub type RB_UIE_DEV_NAK_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        ///Field `RB_UIE_DEV_SOF` reader - enable interrupt for SOF received for USB device mode
        pub type RB_UIE_DEV_SOF_R = crate::BitReader<bool>;
        ///Field `RB_UIE_DEV_SOF` writer - enable interrupt for SOF received for USB device mode
        pub type RB_UIE_DEV_SOF_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_EN_SPEC, bool, O>;
        impl R {
            ///Bit 0 - enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detected event for USB host mode
            #[inline(always)]
            pub fn rb_uie_bus_rst__rb_uie_detect(&self) -> RB_UIE_BUS_RST__RB_UIE_DETECT_R {
                RB_UIE_BUS_RST__RB_UIE_DETECT_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - enable interrupt for USB transfer completion
            #[inline(always)]
            pub fn rb_uie_transfer(&self) -> RB_UIE_TRANSFER_R {
                RB_UIE_TRANSFER_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - enable interrupt for USB suspend or resume event
            #[inline(always)]
            pub fn rb_uie_suspend(&self) -> RB_UIE_SUSPEND_R {
                RB_UIE_SUSPEND_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - enable interrupt for host SOF timer action for USB host mode
            #[inline(always)]
            pub fn rb_uie_hst_sof(&self) -> RB_UIE_HST_SOF_R {
                RB_UIE_HST_SOF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - enable interrupt for FIFO overflow
            #[inline(always)]
            pub fn rb_uie_fifo_ov(&self) -> RB_UIE_FIFO_OV_R {
                RB_UIE_FIFO_OV_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - enable interrupt for NAK responded for USB device mode
            #[inline(always)]
            pub fn rb_uie_dev_nak(&self) -> RB_UIE_DEV_NAK_R {
                RB_UIE_DEV_NAK_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - enable interrupt for SOF received for USB device mode
            #[inline(always)]
            pub fn rb_uie_dev_sof(&self) -> RB_UIE_DEV_SOF_R {
                RB_UIE_DEV_SOF_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detected event for USB host mode
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_bus_rst__rb_uie_detect(&mut self) -> RB_UIE_BUS_RST__RB_UIE_DETECT_W<0> {
                RB_UIE_BUS_RST__RB_UIE_DETECT_W::new(self)
            }
            ///Bit 1 - enable interrupt for USB transfer completion
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_transfer(&mut self) -> RB_UIE_TRANSFER_W<1> {
                RB_UIE_TRANSFER_W::new(self)
            }
            ///Bit 2 - enable interrupt for USB suspend or resume event
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_suspend(&mut self) -> RB_UIE_SUSPEND_W<2> {
                RB_UIE_SUSPEND_W::new(self)
            }
            ///Bit 3 - enable interrupt for host SOF timer action for USB host mode
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_hst_sof(&mut self) -> RB_UIE_HST_SOF_W<3> {
                RB_UIE_HST_SOF_W::new(self)
            }
            ///Bit 4 - enable interrupt for FIFO overflow
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_fifo_ov(&mut self) -> RB_UIE_FIFO_OV_W<4> {
                RB_UIE_FIFO_OV_W::new(self)
            }
            ///Bit 6 - enable interrupt for NAK responded for USB device mode
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_dev_nak(&mut self) -> RB_UIE_DEV_NAK_W<6> {
                RB_UIE_DEV_NAK_W::new(self)
            }
            ///Bit 7 - enable interrupt for SOF received for USB device mode
            #[inline(always)]
            #[must_use]
            pub fn rb_uie_dev_sof(&mut self) -> RB_UIE_DEV_SOF_W<7> {
                RB_UIE_DEV_SOF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///USB interrupt enable
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_int_en](index.html) module
        pub struct R8_USB_INT_EN_SPEC;
        impl crate::RegisterSpec for R8_USB_INT_EN_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_int_en::R](R) reader structure
        impl crate::Readable for R8_USB_INT_EN_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_usb_int_en::W](W) writer structure
        impl crate::Writable for R8_USB_INT_EN_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_USB_INT_EN to value 0
        impl crate::Resettable for R8_USB_INT_EN_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_DEV_AD (rw) register accessor: an alias for `Reg<R8_USB_DEV_AD_SPEC>`
    pub type R8_USB_DEV_AD = crate::Reg<r8_usb_dev_ad::R8_USB_DEV_AD_SPEC>;
    ///USB device address
    pub mod r8_usb_dev_ad {
        ///Register `R8_USB_DEV_AD` reader
        pub struct R(crate::R<R8_USB_DEV_AD_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_DEV_AD_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_DEV_AD_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_DEV_AD_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_USB_DEV_AD` writer
        pub struct W(crate::W<R8_USB_DEV_AD_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_USB_DEV_AD_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_USB_DEV_AD_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_USB_DEV_AD_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_USB_ADDR` reader - bit mask for USB device address
        pub type MASK_USB_ADDR_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_USB_ADDR` writer - bit mask for USB device address
        pub type MASK_USB_ADDR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_USB_DEV_AD_SPEC, u8, u8, 7, O>;
        ///Field `RB_UDA_GP_BIT` reader - general purpose bit
        pub type RB_UDA_GP_BIT_R = crate::BitReader<bool>;
        ///Field `RB_UDA_GP_BIT` writer - general purpose bit
        pub type RB_UDA_GP_BIT_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_DEV_AD_SPEC, bool, O>;
        impl R {
            ///Bits 0:6 - bit mask for USB device address
            #[inline(always)]
            pub fn mask_usb_addr(&self) -> MASK_USB_ADDR_R {
                MASK_USB_ADDR_R::new(self.bits & 0x7f)
            }
            ///Bit 7 - general purpose bit
            #[inline(always)]
            pub fn rb_uda_gp_bit(&self) -> RB_UDA_GP_BIT_R {
                RB_UDA_GP_BIT_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - bit mask for USB device address
            #[inline(always)]
            #[must_use]
            pub fn mask_usb_addr(&mut self) -> MASK_USB_ADDR_W<0> {
                MASK_USB_ADDR_W::new(self)
            }
            ///Bit 7 - general purpose bit
            #[inline(always)]
            #[must_use]
            pub fn rb_uda_gp_bit(&mut self) -> RB_UDA_GP_BIT_W<7> {
                RB_UDA_GP_BIT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///USB device address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_dev_ad](index.html) module
        pub struct R8_USB_DEV_AD_SPEC;
        impl crate::RegisterSpec for R8_USB_DEV_AD_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_dev_ad::R](R) reader structure
        impl crate::Readable for R8_USB_DEV_AD_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_usb_dev_ad::W](W) writer structure
        impl crate::Writable for R8_USB_DEV_AD_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_USB_DEV_AD to value 0
        impl crate::Resettable for R8_USB_DEV_AD_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_MIS_ST (r) register accessor: an alias for `Reg<R8_USB_MIS_ST_SPEC>`
    pub type R8_USB_MIS_ST = crate::Reg<r8_usb_mis_st::R8_USB_MIS_ST_SPEC>;
    ///USB miscellaneous status
    pub mod r8_usb_mis_st {
        ///Register `R8_USB_MIS_ST` reader
        pub struct R(crate::R<R8_USB_MIS_ST_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_MIS_ST_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_MIS_ST_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_MIS_ST_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `RB_UMS_DEV_ATTACH` reader - RO, indicate device attached status on USB host
        pub type RB_UMS_DEV_ATTACH_R = crate::BitReader<bool>;
        ///Field `RB_UMS_DM_LEVEL` reader - RO, indicate UDM level saved at device attached to USB host
        pub type RB_UMS_DM_LEVEL_R = crate::BitReader<bool>;
        ///Field `RB_UMS_SUSPEND` reader - RO, indicate USB suspend status
        pub type RB_UMS_SUSPEND_R = crate::BitReader<bool>;
        ///Field `RB_UMS_BUS_RESET` reader - RO, indicate USB bus reset status
        pub type RB_UMS_BUS_RESET_R = crate::BitReader<bool>;
        ///Field `RB_UMS_R_FIFO_RDY` reader - RO, indicate USB receiving FIFO ready status (not empty)
        pub type RB_UMS_R_FIFO_RDY_R = crate::BitReader<bool>;
        ///Field `RB_UMS_SIE_FREE` reader - RO, indicate USB SIE free status
        pub type RB_UMS_SIE_FREE_R = crate::BitReader<bool>;
        ///Field `RB_UMS_SOF_ACT` reader - RO, indicate host SOF timer action status for USB host
        pub type RB_UMS_SOF_ACT_R = crate::BitReader<bool>;
        ///Field `RB_UMS_SOF_PRES` reader - RO, indicate host SOF timer presage status
        pub type RB_UMS_SOF_PRES_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - RO, indicate device attached status on USB host
            #[inline(always)]
            pub fn rb_ums_dev_attach(&self) -> RB_UMS_DEV_ATTACH_R {
                RB_UMS_DEV_ATTACH_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - RO, indicate UDM level saved at device attached to USB host
            #[inline(always)]
            pub fn rb_ums_dm_level(&self) -> RB_UMS_DM_LEVEL_R {
                RB_UMS_DM_LEVEL_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - RO, indicate USB suspend status
            #[inline(always)]
            pub fn rb_ums_suspend(&self) -> RB_UMS_SUSPEND_R {
                RB_UMS_SUSPEND_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - RO, indicate USB bus reset status
            #[inline(always)]
            pub fn rb_ums_bus_reset(&self) -> RB_UMS_BUS_RESET_R {
                RB_UMS_BUS_RESET_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - RO, indicate USB receiving FIFO ready status (not empty)
            #[inline(always)]
            pub fn rb_ums_r_fifo_rdy(&self) -> RB_UMS_R_FIFO_RDY_R {
                RB_UMS_R_FIFO_RDY_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - RO, indicate USB SIE free status
            #[inline(always)]
            pub fn rb_ums_sie_free(&self) -> RB_UMS_SIE_FREE_R {
                RB_UMS_SIE_FREE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - RO, indicate host SOF timer action status for USB host
            #[inline(always)]
            pub fn rb_ums_sof_act(&self) -> RB_UMS_SOF_ACT_R {
                RB_UMS_SOF_ACT_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - RO, indicate host SOF timer presage status
            #[inline(always)]
            pub fn rb_ums_sof_pres(&self) -> RB_UMS_SOF_PRES_R {
                RB_UMS_SOF_PRES_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        ///USB miscellaneous status
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_mis_st](index.html) module
        pub struct R8_USB_MIS_ST_SPEC;
        impl crate::RegisterSpec for R8_USB_MIS_ST_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_mis_st::R](R) reader structure
        impl crate::Readable for R8_USB_MIS_ST_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets R8_USB_MIS_ST to value 0
        impl crate::Resettable for R8_USB_MIS_ST_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_INT_FG (rw) register accessor: an alias for `Reg<R8_USB_INT_FG_SPEC>`
    pub type R8_USB_INT_FG = crate::Reg<r8_usb_int_fg::R8_USB_INT_FG_SPEC>;
    ///USB interrupt flag
    pub mod r8_usb_int_fg {
        ///Register `R8_USB_INT_FG` reader
        pub struct R(crate::R<R8_USB_INT_FG_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_INT_FG_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_INT_FG_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_INT_FG_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_USB_INT_FG` writer
        pub struct W(crate::W<R8_USB_INT_FG_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_USB_INT_FG_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_USB_INT_FG_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_USB_INT_FG_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UIF_BUS_RST__RB_UIF_DETECT` reader - bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
        pub type RB_UIF_BUS_RST__RB_UIF_DETECT_R = crate::BitReader<bool>;
        ///Field `RB_UIF_BUS_RST__RB_UIF_DETECT` writer - bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
        pub type RB_UIF_BUS_RST__RB_UIF_DETECT_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_FG_SPEC, bool, O>;
        ///Field `RB_UIF_TRANSFER` reader - USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
        pub type RB_UIF_TRANSFER_R = crate::BitReader<bool>;
        ///Field `RB_UIF_TRANSFER` writer - USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
        pub type RB_UIF_TRANSFER_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_FG_SPEC, bool, O>;
        ///Field `RB_UIF_SUSPEND` reader - USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
        pub type RB_UIF_SUSPEND_R = crate::BitReader<bool>;
        ///Field `RB_UIF_SUSPEND` writer - USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
        pub type RB_UIF_SUSPEND_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_FG_SPEC, bool, O>;
        ///Field `RB_UIF_HST_SOF` reader - host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
        pub type RB_UIF_HST_SOF_R = crate::BitReader<bool>;
        ///Field `RB_UIF_HST_SOF` writer - host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
        pub type RB_UIF_HST_SOF_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_FG_SPEC, bool, O>;
        ///Field `RB_UIF_FIFO_OV` reader - FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
        pub type RB_UIF_FIFO_OV_R = crate::BitReader<bool>;
        ///Field `RB_UIF_FIFO_OV` writer - FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
        pub type RB_UIF_FIFO_OV_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_INT_FG_SPEC, bool, O>;
        ///Field `RB_U_SIE_FREE` reader - RO, indicate USB SIE free status
        pub type RB_U_SIE_FREE_R = crate::BitReader<bool>;
        ///Field `RB_U_TOG_OK` reader - RO, indicate current USB transfer toggle is OK
        pub type RB_U_TOG_OK_R = crate::BitReader<bool>;
        ///Field `RB_U_IS_NAK` reader - RO, indicate current USB transfer is NAK received
        pub type RB_U_IS_NAK_R = crate::BitReader<bool>;
        impl R {
            ///Bit 0 - bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
            #[inline(always)]
            pub fn rb_uif_bus_rst__rb_uif_detect(&self) -> RB_UIF_BUS_RST__RB_UIF_DETECT_R {
                RB_UIF_BUS_RST__RB_UIF_DETECT_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
            #[inline(always)]
            pub fn rb_uif_transfer(&self) -> RB_UIF_TRANSFER_R {
                RB_UIF_TRANSFER_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
            #[inline(always)]
            pub fn rb_uif_suspend(&self) -> RB_UIF_SUSPEND_R {
                RB_UIF_SUSPEND_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
            #[inline(always)]
            pub fn rb_uif_hst_sof(&self) -> RB_UIF_HST_SOF_R {
                RB_UIF_HST_SOF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
            #[inline(always)]
            pub fn rb_uif_fifo_ov(&self) -> RB_UIF_FIFO_OV_R {
                RB_UIF_FIFO_OV_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - RO, indicate USB SIE free status
            #[inline(always)]
            pub fn rb_u_sie_free(&self) -> RB_U_SIE_FREE_R {
                RB_U_SIE_FREE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - RO, indicate current USB transfer toggle is OK
            #[inline(always)]
            pub fn rb_u_tog_ok(&self) -> RB_U_TOG_OK_R {
                RB_U_TOG_OK_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - RO, indicate current USB transfer is NAK received
            #[inline(always)]
            pub fn rb_u_is_nak(&self) -> RB_U_IS_NAK_R {
                RB_U_IS_NAK_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
            #[inline(always)]
            #[must_use]
            pub fn rb_uif_bus_rst__rb_uif_detect(&mut self) -> RB_UIF_BUS_RST__RB_UIF_DETECT_W<0> {
                RB_UIF_BUS_RST__RB_UIF_DETECT_W::new(self)
            }
            ///Bit 1 - USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
            #[inline(always)]
            #[must_use]
            pub fn rb_uif_transfer(&mut self) -> RB_UIF_TRANSFER_W<1> {
                RB_UIF_TRANSFER_W::new(self)
            }
            ///Bit 2 - USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
            #[inline(always)]
            #[must_use]
            pub fn rb_uif_suspend(&mut self) -> RB_UIF_SUSPEND_W<2> {
                RB_UIF_SUSPEND_W::new(self)
            }
            ///Bit 3 - host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
            #[inline(always)]
            #[must_use]
            pub fn rb_uif_hst_sof(&mut self) -> RB_UIF_HST_SOF_W<3> {
                RB_UIF_HST_SOF_W::new(self)
            }
            ///Bit 4 - FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
            #[inline(always)]
            #[must_use]
            pub fn rb_uif_fifo_ov(&mut self) -> RB_UIF_FIFO_OV_W<4> {
                RB_UIF_FIFO_OV_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///USB interrupt flag
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_int_fg](index.html) module
        pub struct R8_USB_INT_FG_SPEC;
        impl crate::RegisterSpec for R8_USB_INT_FG_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_int_fg::R](R) reader structure
        impl crate::Readable for R8_USB_INT_FG_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_usb_int_fg::W](W) writer structure
        impl crate::Writable for R8_USB_INT_FG_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_USB_INT_FG to value 0
        impl crate::Resettable for R8_USB_INT_FG_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_INT_ST (r) register accessor: an alias for `Reg<R8_USB_INT_ST_SPEC>`
    pub type R8_USB_INT_ST = crate::Reg<r8_usb_int_st::R8_USB_INT_ST_SPEC>;
    ///USB interrupt status
    pub mod r8_usb_int_st {
        ///Register `R8_USB_INT_ST` reader
        pub struct R(crate::R<R8_USB_INT_ST_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_INT_ST_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_INT_ST_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_INT_ST_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `MASK_UIS_H_RES__MASK_UIS_ENDP` reader - RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received;RO, bit mask of current transfer endpoint number for USB device mode
        pub type MASK_UIS_H_RES__MASK_UIS_ENDP_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UIS_TOKEN` reader - RO, bit mask of current token PID code received for USB device mode
        pub type MASK_UIS_TOKEN_R = crate::FieldReader<u8, u8>;
        ///Field `RB_UIS_TOG_OK` reader - RO, indicate current USB transfer toggle is OK
        pub type RB_UIS_TOG_OK_R = crate::BitReader<bool>;
        ///Field `RB_UIS_IS_NAK` reader - RO, indicate current USB transfer is NAK received for USB device mode
        pub type RB_UIS_IS_NAK_R = crate::BitReader<bool>;
        impl R {
            ///Bits 0:3 - RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received;RO, bit mask of current transfer endpoint number for USB device mode
            #[inline(always)]
            pub fn mask_uis_h_res__mask_uis_endp(&self) -> MASK_UIS_H_RES__MASK_UIS_ENDP_R {
                MASK_UIS_H_RES__MASK_UIS_ENDP_R::new(self.bits & 0x0f)
            }
            ///Bits 4:5 - RO, bit mask of current token PID code received for USB device mode
            #[inline(always)]
            pub fn mask_uis_token(&self) -> MASK_UIS_TOKEN_R {
                MASK_UIS_TOKEN_R::new((self.bits >> 4) & 3)
            }
            ///Bit 6 - RO, indicate current USB transfer toggle is OK
            #[inline(always)]
            pub fn rb_uis_tog_ok(&self) -> RB_UIS_TOG_OK_R {
                RB_UIS_TOG_OK_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - RO, indicate current USB transfer is NAK received for USB device mode
            #[inline(always)]
            pub fn rb_uis_is_nak(&self) -> RB_UIS_IS_NAK_R {
                RB_UIS_IS_NAK_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        ///USB interrupt status
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_int_st](index.html) module
        pub struct R8_USB_INT_ST_SPEC;
        impl crate::RegisterSpec for R8_USB_INT_ST_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_int_st::R](R) reader structure
        impl crate::Readable for R8_USB_INT_ST_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets R8_USB_INT_ST to value 0
        impl crate::Resettable for R8_USB_INT_ST_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_RX_LEN (r) register accessor: an alias for `Reg<R8_USB_RX_LEN_SPEC>`
    pub type R8_USB_RX_LEN = crate::Reg<r8_usb_rx_len::R8_USB_RX_LEN_SPEC>;
    ///USB receiving length
    pub mod r8_usb_rx_len {
        ///Register `R8_USB_RX_LEN` reader
        pub struct R(crate::R<R8_USB_RX_LEN_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_RX_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_RX_LEN_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_RX_LEN_SPEC>) -> Self {
                R(reader)
            }
        }
        ///USB receiving length
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_rx_len](index.html) module
        pub struct R8_USB_RX_LEN_SPEC;
        impl crate::RegisterSpec for R8_USB_RX_LEN_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_rx_len::R](R) reader structure
        impl crate::Readable for R8_USB_RX_LEN_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets R8_USB_RX_LEN to value 0
        impl crate::Resettable for R8_USB_RX_LEN_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP4_1_MOD (rw) register accessor: an alias for `Reg<R8_UEP4_1_MOD_SPEC>`
    pub type R8_UEP4_1_MOD = crate::Reg<r8_uep4_1_mod::R8_UEP4_1_MOD_SPEC>;
    ///endpoint 4/1 mode
    pub mod r8_uep4_1_mod {
        ///Register `R8_UEP4_1_MOD` reader
        pub struct R(crate::R<R8_UEP4_1_MOD_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP4_1_MOD_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP4_1_MOD_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP4_1_MOD_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP4_1_MOD` writer
        pub struct W(crate::W<R8_UEP4_1_MOD_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP4_1_MOD_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP4_1_MOD_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP4_1_MOD_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UEP4_TX_EN` reader - enable USB endpoint 4 transmittal (IN)
        pub type RB_UEP4_TX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP4_TX_EN` writer - enable USB endpoint 4 transmittal (IN)
        pub type RB_UEP4_TX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_1_MOD_SPEC, bool, O>;
        ///Field `RB_UEP4_RX_EN` reader - enable USB endpoint 4 receiving (OUT)
        pub type RB_UEP4_RX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP4_RX_EN` writer - enable USB endpoint 4 receiving (OUT)
        pub type RB_UEP4_RX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_1_MOD_SPEC, bool, O>;
        ///Field `RB_UEP1_BUF_MOD` reader - buffer mode of USB endpoint 1
        pub type RB_UEP1_BUF_MOD_R = crate::BitReader<bool>;
        ///Field `RB_UEP1_BUF_MOD` writer - buffer mode of USB endpoint 1
        pub type RB_UEP1_BUF_MOD_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_1_MOD_SPEC, bool, O>;
        ///Field `RB_UEP1_TX_EN` reader - enable USB endpoint 1 transmittal (IN)
        pub type RB_UEP1_TX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP1_TX_EN` writer - enable USB endpoint 1 transmittal (IN)
        pub type RB_UEP1_TX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_1_MOD_SPEC, bool, O>;
        ///Field `RB_UEP1_RX_EN` reader - enable USB endpoint 1 receiving (OUT)
        pub type RB_UEP1_RX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP1_RX_EN` writer - enable USB endpoint 1 receiving (OUT)
        pub type RB_UEP1_RX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_1_MOD_SPEC, bool, O>;
        impl R {
            ///Bit 2 - enable USB endpoint 4 transmittal (IN)
            #[inline(always)]
            pub fn rb_uep4_tx_en(&self) -> RB_UEP4_TX_EN_R {
                RB_UEP4_TX_EN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - enable USB endpoint 4 receiving (OUT)
            #[inline(always)]
            pub fn rb_uep4_rx_en(&self) -> RB_UEP4_RX_EN_R {
                RB_UEP4_RX_EN_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - buffer mode of USB endpoint 1
            #[inline(always)]
            pub fn rb_uep1_buf_mod(&self) -> RB_UEP1_BUF_MOD_R {
                RB_UEP1_BUF_MOD_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - enable USB endpoint 1 transmittal (IN)
            #[inline(always)]
            pub fn rb_uep1_tx_en(&self) -> RB_UEP1_TX_EN_R {
                RB_UEP1_TX_EN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - enable USB endpoint 1 receiving (OUT)
            #[inline(always)]
            pub fn rb_uep1_rx_en(&self) -> RB_UEP1_RX_EN_R {
                RB_UEP1_RX_EN_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 2 - enable USB endpoint 4 transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn rb_uep4_tx_en(&mut self) -> RB_UEP4_TX_EN_W<2> {
                RB_UEP4_TX_EN_W::new(self)
            }
            ///Bit 3 - enable USB endpoint 4 receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn rb_uep4_rx_en(&mut self) -> RB_UEP4_RX_EN_W<3> {
                RB_UEP4_RX_EN_W::new(self)
            }
            ///Bit 4 - buffer mode of USB endpoint 1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep1_buf_mod(&mut self) -> RB_UEP1_BUF_MOD_W<4> {
                RB_UEP1_BUF_MOD_W::new(self)
            }
            ///Bit 6 - enable USB endpoint 1 transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn rb_uep1_tx_en(&mut self) -> RB_UEP1_TX_EN_W<6> {
                RB_UEP1_TX_EN_W::new(self)
            }
            ///Bit 7 - enable USB endpoint 1 receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn rb_uep1_rx_en(&mut self) -> RB_UEP1_RX_EN_W<7> {
                RB_UEP1_RX_EN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 4/1 mode
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep4_1_mod](index.html) module
        pub struct R8_UEP4_1_MOD_SPEC;
        impl crate::RegisterSpec for R8_UEP4_1_MOD_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep4_1_mod::R](R) reader structure
        impl crate::Readable for R8_UEP4_1_MOD_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep4_1_mod::W](W) writer structure
        impl crate::Writable for R8_UEP4_1_MOD_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP4_1_MOD to value 0
        impl crate::Resettable for R8_UEP4_1_MOD_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP2_3_MOD__R8_UH_EP_MOD (rw) register accessor: an alias for `Reg<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>`
    pub type R8_UEP2_3_MOD__R8_UH_EP_MOD =
        crate::Reg<r8_uep2_3_mod__r8_uh_ep_mod::R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>;
    ///endpoint 2/3 mode;host endpoint mode
    pub mod r8_uep2_3_mod__r8_uh_ep_mod {
        ///Register `R8_UEP2_3_MOD__R8_UH_EP_MOD` reader
        pub struct R(crate::R<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP2_3_MOD__R8_UH_EP_MOD` writer
        pub struct W(crate::W<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD` reader - buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
        pub type RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD_R = crate::BitReader<bool>;
        ///Field `RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD` writer - buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
        pub type RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC, bool, O>;
        ///Field `RB_UEP2_TX_EN` reader - enable USB endpoint 2 transmittal (IN)
        pub type RB_UEP2_TX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP2_TX_EN` writer - enable USB endpoint 2 transmittal (IN)
        pub type RB_UEP2_TX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC, bool, O>;
        ///Field `RB_UEP2_RX_EN__RB_UH_EP_RX_EN` reader - enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
        pub type RB_UEP2_RX_EN__RB_UH_EP_RX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP2_RX_EN__RB_UH_EP_RX_EN` writer - enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
        pub type RB_UEP2_RX_EN__RB_UH_EP_RX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC, bool, O>;
        ///Field `RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD` reader - buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
        pub type RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD_R = crate::BitReader<bool>;
        ///Field `RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD` writer - buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
        pub type RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC, bool, O>;
        ///Field `RB_UEP3_TX_EN__RB_UH_EP_TX_EN` reader - enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
        pub type RB_UEP3_TX_EN__RB_UH_EP_TX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP3_TX_EN__RB_UH_EP_TX_EN` writer - enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
        pub type RB_UEP3_TX_EN__RB_UH_EP_TX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC, bool, O>;
        ///Field `RB_UEP3_RX_EN` reader - enable USB endpoint 3 receiving (OUT)
        pub type RB_UEP3_RX_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP3_RX_EN` writer - enable USB endpoint 3 receiving (OUT)
        pub type RB_UEP3_RX_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC, bool, O>;
        impl R {
            ///Bit 0 - buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
            #[inline(always)]
            pub fn rb_uep2_buf_mod__rb_uh_ep_rbuf_mod(
                &self,
            ) -> RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD_R {
                RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - enable USB endpoint 2 transmittal (IN)
            #[inline(always)]
            pub fn rb_uep2_tx_en(&self) -> RB_UEP2_TX_EN_R {
                RB_UEP2_TX_EN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
            #[inline(always)]
            pub fn rb_uep2_rx_en__rb_uh_ep_rx_en(&self) -> RB_UEP2_RX_EN__RB_UH_EP_RX_EN_R {
                RB_UEP2_RX_EN__RB_UH_EP_RX_EN_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
            #[inline(always)]
            pub fn rb_uep3_buf_mod__rb_uh_ep_tbuf_mod(
                &self,
            ) -> RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD_R {
                RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
            #[inline(always)]
            pub fn rb_uep3_tx_en__rb_uh_ep_tx_en(&self) -> RB_UEP3_TX_EN__RB_UH_EP_TX_EN_R {
                RB_UEP3_TX_EN__RB_UH_EP_TX_EN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - enable USB endpoint 3 receiving (OUT)
            #[inline(always)]
            pub fn rb_uep3_rx_en(&self) -> RB_UEP3_RX_EN_R {
                RB_UEP3_RX_EN_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint
            #[inline(always)]
            #[must_use]
            pub fn rb_uep2_buf_mod__rb_uh_ep_rbuf_mod(
                &mut self,
            ) -> RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD_W<0> {
                RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD_W::new(self)
            }
            ///Bit 2 - enable USB endpoint 2 transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn rb_uep2_tx_en(&mut self) -> RB_UEP2_TX_EN_W<2> {
                RB_UEP2_TX_EN_W::new(self)
            }
            ///Bit 3 - enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving
            #[inline(always)]
            #[must_use]
            pub fn rb_uep2_rx_en__rb_uh_ep_rx_en(&mut self) -> RB_UEP2_RX_EN__RB_UH_EP_RX_EN_W<3> {
                RB_UEP2_RX_EN__RB_UH_EP_RX_EN_W::new(self)
            }
            ///Bit 4 - buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint
            #[inline(always)]
            #[must_use]
            pub fn rb_uep3_buf_mod__rb_uh_ep_tbuf_mod(
                &mut self,
            ) -> RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD_W<4> {
                RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD_W::new(self)
            }
            ///Bit 6 - enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal
            #[inline(always)]
            #[must_use]
            pub fn rb_uep3_tx_en__rb_uh_ep_tx_en(&mut self) -> RB_UEP3_TX_EN__RB_UH_EP_TX_EN_W<6> {
                RB_UEP3_TX_EN__RB_UH_EP_TX_EN_W::new(self)
            }
            ///Bit 7 - enable USB endpoint 3 receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn rb_uep3_rx_en(&mut self) -> RB_UEP3_RX_EN_W<7> {
                RB_UEP3_RX_EN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 2/3 mode;host endpoint mode
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep2_3_mod__r8_uh_ep_mod](index.html) module
        pub struct R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC;
        impl crate::RegisterSpec for R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep2_3_mod__r8_uh_ep_mod::R](R) reader structure
        impl crate::Readable for R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep2_3_mod__r8_uh_ep_mod::W](W) writer structure
        impl crate::Writable for R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP2_3_MOD__R8_UH_EP_MOD to value 0
        impl crate::Resettable for R8_UEP2_3_MOD__R8_UH_EP_MOD_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R16_UEP0_DMA (rw) register accessor: an alias for `Reg<R16_UEP0_DMA_SPEC>`
    pub type R16_UEP0_DMA = crate::Reg<r16_uep0_dma::R16_UEP0_DMA_SPEC>;
    ///endpoint 0 DMA buffer address
    pub mod r16_uep0_dma {
        ///Register `R16_UEP0_DMA` reader
        pub struct R(crate::R<R16_UEP0_DMA_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R16_UEP0_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R16_UEP0_DMA_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R16_UEP0_DMA_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R16_UEP0_DMA` writer
        pub struct W(crate::W<R16_UEP0_DMA_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R16_UEP0_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R16_UEP0_DMA_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R16_UEP0_DMA_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 0 DMA buffer address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r16_uep0_dma](index.html) module
        pub struct R16_UEP0_DMA_SPEC;
        impl crate::RegisterSpec for R16_UEP0_DMA_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [r16_uep0_dma::R](R) reader structure
        impl crate::Readable for R16_UEP0_DMA_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r16_uep0_dma::W](W) writer structure
        impl crate::Writable for R16_UEP0_DMA_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R16_UEP0_DMA to value 0
        impl crate::Resettable for R16_UEP0_DMA_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R16_UEP1_DMA (rw) register accessor: an alias for `Reg<R16_UEP1_DMA_SPEC>`
    pub type R16_UEP1_DMA = crate::Reg<r16_uep1_dma::R16_UEP1_DMA_SPEC>;
    ///endpoint 1 DMA buffer address
    pub mod r16_uep1_dma {
        ///Register `R16_UEP1_DMA` reader
        pub struct R(crate::R<R16_UEP1_DMA_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R16_UEP1_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R16_UEP1_DMA_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R16_UEP1_DMA_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R16_UEP1_DMA` writer
        pub struct W(crate::W<R16_UEP1_DMA_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R16_UEP1_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R16_UEP1_DMA_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R16_UEP1_DMA_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 1 DMA buffer address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r16_uep1_dma](index.html) module
        pub struct R16_UEP1_DMA_SPEC;
        impl crate::RegisterSpec for R16_UEP1_DMA_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [r16_uep1_dma::R](R) reader structure
        impl crate::Readable for R16_UEP1_DMA_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r16_uep1_dma::W](W) writer structure
        impl crate::Writable for R16_UEP1_DMA_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R16_UEP1_DMA to value 0
        impl crate::Resettable for R16_UEP1_DMA_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R16_UEP2_DMA__R16_UH_RX_DMA (rw) register accessor: an alias for `Reg<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>`
    pub type R16_UEP2_DMA__R16_UH_RX_DMA =
        crate::Reg<r16_uep2_dma__r16_uh_rx_dma::R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>;
    ///endpoint 2 DMA buffer address;host rx endpoint buffer high address
    pub mod r16_uep2_dma__r16_uh_rx_dma {
        ///Register `R16_UEP2_DMA__R16_UH_RX_DMA` reader
        pub struct R(crate::R<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R16_UEP2_DMA__R16_UH_RX_DMA` writer
        pub struct W(crate::W<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R16_UEP2_DMA__R16_UH_RX_DMA_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 2 DMA buffer address;host rx endpoint buffer high address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r16_uep2_dma__r16_uh_rx_dma](index.html) module
        pub struct R16_UEP2_DMA__R16_UH_RX_DMA_SPEC;
        impl crate::RegisterSpec for R16_UEP2_DMA__R16_UH_RX_DMA_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [r16_uep2_dma__r16_uh_rx_dma::R](R) reader structure
        impl crate::Readable for R16_UEP2_DMA__R16_UH_RX_DMA_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r16_uep2_dma__r16_uh_rx_dma::W](W) writer structure
        impl crate::Writable for R16_UEP2_DMA__R16_UH_RX_DMA_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R16_UEP2_DMA__R16_UH_RX_DMA to value 0
        impl crate::Resettable for R16_UEP2_DMA__R16_UH_RX_DMA_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R16_UEP3_DMA__R16_UH_TX_DMA (rw) register accessor: an alias for `Reg<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>`
    pub type R16_UEP3_DMA__R16_UH_TX_DMA =
        crate::Reg<r16_uep3_dma__r16_uh_tx_dma::R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>;
    ///endpoint 3 DMA buffer address;host tx endpoint buffer high address
    pub mod r16_uep3_dma__r16_uh_tx_dma {
        ///Register `R16_UEP3_DMA__R16_UH_TX_DMA` reader
        pub struct R(crate::R<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R16_UEP3_DMA__R16_UH_TX_DMA` writer
        pub struct W(crate::W<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R16_UEP3_DMA__R16_UH_TX_DMA_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 3 DMA buffer address;host tx endpoint buffer high address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r16_uep3_dma__r16_uh_tx_dma](index.html) module
        pub struct R16_UEP3_DMA__R16_UH_TX_DMA_SPEC;
        impl crate::RegisterSpec for R16_UEP3_DMA__R16_UH_TX_DMA_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [r16_uep3_dma__r16_uh_tx_dma::R](R) reader structure
        impl crate::Readable for R16_UEP3_DMA__R16_UH_TX_DMA_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r16_uep3_dma__r16_uh_tx_dma::W](W) writer structure
        impl crate::Writable for R16_UEP3_DMA__R16_UH_TX_DMA_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R16_UEP3_DMA__R16_UH_TX_DMA to value 0
        impl crate::Resettable for R16_UEP3_DMA__R16_UH_TX_DMA_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP0_T_LEN (rw) register accessor: an alias for `Reg<R8_UEP0_T_LEN_SPEC>`
    pub type R8_UEP0_T_LEN = crate::Reg<r8_uep0_t_len::R8_UEP0_T_LEN_SPEC>;
    ///endpoint 0 transmittal length
    pub mod r8_uep0_t_len {
        ///Register `R8_UEP0_T_LEN` reader
        pub struct R(crate::R<R8_UEP0_T_LEN_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP0_T_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP0_T_LEN_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP0_T_LEN_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP0_T_LEN` writer
        pub struct W(crate::W<R8_UEP0_T_LEN_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP0_T_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP0_T_LEN_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP0_T_LEN_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 0 transmittal length
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep0_t_len](index.html) module
        pub struct R8_UEP0_T_LEN_SPEC;
        impl crate::RegisterSpec for R8_UEP0_T_LEN_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep0_t_len::R](R) reader structure
        impl crate::Readable for R8_UEP0_T_LEN_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep0_t_len::W](W) writer structure
        impl crate::Writable for R8_UEP0_T_LEN_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP0_T_LEN to value 0
        impl crate::Resettable for R8_UEP0_T_LEN_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP0_CTRL (rw) register accessor: an alias for `Reg<R8_UEP0_CTRL_SPEC>`
    pub type R8_UEP0_CTRL = crate::Reg<r8_uep0_ctrl::R8_UEP0_CTRL_SPEC>;
    ///endpoint 0 control
    pub mod r8_uep0_ctrl {
        ///Register `R8_UEP0_CTRL` reader
        pub struct R(crate::R<R8_UEP0_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP0_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP0_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP0_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP0_CTRL` writer
        pub struct W(crate::W<R8_UEP0_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP0_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP0_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP0_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_UEP_T_RES` reader - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_T_RES` writer - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP0_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `MASK_UEP_R_RES` reader - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_R_RES` writer - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP0_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UEP_AUTO_TOG` reader - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_AUTO_TOG` writer - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP0_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_T_TOG` reader - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_T_TOG` writer - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP0_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_R_TOG` reader - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_R_TOG` writer - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP0_CTRL_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            pub fn mask_uep_t_res(&self) -> MASK_UEP_T_RES_R {
                MASK_UEP_T_RES_R::new(self.bits & 3)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            pub fn mask_uep_r_res(&self) -> MASK_UEP_R_RES_R {
                MASK_UEP_R_RES_R::new((self.bits >> 2) & 3)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            pub fn rb_uep_auto_tog(&self) -> RB_UEP_AUTO_TOG_R {
                RB_UEP_AUTO_TOG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_t_tog(&self) -> RB_UEP_T_TOG_R {
                RB_UEP_T_TOG_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_r_tog(&self) -> RB_UEP_R_TOG_R {
                RB_UEP_R_TOG_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_t_res(&mut self) -> MASK_UEP_T_RES_W<0> {
                MASK_UEP_T_RES_W::new(self)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_r_res(&mut self) -> MASK_UEP_R_RES_W<2> {
                MASK_UEP_R_RES_W::new(self)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_auto_tog(&mut self) -> RB_UEP_AUTO_TOG_W<4> {
                RB_UEP_AUTO_TOG_W::new(self)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_t_tog(&mut self) -> RB_UEP_T_TOG_W<6> {
                RB_UEP_T_TOG_W::new(self)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_r_tog(&mut self) -> RB_UEP_R_TOG_W<7> {
                RB_UEP_R_TOG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 0 control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep0_ctrl](index.html) module
        pub struct R8_UEP0_CTRL_SPEC;
        impl crate::RegisterSpec for R8_UEP0_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep0_ctrl::R](R) reader structure
        impl crate::Readable for R8_UEP0_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep0_ctrl::W](W) writer structure
        impl crate::Writable for R8_UEP0_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP0_CTRL to value 0
        impl crate::Resettable for R8_UEP0_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP1_T_LEN (rw) register accessor: an alias for `Reg<R8_UEP1_T_LEN_SPEC>`
    pub type R8_UEP1_T_LEN = crate::Reg<r8_uep1_t_len::R8_UEP1_T_LEN_SPEC>;
    ///endpoint 1 transmittal length
    pub mod r8_uep1_t_len {
        ///Register `R8_UEP1_T_LEN` reader
        pub struct R(crate::R<R8_UEP1_T_LEN_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP1_T_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP1_T_LEN_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP1_T_LEN_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP1_T_LEN` writer
        pub struct W(crate::W<R8_UEP1_T_LEN_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP1_T_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP1_T_LEN_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP1_T_LEN_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 1 transmittal length
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep1_t_len](index.html) module
        pub struct R8_UEP1_T_LEN_SPEC;
        impl crate::RegisterSpec for R8_UEP1_T_LEN_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep1_t_len::R](R) reader structure
        impl crate::Readable for R8_UEP1_T_LEN_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep1_t_len::W](W) writer structure
        impl crate::Writable for R8_UEP1_T_LEN_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP1_T_LEN to value 0
        impl crate::Resettable for R8_UEP1_T_LEN_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP1_CTRL__R8_UH_SETUP (rw) register accessor: an alias for `Reg<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>`
    pub type R8_UEP1_CTRL__R8_UH_SETUP =
        crate::Reg<r8_uep1_ctrl__r8_uh_setup::R8_UEP1_CTRL__R8_UH_SETUP_SPEC>;
    ///endpoint 1 control;host aux setup
    pub mod r8_uep1_ctrl__r8_uh_setup {
        ///Register `R8_UEP1_CTRL__R8_UH_SETUP` reader
        pub struct R(crate::R<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP1_CTRL__R8_UH_SETUP` writer
        pub struct W(crate::W<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP1_CTRL__R8_UH_SETUP_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_UEP_T_RES` reader - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_T_RES` writer - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP1_CTRL__R8_UH_SETUP_SPEC, u8, u8, 2, O>;
        ///Field `MASK_UEP_R_RES` reader - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_R_RES` writer - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP1_CTRL__R8_UH_SETUP_SPEC, u8, u8, 2, O>;
        ///Field `RB_UEP_AUTO_TOG` reader - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_AUTO_TOG` writer - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP1_CTRL__R8_UH_SETUP_SPEC, bool, O>;
        ///Field `RB_UEP_T_TOG__RB_UH_SOF_EN` reader - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic SOF enable
        pub type RB_UEP_T_TOG__RB_UH_SOF_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP_T_TOG__RB_UH_SOF_EN` writer - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic SOF enable
        pub type RB_UEP_T_TOG__RB_UH_SOF_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP1_CTRL__R8_UH_SETUP_SPEC, bool, O>;
        ///Field `RB_UEP_R_TOG__RB_UH_PRE_PID_EN` reader - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB host PRE PID enable for low speed device via hub
        pub type RB_UEP_R_TOG__RB_UH_PRE_PID_EN_R = crate::BitReader<bool>;
        ///Field `RB_UEP_R_TOG__RB_UH_PRE_PID_EN` writer - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB host PRE PID enable for low speed device via hub
        pub type RB_UEP_R_TOG__RB_UH_PRE_PID_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP1_CTRL__R8_UH_SETUP_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            pub fn mask_uep_t_res(&self) -> MASK_UEP_T_RES_R {
                MASK_UEP_T_RES_R::new(self.bits & 3)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            pub fn mask_uep_r_res(&self) -> MASK_UEP_R_RES_R {
                MASK_UEP_R_RES_R::new((self.bits >> 2) & 3)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            pub fn rb_uep_auto_tog(&self) -> RB_UEP_AUTO_TOG_R {
                RB_UEP_AUTO_TOG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic SOF enable
            #[inline(always)]
            pub fn rb_uep_t_tog__rb_uh_sof_en(&self) -> RB_UEP_T_TOG__RB_UH_SOF_EN_R {
                RB_UEP_T_TOG__RB_UH_SOF_EN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB host PRE PID enable for low speed device via hub
            #[inline(always)]
            pub fn rb_uep_r_tog__rb_uh_pre_pid_en(&self) -> RB_UEP_R_TOG__RB_UH_PRE_PID_EN_R {
                RB_UEP_R_TOG__RB_UH_PRE_PID_EN_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_t_res(&mut self) -> MASK_UEP_T_RES_W<0> {
                MASK_UEP_T_RES_W::new(self)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_r_res(&mut self) -> MASK_UEP_R_RES_W<2> {
                MASK_UEP_R_RES_W::new(self)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_auto_tog(&mut self) -> RB_UEP_AUTO_TOG_W<4> {
                RB_UEP_AUTO_TOG_W::new(self)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic SOF enable
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_t_tog__rb_uh_sof_en(&mut self) -> RB_UEP_T_TOG__RB_UH_SOF_EN_W<6> {
                RB_UEP_T_TOG__RB_UH_SOF_EN_W::new(self)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB host PRE PID enable for low speed device via hub
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_r_tog__rb_uh_pre_pid_en(
                &mut self,
            ) -> RB_UEP_R_TOG__RB_UH_PRE_PID_EN_W<7> {
                RB_UEP_R_TOG__RB_UH_PRE_PID_EN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 1 control;host aux setup
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep1_ctrl__r8_uh_setup](index.html) module
        pub struct R8_UEP1_CTRL__R8_UH_SETUP_SPEC;
        impl crate::RegisterSpec for R8_UEP1_CTRL__R8_UH_SETUP_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep1_ctrl__r8_uh_setup::R](R) reader structure
        impl crate::Readable for R8_UEP1_CTRL__R8_UH_SETUP_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep1_ctrl__r8_uh_setup::W](W) writer structure
        impl crate::Writable for R8_UEP1_CTRL__R8_UH_SETUP_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP1_CTRL__R8_UH_SETUP to value 0
        impl crate::Resettable for R8_UEP1_CTRL__R8_UH_SETUP_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP2_T_LEN__R8_UH_EP_PID (rw) register accessor: an alias for `Reg<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>`
    pub type R8_UEP2_T_LEN__R8_UH_EP_PID =
        crate::Reg<r8_uep2_t_len__r8_uh_ep_pid::R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>;
    ///endpoint 2 transmittal length;host endpoint and PID
    pub mod r8_uep2_t_len__r8_uh_ep_pid {
        ///Register `R8_UEP2_T_LEN__R8_UH_EP_PID` reader
        pub struct R(crate::R<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP2_T_LEN__R8_UH_EP_PID` writer
        pub struct W(crate::W<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_UH_ENDP` reader - bit mask of endpoint number for USB host transfer
        pub type MASK_UH_ENDP_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UH_ENDP` writer - bit mask of endpoint number for USB host transfer
        pub type MASK_UH_ENDP_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC, u8, u8, 4, O>;
        ///Field `MASK_UH_TOKEN` reader - bit mask of token PID for USB host transfer
        pub type MASK_UH_TOKEN_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UH_TOKEN` writer - bit mask of token PID for USB host transfer
        pub type MASK_UH_TOKEN_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 0:3 - bit mask of endpoint number for USB host transfer
            #[inline(always)]
            pub fn mask_uh_endp(&self) -> MASK_UH_ENDP_R {
                MASK_UH_ENDP_R::new(self.bits & 0x0f)
            }
            ///Bits 4:7 - bit mask of token PID for USB host transfer
            #[inline(always)]
            pub fn mask_uh_token(&self) -> MASK_UH_TOKEN_R {
                MASK_UH_TOKEN_R::new((self.bits >> 4) & 0x0f)
            }
        }
        impl W {
            ///Bits 0:3 - bit mask of endpoint number for USB host transfer
            #[inline(always)]
            #[must_use]
            pub fn mask_uh_endp(&mut self) -> MASK_UH_ENDP_W<0> {
                MASK_UH_ENDP_W::new(self)
            }
            ///Bits 4:7 - bit mask of token PID for USB host transfer
            #[inline(always)]
            #[must_use]
            pub fn mask_uh_token(&mut self) -> MASK_UH_TOKEN_W<4> {
                MASK_UH_TOKEN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 2 transmittal length;host endpoint and PID
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep2_t_len__r8_uh_ep_pid](index.html) module
        pub struct R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC;
        impl crate::RegisterSpec for R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep2_t_len__r8_uh_ep_pid::R](R) reader structure
        impl crate::Readable for R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep2_t_len__r8_uh_ep_pid::W](W) writer structure
        impl crate::Writable for R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP2_T_LEN__R8_UH_EP_PID to value 0
        impl crate::Resettable for R8_UEP2_T_LEN__R8_UH_EP_PID_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP2_CTRL__R8_UH_RX_CTRL (rw) register accessor: an alias for `Reg<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>`
    pub type R8_UEP2_CTRL__R8_UH_RX_CTRL =
        crate::Reg<r8_uep2_ctrl__r8_uh_rx_ctrl::R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>;
    ///endpoint 2 control;host receiver endpoint control
    pub mod r8_uep2_ctrl__r8_uh_rx_ctrl {
        ///Register `R8_UEP2_CTRL__R8_UH_RX_CTRL` reader
        pub struct R(crate::R<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP2_CTRL__R8_UH_RX_CTRL` writer
        pub struct W(crate::W<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_UEP_T_RES` reader - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_T_RES` writer - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `MASK_UEP_R_RES` reader - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_R_RES` writer - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG` reader - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle;enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG` writer - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle;enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_T_TOG` reader - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_T_TOG` writer - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_R_TOG__RB_UH_R_TOG` reader - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG__RB_UH_R_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_R_TOG__RB_UH_R_TOG` writer - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG__RB_UH_R_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            pub fn mask_uep_t_res(&self) -> MASK_UEP_T_RES_R {
                MASK_UEP_T_RES_R::new(self.bits & 3)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            pub fn mask_uep_r_res(&self) -> MASK_UEP_R_RES_R {
                MASK_UEP_R_RES_R::new((self.bits >> 2) & 3)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle;enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            pub fn rb_uep_auto_tog__rb_uh_r_auto_tog(&self) -> RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG_R {
                RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_t_tog(&self) -> RB_UEP_T_TOG_R {
                RB_UEP_T_TOG_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_r_tog__rb_uh_r_tog(&self) -> RB_UEP_R_TOG__RB_UH_R_TOG_R {
                RB_UEP_R_TOG__RB_UH_R_TOG_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_t_res(&mut self) -> MASK_UEP_T_RES_W<0> {
                MASK_UEP_T_RES_W::new(self)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_r_res(&mut self) -> MASK_UEP_R_RES_W<2> {
                MASK_UEP_R_RES_W::new(self)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle;enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_auto_tog__rb_uh_r_auto_tog(
                &mut self,
            ) -> RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG_W<4> {
                RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG_W::new(self)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_t_tog(&mut self) -> RB_UEP_T_TOG_W<6> {
                RB_UEP_T_TOG_W::new(self)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_r_tog__rb_uh_r_tog(&mut self) -> RB_UEP_R_TOG__RB_UH_R_TOG_W<7> {
                RB_UEP_R_TOG__RB_UH_R_TOG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 2 control;host receiver endpoint control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep2_ctrl__r8_uh_rx_ctrl](index.html) module
        pub struct R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC;
        impl crate::RegisterSpec for R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep2_ctrl__r8_uh_rx_ctrl::R](R) reader structure
        impl crate::Readable for R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep2_ctrl__r8_uh_rx_ctrl::W](W) writer structure
        impl crate::Writable for R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP2_CTRL__R8_UH_RX_CTRL to value 0
        impl crate::Resettable for R8_UEP2_CTRL__R8_UH_RX_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP3_T_LEN__R8_UH_TX_LEN (rw) register accessor: an alias for `Reg<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>`
    pub type R8_UEP3_T_LEN__R8_UH_TX_LEN =
        crate::Reg<r8_uep3_t_len__r8_uh_tx_len::R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>;
    ///endpoint 3 transmittal length;host transmittal endpoint transmittal length
    pub mod r8_uep3_t_len__r8_uh_tx_len {
        ///Register `R8_UEP3_T_LEN__R8_UH_TX_LEN` reader
        pub struct R(crate::R<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP3_T_LEN__R8_UH_TX_LEN` writer
        pub struct W(crate::W<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 3 transmittal length;host transmittal endpoint transmittal length
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep3_t_len__r8_uh_tx_len](index.html) module
        pub struct R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC;
        impl crate::RegisterSpec for R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep3_t_len__r8_uh_tx_len::R](R) reader structure
        impl crate::Readable for R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep3_t_len__r8_uh_tx_len::W](W) writer structure
        impl crate::Writable for R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP3_T_LEN__R8_UH_TX_LEN to value 0
        impl crate::Resettable for R8_UEP3_T_LEN__R8_UH_TX_LEN_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP3_CTRL__R8_UH_TX_CTRL (rw) register accessor: an alias for `Reg<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>`
    pub type R8_UEP3_CTRL__R8_UH_TX_CTRL =
        crate::Reg<r8_uep3_ctrl__r8_uh_tx_ctrl::R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>;
    ///endpoint 3 control;host transmittal endpoint control
    pub mod r8_uep3_ctrl__r8_uh_tx_ctrl {
        ///Register `R8_UEP3_CTRL__R8_UH_TX_CTRL` reader
        pub struct R(crate::R<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP3_CTRL__R8_UH_TX_CTRL` writer
        pub struct W(crate::W<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_UEP_T_RES` reader - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_T_RES` writer - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `MASK_UEP_R_RES` reader - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_R_RES` writer - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UEP_AUTO_TOG` reader - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_AUTO_TOG` writer - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_T_TOG` reader - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_T_TOG` writer - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_R_TOG` reader - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_R_TOG` writer - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            pub fn mask_uep_t_res(&self) -> MASK_UEP_T_RES_R {
                MASK_UEP_T_RES_R::new(self.bits & 3)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            pub fn mask_uep_r_res(&self) -> MASK_UEP_R_RES_R {
                MASK_UEP_R_RES_R::new((self.bits >> 2) & 3)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            pub fn rb_uep_auto_tog(&self) -> RB_UEP_AUTO_TOG_R {
                RB_UEP_AUTO_TOG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_t_tog(&self) -> RB_UEP_T_TOG_R {
                RB_UEP_T_TOG_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_r_tog(&self) -> RB_UEP_R_TOG_R {
                RB_UEP_R_TOG_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_t_res(&mut self) -> MASK_UEP_T_RES_W<0> {
                MASK_UEP_T_RES_W::new(self)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_r_res(&mut self) -> MASK_UEP_R_RES_W<2> {
                MASK_UEP_R_RES_W::new(self)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_auto_tog(&mut self) -> RB_UEP_AUTO_TOG_W<4> {
                RB_UEP_AUTO_TOG_W::new(self)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_t_tog(&mut self) -> RB_UEP_T_TOG_W<6> {
                RB_UEP_T_TOG_W::new(self)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_r_tog(&mut self) -> RB_UEP_R_TOG_W<7> {
                RB_UEP_R_TOG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 3 control;host transmittal endpoint control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep3_ctrl__r8_uh_tx_ctrl](index.html) module
        pub struct R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC;
        impl crate::RegisterSpec for R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep3_ctrl__r8_uh_tx_ctrl::R](R) reader structure
        impl crate::Readable for R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep3_ctrl__r8_uh_tx_ctrl::W](W) writer structure
        impl crate::Writable for R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP3_CTRL__R8_UH_TX_CTRL to value 0
        impl crate::Resettable for R8_UEP3_CTRL__R8_UH_TX_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP4_T_LEN (rw) register accessor: an alias for `Reg<R8_UEP4_T_LEN_SPEC>`
    pub type R8_UEP4_T_LEN = crate::Reg<r8_uep4_t_len::R8_UEP4_T_LEN_SPEC>;
    ///endpoint 4 transmittal length
    pub mod r8_uep4_t_len {
        ///Register `R8_UEP4_T_LEN` reader
        pub struct R(crate::R<R8_UEP4_T_LEN_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP4_T_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP4_T_LEN_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP4_T_LEN_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP4_T_LEN` writer
        pub struct W(crate::W<R8_UEP4_T_LEN_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP4_T_LEN_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP4_T_LEN_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP4_T_LEN_SPEC>) -> Self {
                W(writer)
            }
        }
        impl W {
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 4 transmittal length
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep4_t_len](index.html) module
        pub struct R8_UEP4_T_LEN_SPEC;
        impl crate::RegisterSpec for R8_UEP4_T_LEN_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep4_t_len::R](R) reader structure
        impl crate::Readable for R8_UEP4_T_LEN_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep4_t_len::W](W) writer structure
        impl crate::Writable for R8_UEP4_T_LEN_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP4_T_LEN to value 0
        impl crate::Resettable for R8_UEP4_T_LEN_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_UEP4_CTRL (rw) register accessor: an alias for `Reg<R8_UEP4_CTRL_SPEC>`
    pub type R8_UEP4_CTRL = crate::Reg<r8_uep4_ctrl::R8_UEP4_CTRL_SPEC>;
    ///endpoint 4 control
    pub mod r8_uep4_ctrl {
        ///Register `R8_UEP4_CTRL` reader
        pub struct R(crate::R<R8_UEP4_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_UEP4_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_UEP4_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_UEP4_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_UEP4_CTRL` writer
        pub struct W(crate::W<R8_UEP4_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_UEP4_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_UEP4_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_UEP4_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MASK_UEP_T_RES` reader - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_T_RES` writer - bit mask of handshake response type for USB endpoint X transmittal (IN)
        pub type MASK_UEP_T_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP4_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `MASK_UEP_R_RES` reader - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_R = crate::FieldReader<u8, u8>;
        ///Field `MASK_UEP_R_RES` writer - bit mask of handshake response type for USB endpoint X receiving (OUT)
        pub type MASK_UEP_R_RES_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_UEP4_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UEP_AUTO_TOG` reader - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_AUTO_TOG` writer - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
        pub type RB_UEP_AUTO_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_T_TOG` reader - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_T_TOG` writer - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
        pub type RB_UEP_T_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_CTRL_SPEC, bool, O>;
        ///Field `RB_UEP_R_TOG` reader - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG_R = crate::BitReader<bool>;
        ///Field `RB_UEP_R_TOG` writer - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
        pub type RB_UEP_R_TOG_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_UEP4_CTRL_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            pub fn mask_uep_t_res(&self) -> MASK_UEP_T_RES_R {
                MASK_UEP_T_RES_R::new(self.bits & 3)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            pub fn mask_uep_r_res(&self) -> MASK_UEP_R_RES_R {
                MASK_UEP_R_RES_R::new((self.bits >> 2) & 3)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            pub fn rb_uep_auto_tog(&self) -> RB_UEP_AUTO_TOG_R {
                RB_UEP_AUTO_TOG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_t_tog(&self) -> RB_UEP_T_TOG_R {
                RB_UEP_T_TOG_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
            #[inline(always)]
            pub fn rb_uep_r_tog(&self) -> RB_UEP_R_TOG_R {
                RB_UEP_R_TOG_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - bit mask of handshake response type for USB endpoint X transmittal (IN)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_t_res(&mut self) -> MASK_UEP_T_RES_W<0> {
                MASK_UEP_T_RES_W::new(self)
            }
            ///Bits 2:3 - bit mask of handshake response type for USB endpoint X receiving (OUT)
            #[inline(always)]
            #[must_use]
            pub fn mask_uep_r_res(&mut self) -> MASK_UEP_R_RES_W<2> {
                MASK_UEP_R_RES_W::new(self)
            }
            ///Bit 4 - enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_auto_tog(&mut self) -> RB_UEP_AUTO_TOG_W<4> {
                RB_UEP_AUTO_TOG_W::new(self)
            }
            ///Bit 6 - prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_t_tog(&mut self) -> RB_UEP_T_TOG_W<6> {
                RB_UEP_T_TOG_W::new(self)
            }
            ///Bit 7 - expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
            #[inline(always)]
            #[must_use]
            pub fn rb_uep_r_tog(&mut self) -> RB_UEP_R_TOG_W<7> {
                RB_UEP_R_TOG_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 4 control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_uep4_ctrl](index.html) module
        pub struct R8_UEP4_CTRL_SPEC;
        impl crate::RegisterSpec for R8_UEP4_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_uep4_ctrl::R](R) reader structure
        impl crate::Readable for R8_UEP4_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_uep4_ctrl::W](W) writer structure
        impl crate::Writable for R8_UEP4_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_UEP4_CTRL to value 0
        impl crate::Resettable for R8_UEP4_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///R8_USB_TYPE_C_CTRL (rw) register accessor: an alias for `Reg<R8_USB_TYPE_C_CTRL_SPEC>`
    pub type R8_USB_TYPE_C_CTRL = crate::Reg<r8_usb_type_c_ctrl::R8_USB_TYPE_C_CTRL_SPEC>;
    ///USB type-C control
    pub mod r8_usb_type_c_ctrl {
        ///Register `R8_USB_TYPE_C_CTRL` reader
        pub struct R(crate::R<R8_USB_TYPE_C_CTRL_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<R8_USB_TYPE_C_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<R8_USB_TYPE_C_CTRL_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<R8_USB_TYPE_C_CTRL_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `R8_USB_TYPE_C_CTRL` writer
        pub struct W(crate::W<R8_USB_TYPE_C_CTRL_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<R8_USB_TYPE_C_CTRL_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<R8_USB_TYPE_C_CTRL_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<R8_USB_TYPE_C_CTRL_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RB_UCC1_PU_EN` reader - USB CC1 pullup resistance control
        pub type RB_UCC1_PU_EN_R = crate::FieldReader<u8, u8>;
        ///Field `RB_UCC1_PU_EN` writer - USB CC1 pullup resistance control
        pub type RB_UCC1_PU_EN_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_USB_TYPE_C_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UCC1_PD_EN` reader - USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
        pub type RB_UCC1_PD_EN_R = crate::BitReader<bool>;
        ///Field `RB_UCC1_PD_EN` writer - USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
        pub type RB_UCC1_PD_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_TYPE_C_CTRL_SPEC, bool, O>;
        ///Field `RB_VBUS_PD_EN` reader - USB VBUS 10K pulldown resistance: 0=disable, 1=enable pullup
        pub type RB_VBUS_PD_EN_R = crate::BitReader<bool>;
        ///Field `RB_VBUS_PD_EN` writer - USB VBUS 10K pulldown resistance: 0=disable, 1=enable pullup
        pub type RB_VBUS_PD_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_TYPE_C_CTRL_SPEC, bool, O>;
        ///Field `RB_UCC2_PU_EN` reader - USB CC2 pullup resistance control
        pub type RB_UCC2_PU_EN_R = crate::FieldReader<u8, u8>;
        ///Field `RB_UCC2_PU_EN` writer - USB CC2 pullup resistance control
        pub type RB_UCC2_PU_EN_W<'a, const O: u8> =
            crate::FieldWriter<'a, u8, R8_USB_TYPE_C_CTRL_SPEC, u8, u8, 2, O>;
        ///Field `RB_UCC2_PD_EN` reader - USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
        pub type RB_UCC2_PD_EN_R = crate::BitReader<bool>;
        ///Field `RB_UCC2_PD_EN` writer - USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
        pub type RB_UCC2_PD_EN_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_TYPE_C_CTRL_SPEC, bool, O>;
        ///Field `RB_UTCC_GP_BIT` reader - USB general purpose bit
        pub type RB_UTCC_GP_BIT_R = crate::BitReader<bool>;
        ///Field `RB_UTCC_GP_BIT` writer - USB general purpose bit
        pub type RB_UTCC_GP_BIT_W<'a, const O: u8> =
            crate::BitWriter<'a, u8, R8_USB_TYPE_C_CTRL_SPEC, bool, O>;
        impl R {
            ///Bits 0:1 - USB CC1 pullup resistance control
            #[inline(always)]
            pub fn rb_ucc1_pu_en(&self) -> RB_UCC1_PU_EN_R {
                RB_UCC1_PU_EN_R::new(self.bits & 3)
            }
            ///Bit 2 - USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
            #[inline(always)]
            pub fn rb_ucc1_pd_en(&self) -> RB_UCC1_PD_EN_R {
                RB_UCC1_PD_EN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - USB VBUS 10K pulldown resistance: 0=disable, 1=enable pullup
            #[inline(always)]
            pub fn rb_vbus_pd_en(&self) -> RB_VBUS_PD_EN_R {
                RB_VBUS_PD_EN_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:5 - USB CC2 pullup resistance control
            #[inline(always)]
            pub fn rb_ucc2_pu_en(&self) -> RB_UCC2_PU_EN_R {
                RB_UCC2_PU_EN_R::new((self.bits >> 4) & 3)
            }
            ///Bit 6 - USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
            #[inline(always)]
            pub fn rb_ucc2_pd_en(&self) -> RB_UCC2_PD_EN_R {
                RB_UCC2_PD_EN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - USB general purpose bit
            #[inline(always)]
            pub fn rb_utcc_gp_bit(&self) -> RB_UTCC_GP_BIT_R {
                RB_UTCC_GP_BIT_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - USB CC1 pullup resistance control
            #[inline(always)]
            #[must_use]
            pub fn rb_ucc1_pu_en(&mut self) -> RB_UCC1_PU_EN_W<0> {
                RB_UCC1_PU_EN_W::new(self)
            }
            ///Bit 2 - USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
            #[inline(always)]
            #[must_use]
            pub fn rb_ucc1_pd_en(&mut self) -> RB_UCC1_PD_EN_W<2> {
                RB_UCC1_PD_EN_W::new(self)
            }
            ///Bit 3 - USB VBUS 10K pulldown resistance: 0=disable, 1=enable pullup
            #[inline(always)]
            #[must_use]
            pub fn rb_vbus_pd_en(&mut self) -> RB_VBUS_PD_EN_W<3> {
                RB_VBUS_PD_EN_W::new(self)
            }
            ///Bits 4:5 - USB CC2 pullup resistance control
            #[inline(always)]
            #[must_use]
            pub fn rb_ucc2_pu_en(&mut self) -> RB_UCC2_PU_EN_W<4> {
                RB_UCC2_PU_EN_W::new(self)
            }
            ///Bit 6 - USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
            #[inline(always)]
            #[must_use]
            pub fn rb_ucc2_pd_en(&mut self) -> RB_UCC2_PD_EN_W<6> {
                RB_UCC2_PD_EN_W::new(self)
            }
            ///Bit 7 - USB general purpose bit
            #[inline(always)]
            #[must_use]
            pub fn rb_utcc_gp_bit(&mut self) -> RB_UTCC_GP_BIT_W<7> {
                RB_UTCC_GP_BIT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///USB type-C control
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [r8_usb_type_c_ctrl](index.html) module
        pub struct R8_USB_TYPE_C_CTRL_SPEC;
        impl crate::RegisterSpec for R8_USB_TYPE_C_CTRL_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [r8_usb_type_c_ctrl::R](R) reader structure
        impl crate::Readable for R8_USB_TYPE_C_CTRL_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [r8_usb_type_c_ctrl::W](W) writer structure
        impl crate::Writable for R8_USB_TYPE_C_CTRL_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets R8_USB_TYPE_C_CTRL to value 0
        impl crate::Resettable for R8_USB_TYPE_C_CTRL_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///CRC calculation unit
pub struct CRC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for CRC {}
impl CRC {
    ///Pointer to the register block
    pub const PTR: *const crc::RegisterBlock = 0x4002_3000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const crc::RegisterBlock {
        Self::PTR
    }
}
impl Deref for CRC {
    type Target = crc::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for CRC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRC").finish()
    }
}
///CRC calculation unit
pub mod crc {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Data register
        pub datar: DATAR,
        ///0x04 - Independent Data register
        pub idatar: IDATAR,
        ///0x08 - Control register
        pub ctlr: CTLR,
    }
    ///DATAR (rw) register accessor: an alias for `Reg<DATAR_SPEC>`
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///Data register
    pub mod datar {
        ///Register `DATAR` reader
        pub struct R(crate::R<DATAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DATAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DATAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DATAR` writer
        pub struct W(crate::W<DATAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DATAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DATAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `DATA` reader - Data Register
        pub type DATA_R = crate::FieldReader<u32, u32>;
        ///Field `DATA` writer - Data Register
        pub type DATA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, DATAR_SPEC, u32, u32, 32, O>;
        impl R {
            ///Bits 0:31 - Data Register
            #[inline(always)]
            pub fn data(&self) -> DATA_R {
                DATA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Data Register
            #[inline(always)]
            #[must_use]
            pub fn data(&mut self) -> DATA_W<0> {
                DATA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [datar](index.html) module
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [datar::R](R) reader structure
        impl crate::Readable for DATAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [datar::W](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DATAR to value 0xffff_ffff
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: Self::Ux = 0xffff_ffff;
        }
    }
    ///IDATAR (rw) register accessor: an alias for `Reg<IDATAR_SPEC>`
    pub type IDATAR = crate::Reg<idatar::IDATAR_SPEC>;
    ///Independent Data register
    pub mod idatar {
        ///Register `IDATAR` reader
        pub struct R(crate::R<IDATAR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IDATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IDATAR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IDATAR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IDATAR` writer
        pub struct W(crate::W<IDATAR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IDATAR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IDATAR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IDATAR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `IDATA` reader - Independent Data register
        pub type IDATA_R = crate::FieldReader<u8, u8>;
        ///Field `IDATA` writer - Independent Data register
        pub type IDATA_W<'a, const O: u8> = crate::FieldWriter<'a, u32, IDATAR_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:7 - Independent Data register
            #[inline(always)]
            pub fn idata(&self) -> IDATA_R {
                IDATA_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - Independent Data register
            #[inline(always)]
            #[must_use]
            pub fn idata(&mut self) -> IDATA_W<0> {
                IDATA_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Independent Data register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [idatar](index.html) module
        pub struct IDATAR_SPEC;
        impl crate::RegisterSpec for IDATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [idatar::R](R) reader structure
        impl crate::Readable for IDATAR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [idatar::W](W) writer structure
        impl crate::Writable for IDATAR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IDATAR to value 0
        impl crate::Resettable for IDATAR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR (w) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Control register
    pub mod ctlr {
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `RST` writer - Reset bit
        pub type RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        impl W {
            ///Bit 0 - Reset bit
            #[inline(always)]
            #[must_use]
            pub fn rst(&mut self) -> RST_W<0> {
                RST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///FLASH
pub struct FLASH {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for FLASH {}
impl FLASH {
    ///Pointer to the register block
    pub const PTR: *const flash::RegisterBlock = 0x4002_2000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const flash::RegisterBlock {
        Self::PTR
    }
}
impl Deref for FLASH {
    type Target = flash::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for FLASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FLASH").finish()
    }
}
///FLASH
pub mod flash {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Flash access control register
        pub actlr: ACTLR,
        ///0x04 - Flash key register
        pub keyr: KEYR,
        ///0x08 - Flash option key register
        pub obkeyr: OBKEYR,
        ///0x0c - Status register
        pub statr: STATR,
        ///0x10 - Control register
        pub ctlr: CTLR,
        ///0x14 - Flash address register
        pub addr: ADDR,
        _reserved6: [u8; 0x04],
        ///0x1c - Option byte register
        pub obr: OBR,
        ///0x20 - Write protection register
        pub wpr: WPR,
        ///0x24 - Extension key register
        pub modekeyr: MODEKEYR,
    }
    ///ACTLR (rw) register accessor: an alias for `Reg<ACTLR_SPEC>`
    pub type ACTLR = crate::Reg<actlr::ACTLR_SPEC>;
    ///Flash access control register
    pub mod actlr {
        ///Register `ACTLR` reader
        pub struct R(crate::R<ACTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ACTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ACTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ACTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ACTLR` writer
        pub struct W(crate::W<ACTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ACTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ACTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ACTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `LATENCY` reader - Latency
        pub type LATENCY_R = crate::FieldReader<u8, u8>;
        ///Field `LATENCY` writer - Latency
        pub type LATENCY_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ACTLR_SPEC, u8, u8, 3, O>;
        ///Field `PRFTBE` reader - Prefetch buffer enable
        pub type PRFTBE_R = crate::BitReader<bool>;
        ///Field `PRFTBE` writer - Prefetch buffer enable
        pub type PRFTBE_W<'a, const O: u8> = crate::BitWriter<'a, u32, ACTLR_SPEC, bool, O>;
        ///Field `PRFTBS` reader - Prefetch buffer status
        pub type PRFTBS_R = crate::BitReader<bool>;
        impl R {
            ///Bits 0:2 - Latency
            #[inline(always)]
            pub fn latency(&self) -> LATENCY_R {
                LATENCY_R::new((self.bits & 7) as u8)
            }
            ///Bit 4 - Prefetch buffer enable
            #[inline(always)]
            pub fn prftbe(&self) -> PRFTBE_R {
                PRFTBE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Prefetch buffer status
            #[inline(always)]
            pub fn prftbs(&self) -> PRFTBS_R {
                PRFTBS_R::new(((self.bits >> 5) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:2 - Latency
            #[inline(always)]
            #[must_use]
            pub fn latency(&mut self) -> LATENCY_W<0> {
                LATENCY_W::new(self)
            }
            ///Bit 4 - Prefetch buffer enable
            #[inline(always)]
            #[must_use]
            pub fn prftbe(&mut self) -> PRFTBE_W<4> {
                PRFTBE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Flash access control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [actlr](index.html) module
        pub struct ACTLR_SPEC;
        impl crate::RegisterSpec for ACTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [actlr::R](R) reader structure
        impl crate::Readable for ACTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [actlr::W](W) writer structure
        impl crate::Writable for ACTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ACTLR to value 0x30
        impl crate::Resettable for ACTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0x30;
        }
    }
    ///KEYR (w) register accessor: an alias for `Reg<KEYR_SPEC>`
    pub type KEYR = crate::Reg<keyr::KEYR_SPEC>;
    ///Flash key register
    pub mod keyr {
        ///Register `KEYR` writer
        pub struct W(crate::W<KEYR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<KEYR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<KEYR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<KEYR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `KEYR` writer - FPEC key
        pub type KEYR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, KEYR_SPEC, u32, u32, 32, O>;
        impl W {
            ///Bits 0:31 - FPEC key
            #[inline(always)]
            #[must_use]
            pub fn keyr(&mut self) -> KEYR_W<0> {
                KEYR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Flash key register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [keyr](index.html) module
        pub struct KEYR_SPEC;
        impl crate::RegisterSpec for KEYR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [keyr::W](W) writer structure
        impl crate::Writable for KEYR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets KEYR to value 0
        impl crate::Resettable for KEYR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///OBKEYR (w) register accessor: an alias for `Reg<OBKEYR_SPEC>`
    pub type OBKEYR = crate::Reg<obkeyr::OBKEYR_SPEC>;
    ///Flash option key register
    pub mod obkeyr {
        ///Register `OBKEYR` writer
        pub struct W(crate::W<OBKEYR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<OBKEYR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<OBKEYR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<OBKEYR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `OBKEYR` writer - Option byte key
        pub type OBKEYR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, OBKEYR_SPEC, u32, u32, 32, O>;
        impl W {
            ///Bits 0:31 - Option byte key
            #[inline(always)]
            #[must_use]
            pub fn obkeyr(&mut self) -> OBKEYR_W<0> {
                OBKEYR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Flash option key register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [obkeyr](index.html) module
        pub struct OBKEYR_SPEC;
        impl crate::RegisterSpec for OBKEYR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [obkeyr::W](W) writer structure
        impl crate::Writable for OBKEYR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets OBKEYR to value 0
        impl crate::Resettable for OBKEYR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///STATR (rw) register accessor: an alias for `Reg<STATR_SPEC>`
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register
    pub mod statr {
        ///Register `STATR` reader
        pub struct R(crate::R<STATR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STATR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STATR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STATR` writer
        pub struct W(crate::W<STATR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STATR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STATR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STATR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `BSY` reader - Busy
        pub type BSY_R = crate::BitReader<bool>;
        ///Field `PGERR` reader - Programming error
        pub type PGERR_R = crate::BitReader<bool>;
        ///Field `PGERR` writer - Programming error
        pub type PGERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `WRPRTERR` reader - Write protection error
        pub type WRPRTERR_R = crate::BitReader<bool>;
        ///Field `WRPRTERR` writer - Write protection error
        pub type WRPRTERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        ///Field `EOP` reader - End of operation
        pub type EOP_R = crate::BitReader<bool>;
        ///Field `EOP` writer - End of operation
        pub type EOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, STATR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Busy
            #[inline(always)]
            pub fn bsy(&self) -> BSY_R {
                BSY_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - Programming error
            #[inline(always)]
            pub fn pgerr(&self) -> PGERR_R {
                PGERR_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - Write protection error
            #[inline(always)]
            pub fn wrprterr(&self) -> WRPRTERR_R {
                WRPRTERR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - End of operation
            #[inline(always)]
            pub fn eop(&self) -> EOP_R {
                EOP_R::new(((self.bits >> 5) & 1) != 0)
            }
        }
        impl W {
            ///Bit 2 - Programming error
            #[inline(always)]
            #[must_use]
            pub fn pgerr(&mut self) -> PGERR_W<2> {
                PGERR_W::new(self)
            }
            ///Bit 4 - Write protection error
            #[inline(always)]
            #[must_use]
            pub fn wrprterr(&mut self) -> WRPRTERR_W<4> {
                WRPRTERR_W::new(self)
            }
            ///Bit 5 - End of operation
            #[inline(always)]
            #[must_use]
            pub fn eop(&mut self) -> EOP_W<5> {
                EOP_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Status register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [statr](index.html) module
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [statr::R](R) reader structure
        impl crate::Readable for STATR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [statr::W](W) writer structure
        impl crate::Writable for STATR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CTLR (rw) register accessor: an alias for `Reg<CTLR_SPEC>`
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Control register
    pub mod ctlr {
        ///Register `CTLR` reader
        pub struct R(crate::R<CTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CTLR` writer
        pub struct W(crate::W<CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PG` reader - Programming
        pub type PG_R = crate::BitReader<bool>;
        ///Field `PG` writer - Programming
        pub type PG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `PER` reader - Page Erase
        pub type PER_R = crate::BitReader<bool>;
        ///Field `PER` writer - Page Erase
        pub type PER_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `MER` reader - Mass Erase
        pub type MER_R = crate::BitReader<bool>;
        ///Field `MER` writer - Mass Erase
        pub type MER_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `OBPG` reader - Option byte programming
        pub type OBPG_R = crate::BitReader<bool>;
        ///Field `OBPG` writer - Option byte programming
        pub type OBPG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `OBER` reader - Option byte erase
        pub type OBER_R = crate::BitReader<bool>;
        ///Field `OBER` writer - Option byte erase
        pub type OBER_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `STRT` reader - Start
        pub type STRT_R = crate::BitReader<bool>;
        ///Field `STRT` writer - Start
        pub type STRT_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `LOCK` reader - Lock
        pub type LOCK_R = crate::BitReader<bool>;
        ///Field `LOCK` writer - Lock
        pub type LOCK_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `OBWRE` reader - Option bytes write enable
        pub type OBWRE_R = crate::BitReader<bool>;
        ///Field `OBWRE` writer - Option bytes write enable
        pub type OBWRE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `ERRIE` reader - Error interrupt enable
        pub type ERRIE_R = crate::BitReader<bool>;
        ///Field `ERRIE` writer - Error interrupt enable
        pub type ERRIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `EOPIE` reader - End of operation interrupt enable
        pub type EOPIE_R = crate::BitReader<bool>;
        ///Field `EOPIE` writer - End of operation interrupt enable
        pub type EOPIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `FLOCK` reader - FAST programming lock
        pub type FLOCK_R = crate::BitReader<bool>;
        ///Field `FLOCK` writer - FAST programming lock
        pub type FLOCK_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `FTPG` reader - execute fast programming
        pub type FTPG_R = crate::BitReader<bool>;
        ///Field `FTPG` writer - execute fast programming
        pub type FTPG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `FTER` reader - execute fast 128byte erase
        pub type FTER_R = crate::BitReader<bool>;
        ///Field `FTER` writer - execute fast 128byte erase
        pub type FTER_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `BUFLOAD` reader - execute data load inner buffer
        pub type BUFLOAD_R = crate::BitReader<bool>;
        ///Field `BUFLOAD` writer - execute data load inner buffer
        pub type BUFLOAD_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        ///Field `BUFRST` reader - execute inner buffer reset
        pub type BUFRST_R = crate::BitReader<bool>;
        ///Field `BUFRST` writer - execute inner buffer reset
        pub type BUFRST_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTLR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Programming
            #[inline(always)]
            pub fn pg(&self) -> PG_R {
                PG_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Page Erase
            #[inline(always)]
            pub fn per(&self) -> PER_R {
                PER_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Mass Erase
            #[inline(always)]
            pub fn mer(&self) -> MER_R {
                MER_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - Option byte programming
            #[inline(always)]
            pub fn obpg(&self) -> OBPG_R {
                OBPG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Option byte erase
            #[inline(always)]
            pub fn ober(&self) -> OBER_R {
                OBER_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Start
            #[inline(always)]
            pub fn strt(&self) -> STRT_R {
                STRT_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Lock
            #[inline(always)]
            pub fn lock(&self) -> LOCK_R {
                LOCK_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 9 - Option bytes write enable
            #[inline(always)]
            pub fn obwre(&self) -> OBWRE_R {
                OBWRE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Error interrupt enable
            #[inline(always)]
            pub fn errie(&self) -> ERRIE_R {
                ERRIE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 12 - End of operation interrupt enable
            #[inline(always)]
            pub fn eopie(&self) -> EOPIE_R {
                EOPIE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 15 - FAST programming lock
            #[inline(always)]
            pub fn flock(&self) -> FLOCK_R {
                FLOCK_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - execute fast programming
            #[inline(always)]
            pub fn ftpg(&self) -> FTPG_R {
                FTPG_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - execute fast 128byte erase
            #[inline(always)]
            pub fn fter(&self) -> FTER_R {
                FTER_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - execute data load inner buffer
            #[inline(always)]
            pub fn bufload(&self) -> BUFLOAD_R {
                BUFLOAD_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - execute inner buffer reset
            #[inline(always)]
            pub fn bufrst(&self) -> BUFRST_R {
                BUFRST_R::new(((self.bits >> 19) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Programming
            #[inline(always)]
            #[must_use]
            pub fn pg(&mut self) -> PG_W<0> {
                PG_W::new(self)
            }
            ///Bit 1 - Page Erase
            #[inline(always)]
            #[must_use]
            pub fn per(&mut self) -> PER_W<1> {
                PER_W::new(self)
            }
            ///Bit 2 - Mass Erase
            #[inline(always)]
            #[must_use]
            pub fn mer(&mut self) -> MER_W<2> {
                MER_W::new(self)
            }
            ///Bit 4 - Option byte programming
            #[inline(always)]
            #[must_use]
            pub fn obpg(&mut self) -> OBPG_W<4> {
                OBPG_W::new(self)
            }
            ///Bit 5 - Option byte erase
            #[inline(always)]
            #[must_use]
            pub fn ober(&mut self) -> OBER_W<5> {
                OBER_W::new(self)
            }
            ///Bit 6 - Start
            #[inline(always)]
            #[must_use]
            pub fn strt(&mut self) -> STRT_W<6> {
                STRT_W::new(self)
            }
            ///Bit 7 - Lock
            #[inline(always)]
            #[must_use]
            pub fn lock(&mut self) -> LOCK_W<7> {
                LOCK_W::new(self)
            }
            ///Bit 9 - Option bytes write enable
            #[inline(always)]
            #[must_use]
            pub fn obwre(&mut self) -> OBWRE_W<9> {
                OBWRE_W::new(self)
            }
            ///Bit 10 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn errie(&mut self) -> ERRIE_W<10> {
                ERRIE_W::new(self)
            }
            ///Bit 12 - End of operation interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn eopie(&mut self) -> EOPIE_W<12> {
                EOPIE_W::new(self)
            }
            ///Bit 15 - FAST programming lock
            #[inline(always)]
            #[must_use]
            pub fn flock(&mut self) -> FLOCK_W<15> {
                FLOCK_W::new(self)
            }
            ///Bit 16 - execute fast programming
            #[inline(always)]
            #[must_use]
            pub fn ftpg(&mut self) -> FTPG_W<16> {
                FTPG_W::new(self)
            }
            ///Bit 17 - execute fast 128byte erase
            #[inline(always)]
            #[must_use]
            pub fn fter(&mut self) -> FTER_W<17> {
                FTER_W::new(self)
            }
            ///Bit 18 - execute data load inner buffer
            #[inline(always)]
            #[must_use]
            pub fn bufload(&mut self) -> BUFLOAD_W<18> {
                BUFLOAD_W::new(self)
            }
            ///Bit 19 - execute inner buffer reset
            #[inline(always)]
            #[must_use]
            pub fn bufrst(&mut self) -> BUFRST_W<19> {
                BUFRST_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ctlr](index.html) module
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ctlr::R](R) reader structure
        impl crate::Readable for CTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ctlr::W](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CTLR to value 0x80
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0x80;
        }
    }
    ///ADDR (w) register accessor: an alias for `Reg<ADDR_SPEC>`
    pub type ADDR = crate::Reg<addr::ADDR_SPEC>;
    ///Flash address register
    pub mod addr {
        ///Register `ADDR` writer
        pub struct W(crate::W<ADDR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ADDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ADDR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ADDR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `FAR` writer - Flash Address
        pub type FAR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ADDR_SPEC, u32, u32, 32, O>;
        impl W {
            ///Bits 0:31 - Flash Address
            #[inline(always)]
            #[must_use]
            pub fn far(&mut self) -> FAR_W<0> {
                FAR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Flash address register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [addr](index.html) module
        pub struct ADDR_SPEC;
        impl crate::RegisterSpec for ADDR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [addr::W](W) writer structure
        impl crate::Writable for ADDR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ADDR to value 0
        impl crate::Resettable for ADDR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///OBR (r) register accessor: an alias for `Reg<OBR_SPEC>`
    pub type OBR = crate::Reg<obr::OBR_SPEC>;
    ///Option byte register
    pub mod obr {
        ///Register `OBR` reader
        pub struct R(crate::R<OBR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<OBR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<OBR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<OBR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `OPTERR` reader - Option byte error
        pub type OPTERR_R = crate::BitReader<bool>;
        ///Field `RDPRT` reader - Read protection
        pub type RDPRT_R = crate::BitReader<bool>;
        ///Field `IWDG_SW` reader - IWDG_SW
        pub type IWDG_SW_R = crate::BitReader<bool>;
        ///Field `nRST_STOP` reader - nRST_STOP
        pub type N_RST_STOP_R = crate::BitReader<bool>;
        ///Field `nRST_STDBY` reader - nRST_STDBY
        pub type N_RST_STDBY_R = crate::BitReader<bool>;
        ///Field `USBD_MODE` reader - USBD compatible speed mode configure
        pub type USBD_MODE_R = crate::BitReader<bool>;
        ///Field `USBD_PU` reader - USBD compatible inner pull up resistance configure
        pub type USBD_PU_R = crate::BitReader<bool>;
        ///Field `POR_CTR` reader - Power on reset time
        pub type POR_CTR_R = crate::BitReader<bool>;
        ///Field `Data0` reader - Data0
        pub type DATA0_R = crate::FieldReader<u8, u8>;
        ///Field `Data1` reader - Data1
        pub type DATA1_R = crate::FieldReader<u8, u8>;
        impl R {
            ///Bit 0 - Option byte error
            #[inline(always)]
            pub fn opterr(&self) -> OPTERR_R {
                OPTERR_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Read protection
            #[inline(always)]
            pub fn rdprt(&self) -> RDPRT_R {
                RDPRT_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - IWDG_SW
            #[inline(always)]
            pub fn iwdg_sw(&self) -> IWDG_SW_R {
                IWDG_SW_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - nRST_STOP
            #[inline(always)]
            pub fn n_rst_stop(&self) -> N_RST_STOP_R {
                N_RST_STOP_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - nRST_STDBY
            #[inline(always)]
            pub fn n_rst_stdby(&self) -> N_RST_STDBY_R {
                N_RST_STDBY_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - USBD compatible speed mode configure
            #[inline(always)]
            pub fn usbd_mode(&self) -> USBD_MODE_R {
                USBD_MODE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - USBD compatible inner pull up resistance configure
            #[inline(always)]
            pub fn usbd_pu(&self) -> USBD_PU_R {
                USBD_PU_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Power on reset time
            #[inline(always)]
            pub fn por_ctr(&self) -> POR_CTR_R {
                POR_CTR_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 10:17 - Data0
            #[inline(always)]
            pub fn data0(&self) -> DATA0_R {
                DATA0_R::new(((self.bits >> 10) & 0xff) as u8)
            }
            ///Bits 18:25 - Data1
            #[inline(always)]
            pub fn data1(&self) -> DATA1_R {
                DATA1_R::new(((self.bits >> 18) & 0xff) as u8)
            }
        }
        ///Option byte register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [obr](index.html) module
        pub struct OBR_SPEC;
        impl crate::RegisterSpec for OBR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [obr::R](R) reader structure
        impl crate::Readable for OBR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets OBR to value 0x03ff_fffc
        impl crate::Resettable for OBR_SPEC {
            const RESET_VALUE: Self::Ux = 0x03ff_fffc;
        }
    }
    ///WPR (r) register accessor: an alias for `Reg<WPR_SPEC>`
    pub type WPR = crate::Reg<wpr::WPR_SPEC>;
    ///Write protection register
    pub mod wpr {
        ///Register `WPR` reader
        pub struct R(crate::R<WPR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<WPR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<WPR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<WPR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `WRP` reader - Write protect
        pub type WRP_R = crate::FieldReader<u32, u32>;
        impl R {
            ///Bits 0:31 - Write protect
            #[inline(always)]
            pub fn wrp(&self) -> WRP_R {
                WRP_R::new(self.bits)
            }
        }
        ///Write protection register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [wpr](index.html) module
        pub struct WPR_SPEC;
        impl crate::RegisterSpec for WPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [wpr::R](R) reader structure
        impl crate::Readable for WPR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets WPR to value 0xffff_ffff
        impl crate::Resettable for WPR_SPEC {
            const RESET_VALUE: Self::Ux = 0xffff_ffff;
        }
    }
    ///MODEKEYR (w) register accessor: an alias for `Reg<MODEKEYR_SPEC>`
    pub type MODEKEYR = crate::Reg<modekeyr::MODEKEYR_SPEC>;
    ///Extension key register
    pub mod modekeyr {
        ///Register `MODEKEYR` writer
        pub struct W(crate::W<MODEKEYR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<MODEKEYR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<MODEKEYR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<MODEKEYR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `MODEKEYR` writer - high speed write /erase mode ENABLE
        pub type MODEKEYR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, MODEKEYR_SPEC, u32, u32, 32, O>;
        impl W {
            ///Bits 0:31 - high speed write /erase mode ENABLE
            #[inline(always)]
            #[must_use]
            pub fn modekeyr(&mut self) -> MODEKEYR_W<0> {
                MODEKEYR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Extension key register
        ///
        ///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [modekeyr](index.html) module
        pub struct MODEKEYR_SPEC;
        impl crate::RegisterSpec for MODEKEYR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [modekeyr::W](W) writer structure
        impl crate::Writable for MODEKEYR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets MODEKEYR to value 0
        impl crate::Resettable for MODEKEYR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Programmable Fast Interrupt Controller
pub struct PFIC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for PFIC {}
impl PFIC {
    ///Pointer to the register block
    pub const PTR: *const pfic::RegisterBlock = 0xe000_e000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const pfic::RegisterBlock {
        Self::PTR
    }
}
impl Deref for PFIC {
    type Target = pfic::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for PFIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PFIC").finish()
    }
}
///Programmable Fast Interrupt Controller
pub mod pfic {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - Interrupt Status Register
        pub isr1: ISR1,
        ///0x04 - Interrupt Status Register
        pub isr2: ISR2,
        _reserved2: [u8; 0x18],
        ///0x20 - Interrupt Pending Register
        pub ipr1: IPR1,
        ///0x24 - Interrupt Pending Register
        pub ipr2: IPR2,
        _reserved4: [u8; 0x18],
        ///0x40 - Interrupt Priority Register
        pub ithresdr: ITHRESDR,
        ///0x44 - Interrupt Fast Address Register
        pub fibaddrr: FIBADDRR,
        ///0x48 - Interrupt Config Register
        pub cfgr: CFGR,
        ///0x4c - Interrupt Global Register
        pub gisr: GISR,
        _reserved8: [u8; 0x10],
        ///0x60 - Interrupt 0 address Register
        pub fifoaddrr0: FIFOADDRR0,
        ///0x64 - Interrupt 1 address Register
        pub fifoaddrr1: FIFOADDRR1,
        ///0x68 - Interrupt 2 address Register
        pub fifoaddrr2: FIFOADDRR2,
        ///0x6c - Interrupt 3 address Register
        pub fifoaddrr3: FIFOADDRR3,
        _reserved12: [u8; 0x90],
        ///0x100 - Interrupt Setting Register
        pub ienr1: IENR1,
        ///0x104 - Interrupt Setting Register
        pub ienr2: IENR2,
        _reserved14: [u8; 0x78],
        ///0x180 - Interrupt Clear Register
        pub irer1: IRER1,
        ///0x184 - Interrupt Clear Register
        pub irer2: IRER2,
        _reserved16: [u8; 0x78],
        ///0x200 - Interrupt Pending Register
        pub ipsr1: IPSR1,
        ///0x204 - Interrupt Pending Register
        pub ipsr2: IPSR2,
        _reserved18: [u8; 0x78],
        ///0x280 - Interrupt Pending Clear Register
        pub iprr1: IPRR1,
        ///0x284 - Interrupt Pending Clear Register
        pub iprr2: IPRR2,
        _reserved20: [u8; 0x78],
        ///0x300 - Interrupt ACTIVE Register
        pub iactr1: IACTR1,
        ///0x304 - Interrupt ACTIVE Register
        pub iactr2: IACTR2,
        _reserved22: [u8; 0x0a08],
        ///0xd10 - System Control Register
        pub sctlr: SCTLR,
        _reserved23: [u8; 0x02ec],
        ///0x1000 - STK_CTLR Register
        pub stk_ctlr: STK_CTLR,
    }
    ///ISR1 (r) register accessor: an alias for `Reg<ISR1_SPEC>`
    pub type ISR1 = crate::Reg<isr1::ISR1_SPEC>;
    ///Interrupt Status Register
    pub mod isr1 {
        ///Register `ISR1` reader
        pub struct R(crate::R<ISR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ISR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ISR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ISR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `INTENSTA2_3` reader - Interrupt ID Status
        pub type INTENSTA2_3_R = crate::FieldReader<u8, u8>;
        ///Field `INTENSTA12_31` reader - Interrupt ID Status
        pub type INTENSTA12_31_R = crate::FieldReader<u32, u32>;
        impl R {
            ///Bits 2:3 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta2_3(&self) -> INTENSTA2_3_R {
                INTENSTA2_3_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 12:31 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta12_31(&self) -> INTENSTA12_31_R {
                INTENSTA12_31_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        ///Interrupt Status Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [isr1](index.html) module
        pub struct ISR1_SPEC;
        impl crate::RegisterSpec for ISR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [isr1::R](R) reader structure
        impl crate::Readable for ISR1_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets ISR1 to value 0
        impl crate::Resettable for ISR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///ISR2 (r) register accessor: an alias for `Reg<ISR2_SPEC>`
    pub type ISR2 = crate::Reg<isr2::ISR2_SPEC>;
    ///Interrupt Status Register
    pub mod isr2 {
        ///Register `ISR2` reader
        pub struct R(crate::R<ISR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ISR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ISR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ISR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `INTENSTA` reader - Interrupt ID Status
        pub type INTENSTA_R = crate::FieldReader<u32, u32>;
        impl R {
            ///Bits 0:27 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta(&self) -> INTENSTA_R {
                INTENSTA_R::new(self.bits & 0x0fff_ffff)
            }
        }
        ///Interrupt Status Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [isr2](index.html) module
        pub struct ISR2_SPEC;
        impl crate::RegisterSpec for ISR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [isr2::R](R) reader structure
        impl crate::Readable for ISR2_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets ISR2 to value 0
        impl crate::Resettable for ISR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IPR1 (r) register accessor: an alias for `Reg<IPR1_SPEC>`
    pub type IPR1 = crate::Reg<ipr1::IPR1_SPEC>;
    ///Interrupt Pending Register
    pub mod ipr1 {
        ///Register `IPR1` reader
        pub struct R(crate::R<IPR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IPR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IPR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IPR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `PENDSTA2_3` reader - PENDSTA
        pub type PENDSTA2_3_R = crate::FieldReader<u8, u8>;
        ///Field `PENDSTA12_31` reader - PENDSTA
        pub type PENDSTA12_31_R = crate::FieldReader<u32, u32>;
        impl R {
            ///Bits 2:3 - PENDSTA
            #[inline(always)]
            pub fn pendsta2_3(&self) -> PENDSTA2_3_R {
                PENDSTA2_3_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 12:31 - PENDSTA
            #[inline(always)]
            pub fn pendsta12_31(&self) -> PENDSTA12_31_R {
                PENDSTA12_31_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        ///Interrupt Pending Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ipr1](index.html) module
        pub struct IPR1_SPEC;
        impl crate::RegisterSpec for IPR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ipr1::R](R) reader structure
        impl crate::Readable for IPR1_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IPR1 to value 0
        impl crate::Resettable for IPR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IPR2 (r) register accessor: an alias for `Reg<IPR2_SPEC>`
    pub type IPR2 = crate::Reg<ipr2::IPR2_SPEC>;
    ///Interrupt Pending Register
    pub mod ipr2 {
        ///Register `IPR2` reader
        pub struct R(crate::R<IPR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IPR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IPR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IPR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `PENDSTA` reader - PENDSTA
        pub type PENDSTA_R = crate::FieldReader<u32, u32>;
        impl R {
            ///Bits 0:27 - PENDSTA
            #[inline(always)]
            pub fn pendsta(&self) -> PENDSTA_R {
                PENDSTA_R::new(self.bits & 0x0fff_ffff)
            }
        }
        ///Interrupt Pending Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ipr2](index.html) module
        pub struct IPR2_SPEC;
        impl crate::RegisterSpec for IPR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ipr2::R](R) reader structure
        impl crate::Readable for IPR2_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets IPR2 to value 0
        impl crate::Resettable for IPR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///ITHRESDR (rw) register accessor: an alias for `Reg<ITHRESDR_SPEC>`
    pub type ITHRESDR = crate::Reg<ithresdr::ITHRESDR_SPEC>;
    ///Interrupt Priority Register
    pub mod ithresdr {
        ///Register `ITHRESDR` reader
        pub struct R(crate::R<ITHRESDR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ITHRESDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ITHRESDR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ITHRESDR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ITHRESDR` writer
        pub struct W(crate::W<ITHRESDR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ITHRESDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ITHRESDR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ITHRESDR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `THRESHOLD` reader - THRESHOLD
        pub type THRESHOLD_R = crate::FieldReader<u8, u8>;
        ///Field `THRESHOLD` writer - THRESHOLD
        pub type THRESHOLD_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, ITHRESDR_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:7 - THRESHOLD
            #[inline(always)]
            pub fn threshold(&self) -> THRESHOLD_R {
                THRESHOLD_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - THRESHOLD
            #[inline(always)]
            #[must_use]
            pub fn threshold(&mut self) -> THRESHOLD_W<0> {
                THRESHOLD_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ithresdr](index.html) module
        pub struct ITHRESDR_SPEC;
        impl crate::RegisterSpec for ITHRESDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ithresdr::R](R) reader structure
        impl crate::Readable for ITHRESDR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ithresdr::W](W) writer structure
        impl crate::Writable for ITHRESDR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ITHRESDR to value 0
        impl crate::Resettable for ITHRESDR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FIBADDRR (rw) register accessor: an alias for `Reg<FIBADDRR_SPEC>`
    pub type FIBADDRR = crate::Reg<fibaddrr::FIBADDRR_SPEC>;
    ///Interrupt Fast Address Register
    pub mod fibaddrr {
        ///Register `FIBADDRR` reader
        pub struct R(crate::R<FIBADDRR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FIBADDRR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FIBADDRR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FIBADDRR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `FIBADDRR` writer
        pub struct W(crate::W<FIBADDRR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<FIBADDRR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<FIBADDRR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<FIBADDRR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `BASEADDR` reader - BASEADDR
        pub type BASEADDR_R = crate::FieldReader<u8, u8>;
        ///Field `BASEADDR` writer - BASEADDR
        pub type BASEADDR_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIBADDRR_SPEC, u8, u8, 4, O>;
        impl R {
            ///Bits 28:31 - BASEADDR
            #[inline(always)]
            pub fn baseaddr(&self) -> BASEADDR_R {
                BASEADDR_R::new(((self.bits >> 28) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 28:31 - BASEADDR
            #[inline(always)]
            #[must_use]
            pub fn baseaddr(&mut self) -> BASEADDR_W<28> {
                BASEADDR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Fast Address Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [fibaddrr](index.html) module
        pub struct FIBADDRR_SPEC;
        impl crate::RegisterSpec for FIBADDRR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [fibaddrr::R](R) reader structure
        impl crate::Readable for FIBADDRR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [fibaddrr::W](W) writer structure
        impl crate::Writable for FIBADDRR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets FIBADDRR to value 0
        impl crate::Resettable for FIBADDRR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CFGR (rw) register accessor: an alias for `Reg<CFGR_SPEC>`
    pub type CFGR = crate::Reg<cfgr::CFGR_SPEC>;
    ///Interrupt Config Register
    pub mod cfgr {
        ///Register `CFGR` reader
        pub struct R(crate::R<CFGR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CFGR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CFGR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CFGR` writer
        pub struct W(crate::W<CFGR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CFGR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CFGR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CFGR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `HWSTKCTRL` reader - HWSTKCTRL
        pub type HWSTKCTRL_R = crate::BitReader<bool>;
        ///Field `HWSTKCTRL` writer - HWSTKCTRL
        pub type HWSTKCTRL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `NESTCTRL` reader - NESTCTRL
        pub type NESTCTRL_R = crate::BitReader<bool>;
        ///Field `NESTCTRL` writer - NESTCTRL
        pub type NESTCTRL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `NMISET` writer - NMISET
        pub type NMISET_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `NMIRESET` writer - NMIRESET
        pub type NMIRESET_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `EXCSET` writer - EXCSET
        pub type EXCSET_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `EXCRESET` writer - EXCRESET
        pub type EXCRESET_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `PFICRSET` writer - PFICRSET
        pub type PFICRSET_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `SYSRESET` writer - SYSRESET
        pub type SYSRESET_W<'a, const O: u8> = crate::BitWriter<'a, u32, CFGR_SPEC, bool, O>;
        ///Field `KEYCODE` writer - KEYCODE
        pub type KEYCODE_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, CFGR_SPEC, u16, u16, 16, O>;
        impl R {
            ///Bit 0 - HWSTKCTRL
            #[inline(always)]
            pub fn hwstkctrl(&self) -> HWSTKCTRL_R {
                HWSTKCTRL_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - NESTCTRL
            #[inline(always)]
            pub fn nestctrl(&self) -> NESTCTRL_R {
                NESTCTRL_R::new(((self.bits >> 1) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - HWSTKCTRL
            #[inline(always)]
            #[must_use]
            pub fn hwstkctrl(&mut self) -> HWSTKCTRL_W<0> {
                HWSTKCTRL_W::new(self)
            }
            ///Bit 1 - NESTCTRL
            #[inline(always)]
            #[must_use]
            pub fn nestctrl(&mut self) -> NESTCTRL_W<1> {
                NESTCTRL_W::new(self)
            }
            ///Bit 2 - NMISET
            #[inline(always)]
            #[must_use]
            pub fn nmiset(&mut self) -> NMISET_W<2> {
                NMISET_W::new(self)
            }
            ///Bit 3 - NMIRESET
            #[inline(always)]
            #[must_use]
            pub fn nmireset(&mut self) -> NMIRESET_W<3> {
                NMIRESET_W::new(self)
            }
            ///Bit 4 - EXCSET
            #[inline(always)]
            #[must_use]
            pub fn excset(&mut self) -> EXCSET_W<4> {
                EXCSET_W::new(self)
            }
            ///Bit 5 - EXCRESET
            #[inline(always)]
            #[must_use]
            pub fn excreset(&mut self) -> EXCRESET_W<5> {
                EXCRESET_W::new(self)
            }
            ///Bit 6 - PFICRSET
            #[inline(always)]
            #[must_use]
            pub fn pficrset(&mut self) -> PFICRSET_W<6> {
                PFICRSET_W::new(self)
            }
            ///Bit 7 - SYSRESET
            #[inline(always)]
            #[must_use]
            pub fn sysreset(&mut self) -> SYSRESET_W<7> {
                SYSRESET_W::new(self)
            }
            ///Bits 16:31 - KEYCODE
            #[inline(always)]
            #[must_use]
            pub fn keycode(&mut self) -> KEYCODE_W<16> {
                KEYCODE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Config Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cfgr](index.html) module
        pub struct CFGR_SPEC;
        impl crate::RegisterSpec for CFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [cfgr::R](R) reader structure
        impl crate::Readable for CFGR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cfgr::W](W) writer structure
        impl crate::Writable for CFGR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CFGR to value 0
        impl crate::Resettable for CFGR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///GISR (r) register accessor: an alias for `Reg<GISR_SPEC>`
    pub type GISR = crate::Reg<gisr::GISR_SPEC>;
    ///Interrupt Global Register
    pub mod gisr {
        ///Register `GISR` reader
        pub struct R(crate::R<GISR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<GISR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<GISR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<GISR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `NESTSTA` reader - NESTSTA
        pub type NESTSTA_R = crate::FieldReader<u8, u8>;
        ///Field `GACTSTA` reader - GACTSTA
        pub type GACTSTA_R = crate::BitReader<bool>;
        ///Field `GPENDSTA` reader - GPENDSTA
        pub type GPENDSTA_R = crate::BitReader<bool>;
        impl R {
            ///Bits 0:7 - NESTSTA
            #[inline(always)]
            pub fn neststa(&self) -> NESTSTA_R {
                NESTSTA_R::new((self.bits & 0xff) as u8)
            }
            ///Bit 8 - GACTSTA
            #[inline(always)]
            pub fn gactsta(&self) -> GACTSTA_R {
                GACTSTA_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - GPENDSTA
            #[inline(always)]
            pub fn gpendsta(&self) -> GPENDSTA_R {
                GPENDSTA_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        ///Interrupt Global Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [gisr](index.html) module
        pub struct GISR_SPEC;
        impl crate::RegisterSpec for GISR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [gisr::R](R) reader structure
        impl crate::Readable for GISR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets GISR to value 0
        impl crate::Resettable for GISR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FIFOADDRR0 (rw) register accessor: an alias for `Reg<FIFOADDRR0_SPEC>`
    pub type FIFOADDRR0 = crate::Reg<fifoaddrr0::FIFOADDRR0_SPEC>;
    ///Interrupt 0 address Register
    pub mod fifoaddrr0 {
        ///Register `FIFOADDRR0` reader
        pub struct R(crate::R<FIFOADDRR0_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FIFOADDRR0_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FIFOADDRR0_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FIFOADDRR0_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `FIFOADDRR0` writer
        pub struct W(crate::W<FIFOADDRR0_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<FIFOADDRR0_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<FIFOADDRR0_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<FIFOADDRR0_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `OFFADDR0` reader - OFFADDR0
        pub type OFFADDR0_R = crate::FieldReader<u32, u32>;
        ///Field `OFFADDR0` writer - OFFADDR0
        pub type OFFADDR0_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR0_SPEC, u32, u32, 24, O>;
        ///Field `IRQID0` reader - IRQID0
        pub type IRQID0_R = crate::FieldReader<u8, u8>;
        ///Field `IRQID0` writer - IRQID0
        pub type IRQID0_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR0_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:23 - OFFADDR0
            #[inline(always)]
            pub fn offaddr0(&self) -> OFFADDR0_R {
                OFFADDR0_R::new(self.bits & 0x00ff_ffff)
            }
            ///Bits 24:31 - IRQID0
            #[inline(always)]
            pub fn irqid0(&self) -> IRQID0_R {
                IRQID0_R::new(((self.bits >> 24) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:23 - OFFADDR0
            #[inline(always)]
            #[must_use]
            pub fn offaddr0(&mut self) -> OFFADDR0_W<0> {
                OFFADDR0_W::new(self)
            }
            ///Bits 24:31 - IRQID0
            #[inline(always)]
            #[must_use]
            pub fn irqid0(&mut self) -> IRQID0_W<24> {
                IRQID0_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt 0 address Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [fifoaddrr0](index.html) module
        pub struct FIFOADDRR0_SPEC;
        impl crate::RegisterSpec for FIFOADDRR0_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [fifoaddrr0::R](R) reader structure
        impl crate::Readable for FIFOADDRR0_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [fifoaddrr0::W](W) writer structure
        impl crate::Writable for FIFOADDRR0_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets FIFOADDRR0 to value 0
        impl crate::Resettable for FIFOADDRR0_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FIFOADDRR1 (rw) register accessor: an alias for `Reg<FIFOADDRR1_SPEC>`
    pub type FIFOADDRR1 = crate::Reg<fifoaddrr1::FIFOADDRR1_SPEC>;
    ///Interrupt 1 address Register
    pub mod fifoaddrr1 {
        ///Register `FIFOADDRR1` reader
        pub struct R(crate::R<FIFOADDRR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FIFOADDRR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FIFOADDRR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FIFOADDRR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `FIFOADDRR1` writer
        pub struct W(crate::W<FIFOADDRR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<FIFOADDRR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<FIFOADDRR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<FIFOADDRR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `OFFADDR1` reader - OFFADDR1
        pub type OFFADDR1_R = crate::FieldReader<u32, u32>;
        ///Field `OFFADDR1` writer - OFFADDR1
        pub type OFFADDR1_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR1_SPEC, u32, u32, 24, O>;
        ///Field `IRQID1` reader - IRQID1
        pub type IRQID1_R = crate::FieldReader<u8, u8>;
        ///Field `IRQID1` writer - IRQID1
        pub type IRQID1_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR1_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:23 - OFFADDR1
            #[inline(always)]
            pub fn offaddr1(&self) -> OFFADDR1_R {
                OFFADDR1_R::new(self.bits & 0x00ff_ffff)
            }
            ///Bits 24:31 - IRQID1
            #[inline(always)]
            pub fn irqid1(&self) -> IRQID1_R {
                IRQID1_R::new(((self.bits >> 24) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:23 - OFFADDR1
            #[inline(always)]
            #[must_use]
            pub fn offaddr1(&mut self) -> OFFADDR1_W<0> {
                OFFADDR1_W::new(self)
            }
            ///Bits 24:31 - IRQID1
            #[inline(always)]
            #[must_use]
            pub fn irqid1(&mut self) -> IRQID1_W<24> {
                IRQID1_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt 1 address Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [fifoaddrr1](index.html) module
        pub struct FIFOADDRR1_SPEC;
        impl crate::RegisterSpec for FIFOADDRR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [fifoaddrr1::R](R) reader structure
        impl crate::Readable for FIFOADDRR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [fifoaddrr1::W](W) writer structure
        impl crate::Writable for FIFOADDRR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets FIFOADDRR1 to value 0
        impl crate::Resettable for FIFOADDRR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FIFOADDRR2 (rw) register accessor: an alias for `Reg<FIFOADDRR2_SPEC>`
    pub type FIFOADDRR2 = crate::Reg<fifoaddrr2::FIFOADDRR2_SPEC>;
    ///Interrupt 2 address Register
    pub mod fifoaddrr2 {
        ///Register `FIFOADDRR2` reader
        pub struct R(crate::R<FIFOADDRR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FIFOADDRR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FIFOADDRR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FIFOADDRR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `FIFOADDRR2` writer
        pub struct W(crate::W<FIFOADDRR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<FIFOADDRR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<FIFOADDRR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<FIFOADDRR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `OFFADDR2` reader - OFFADDR2
        pub type OFFADDR2_R = crate::FieldReader<u32, u32>;
        ///Field `OFFADDR2` writer - OFFADDR2
        pub type OFFADDR2_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR2_SPEC, u32, u32, 24, O>;
        ///Field `IRQID2` reader - IRQID2
        pub type IRQID2_R = crate::FieldReader<u8, u8>;
        ///Field `IRQID2` writer - IRQID2
        pub type IRQID2_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR2_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:23 - OFFADDR2
            #[inline(always)]
            pub fn offaddr2(&self) -> OFFADDR2_R {
                OFFADDR2_R::new(self.bits & 0x00ff_ffff)
            }
            ///Bits 24:31 - IRQID2
            #[inline(always)]
            pub fn irqid2(&self) -> IRQID2_R {
                IRQID2_R::new(((self.bits >> 24) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:23 - OFFADDR2
            #[inline(always)]
            #[must_use]
            pub fn offaddr2(&mut self) -> OFFADDR2_W<0> {
                OFFADDR2_W::new(self)
            }
            ///Bits 24:31 - IRQID2
            #[inline(always)]
            #[must_use]
            pub fn irqid2(&mut self) -> IRQID2_W<24> {
                IRQID2_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt 2 address Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [fifoaddrr2](index.html) module
        pub struct FIFOADDRR2_SPEC;
        impl crate::RegisterSpec for FIFOADDRR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [fifoaddrr2::R](R) reader structure
        impl crate::Readable for FIFOADDRR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [fifoaddrr2::W](W) writer structure
        impl crate::Writable for FIFOADDRR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets FIFOADDRR2 to value 0
        impl crate::Resettable for FIFOADDRR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FIFOADDRR3 (rw) register accessor: an alias for `Reg<FIFOADDRR3_SPEC>`
    pub type FIFOADDRR3 = crate::Reg<fifoaddrr3::FIFOADDRR3_SPEC>;
    ///Interrupt 3 address Register
    pub mod fifoaddrr3 {
        ///Register `FIFOADDRR3` reader
        pub struct R(crate::R<FIFOADDRR3_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FIFOADDRR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FIFOADDRR3_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FIFOADDRR3_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `FIFOADDRR3` writer
        pub struct W(crate::W<FIFOADDRR3_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<FIFOADDRR3_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<FIFOADDRR3_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<FIFOADDRR3_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `OFFADDR3` reader - OFFADDR3
        pub type OFFADDR3_R = crate::FieldReader<u32, u32>;
        ///Field `OFFADDR3` writer - OFFADDR3
        pub type OFFADDR3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR3_SPEC, u32, u32, 24, O>;
        ///Field `IRQID3` reader - IRQID3
        pub type IRQID3_R = crate::FieldReader<u8, u8>;
        ///Field `IRQID3` writer - IRQID3
        pub type IRQID3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, FIFOADDRR3_SPEC, u8, u8, 8, O>;
        impl R {
            ///Bits 0:23 - OFFADDR3
            #[inline(always)]
            pub fn offaddr3(&self) -> OFFADDR3_R {
                OFFADDR3_R::new(self.bits & 0x00ff_ffff)
            }
            ///Bits 24:31 - IRQID3
            #[inline(always)]
            pub fn irqid3(&self) -> IRQID3_R {
                IRQID3_R::new(((self.bits >> 24) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:23 - OFFADDR3
            #[inline(always)]
            #[must_use]
            pub fn offaddr3(&mut self) -> OFFADDR3_W<0> {
                OFFADDR3_W::new(self)
            }
            ///Bits 24:31 - IRQID3
            #[inline(always)]
            #[must_use]
            pub fn irqid3(&mut self) -> IRQID3_W<24> {
                IRQID3_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt 3 address Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [fifoaddrr3](index.html) module
        pub struct FIFOADDRR3_SPEC;
        impl crate::RegisterSpec for FIFOADDRR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [fifoaddrr3::R](R) reader structure
        impl crate::Readable for FIFOADDRR3_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [fifoaddrr3::W](W) writer structure
        impl crate::Writable for FIFOADDRR3_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets FIFOADDRR3 to value 0
        impl crate::Resettable for FIFOADDRR3_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IENR1 (rw) register accessor: an alias for `Reg<IENR1_SPEC>`
    pub type IENR1 = crate::Reg<ienr1::IENR1_SPEC>;
    ///Interrupt Setting Register
    pub mod ienr1 {
        ///Register `IENR1` reader
        pub struct R(crate::R<IENR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IENR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IENR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IENR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IENR1` writer
        pub struct W(crate::W<IENR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IENR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IENR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IENR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `INTEN` reader - INTEN
        pub type INTEN_R = crate::FieldReader<u32, u32>;
        ///Field `INTEN` writer - INTEN
        pub type INTEN_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IENR1_SPEC, u32, u32, 20, O>;
        impl R {
            ///Bits 12:31 - INTEN
            #[inline(always)]
            pub fn inten(&self) -> INTEN_R {
                INTEN_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        impl W {
            ///Bits 12:31 - INTEN
            #[inline(always)]
            #[must_use]
            pub fn inten(&mut self) -> INTEN_W<12> {
                INTEN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Setting Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ienr1](index.html) module
        pub struct IENR1_SPEC;
        impl crate::RegisterSpec for IENR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ienr1::R](R) reader structure
        impl crate::Readable for IENR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ienr1::W](W) writer structure
        impl crate::Writable for IENR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IENR1 to value 0
        impl crate::Resettable for IENR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IENR2 (rw) register accessor: an alias for `Reg<IENR2_SPEC>`
    pub type IENR2 = crate::Reg<ienr2::IENR2_SPEC>;
    ///Interrupt Setting Register
    pub mod ienr2 {
        ///Register `IENR2` reader
        pub struct R(crate::R<IENR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IENR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IENR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IENR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IENR2` writer
        pub struct W(crate::W<IENR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IENR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IENR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IENR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `INTEN` reader - INTEN
        pub type INTEN_R = crate::FieldReader<u32, u32>;
        ///Field `INTEN` writer - INTEN
        pub type INTEN_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IENR2_SPEC, u32, u32, 28, O>;
        impl R {
            ///Bits 0:27 - INTEN
            #[inline(always)]
            pub fn inten(&self) -> INTEN_R {
                INTEN_R::new(self.bits & 0x0fff_ffff)
            }
        }
        impl W {
            ///Bits 0:27 - INTEN
            #[inline(always)]
            #[must_use]
            pub fn inten(&mut self) -> INTEN_W<0> {
                INTEN_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Setting Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ienr2](index.html) module
        pub struct IENR2_SPEC;
        impl crate::RegisterSpec for IENR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ienr2::R](R) reader structure
        impl crate::Readable for IENR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ienr2::W](W) writer structure
        impl crate::Writable for IENR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IENR2 to value 0
        impl crate::Resettable for IENR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IRER1 (rw) register accessor: an alias for `Reg<IRER1_SPEC>`
    pub type IRER1 = crate::Reg<irer1::IRER1_SPEC>;
    ///Interrupt Clear Register
    pub mod irer1 {
        ///Register `IRER1` reader
        pub struct R(crate::R<IRER1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IRER1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IRER1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IRER1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IRER1` writer
        pub struct W(crate::W<IRER1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IRER1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IRER1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IRER1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `INTRSET` reader - INTRSET
        pub type INTRSET_R = crate::FieldReader<u32, u32>;
        ///Field `INTRSET` writer - INTRSET
        pub type INTRSET_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IRER1_SPEC, u32, u32, 20, O>;
        impl R {
            ///Bits 12:31 - INTRSET
            #[inline(always)]
            pub fn intrset(&self) -> INTRSET_R {
                INTRSET_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        impl W {
            ///Bits 12:31 - INTRSET
            #[inline(always)]
            #[must_use]
            pub fn intrset(&mut self) -> INTRSET_W<12> {
                INTRSET_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Clear Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [irer1](index.html) module
        pub struct IRER1_SPEC;
        impl crate::RegisterSpec for IRER1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [irer1::R](R) reader structure
        impl crate::Readable for IRER1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [irer1::W](W) writer structure
        impl crate::Writable for IRER1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IRER1 to value 0
        impl crate::Resettable for IRER1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IRER2 (rw) register accessor: an alias for `Reg<IRER2_SPEC>`
    pub type IRER2 = crate::Reg<irer2::IRER2_SPEC>;
    ///Interrupt Clear Register
    pub mod irer2 {
        ///Register `IRER2` reader
        pub struct R(crate::R<IRER2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IRER2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IRER2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IRER2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IRER2` writer
        pub struct W(crate::W<IRER2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IRER2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IRER2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IRER2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `INTRSET` reader - INTRSET
        pub type INTRSET_R = crate::FieldReader<u32, u32>;
        ///Field `INTRSET` writer - INTRSET
        pub type INTRSET_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IRER2_SPEC, u32, u32, 28, O>;
        impl R {
            ///Bits 0:27 - INTRSET
            #[inline(always)]
            pub fn intrset(&self) -> INTRSET_R {
                INTRSET_R::new(self.bits & 0x0fff_ffff)
            }
        }
        impl W {
            ///Bits 0:27 - INTRSET
            #[inline(always)]
            #[must_use]
            pub fn intrset(&mut self) -> INTRSET_W<0> {
                INTRSET_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Clear Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [irer2](index.html) module
        pub struct IRER2_SPEC;
        impl crate::RegisterSpec for IRER2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [irer2::R](R) reader structure
        impl crate::Readable for IRER2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [irer2::W](W) writer structure
        impl crate::Writable for IRER2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IRER2 to value 0
        impl crate::Resettable for IRER2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IPSR1 (rw) register accessor: an alias for `Reg<IPSR1_SPEC>`
    pub type IPSR1 = crate::Reg<ipsr1::IPSR1_SPEC>;
    ///Interrupt Pending Register
    pub mod ipsr1 {
        ///Register `IPSR1` reader
        pub struct R(crate::R<IPSR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IPSR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IPSR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IPSR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IPSR1` writer
        pub struct W(crate::W<IPSR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IPSR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IPSR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IPSR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PENDSET2_3` reader - PENDSET
        pub type PENDSET2_3_R = crate::FieldReader<u8, u8>;
        ///Field `PENDSET2_3` writer - PENDSET
        pub type PENDSET2_3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IPSR1_SPEC, u8, u8, 2, O>;
        ///Field `PENDSET12_31` reader - PENDSET
        pub type PENDSET12_31_R = crate::FieldReader<u32, u32>;
        ///Field `PENDSET12_31` writer - PENDSET
        pub type PENDSET12_31_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IPSR1_SPEC, u32, u32, 20, O>;
        impl R {
            ///Bits 2:3 - PENDSET
            #[inline(always)]
            pub fn pendset2_3(&self) -> PENDSET2_3_R {
                PENDSET2_3_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 12:31 - PENDSET
            #[inline(always)]
            pub fn pendset12_31(&self) -> PENDSET12_31_R {
                PENDSET12_31_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        impl W {
            ///Bits 2:3 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset2_3(&mut self) -> PENDSET2_3_W<2> {
                PENDSET2_3_W::new(self)
            }
            ///Bits 12:31 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset12_31(&mut self) -> PENDSET12_31_W<12> {
                PENDSET12_31_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Pending Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ipsr1](index.html) module
        pub struct IPSR1_SPEC;
        impl crate::RegisterSpec for IPSR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ipsr1::R](R) reader structure
        impl crate::Readable for IPSR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ipsr1::W](W) writer structure
        impl crate::Writable for IPSR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IPSR1 to value 0
        impl crate::Resettable for IPSR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IPSR2 (rw) register accessor: an alias for `Reg<IPSR2_SPEC>`
    pub type IPSR2 = crate::Reg<ipsr2::IPSR2_SPEC>;
    ///Interrupt Pending Register
    pub mod ipsr2 {
        ///Register `IPSR2` reader
        pub struct R(crate::R<IPSR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IPSR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IPSR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IPSR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IPSR2` writer
        pub struct W(crate::W<IPSR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IPSR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IPSR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IPSR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PENDSET` reader - PENDSET
        pub type PENDSET_R = crate::FieldReader<u32, u32>;
        ///Field `PENDSET` writer - PENDSET
        pub type PENDSET_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IPSR2_SPEC, u32, u32, 28, O>;
        impl R {
            ///Bits 0:27 - PENDSET
            #[inline(always)]
            pub fn pendset(&self) -> PENDSET_R {
                PENDSET_R::new(self.bits & 0x0fff_ffff)
            }
        }
        impl W {
            ///Bits 0:27 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset(&mut self) -> PENDSET_W<0> {
                PENDSET_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Pending Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ipsr2](index.html) module
        pub struct IPSR2_SPEC;
        impl crate::RegisterSpec for IPSR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [ipsr2::R](R) reader structure
        impl crate::Readable for IPSR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ipsr2::W](W) writer structure
        impl crate::Writable for IPSR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IPSR2 to value 0
        impl crate::Resettable for IPSR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IPRR1 (rw) register accessor: an alias for `Reg<IPRR1_SPEC>`
    pub type IPRR1 = crate::Reg<iprr1::IPRR1_SPEC>;
    ///Interrupt Pending Clear Register
    pub mod iprr1 {
        ///Register `IPRR1` reader
        pub struct R(crate::R<IPRR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IPRR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IPRR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IPRR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IPRR1` writer
        pub struct W(crate::W<IPRR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IPRR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IPRR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IPRR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PENDRESET2_3` reader - PENDRESET
        pub type PENDRESET2_3_R = crate::FieldReader<u8, u8>;
        ///Field `PENDRESET2_3` writer - PENDRESET
        pub type PENDRESET2_3_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IPRR1_SPEC, u8, u8, 2, O>;
        ///Field `PENDRESET12_31` reader - PENDRESET
        pub type PENDRESET12_31_R = crate::FieldReader<u32, u32>;
        ///Field `PENDRESET12_31` writer - PENDRESET
        pub type PENDRESET12_31_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IPRR1_SPEC, u32, u32, 20, O>;
        impl R {
            ///Bits 2:3 - PENDRESET
            #[inline(always)]
            pub fn pendreset2_3(&self) -> PENDRESET2_3_R {
                PENDRESET2_3_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 12:31 - PENDRESET
            #[inline(always)]
            pub fn pendreset12_31(&self) -> PENDRESET12_31_R {
                PENDRESET12_31_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        impl W {
            ///Bits 2:3 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset2_3(&mut self) -> PENDRESET2_3_W<2> {
                PENDRESET2_3_W::new(self)
            }
            ///Bits 12:31 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset12_31(&mut self) -> PENDRESET12_31_W<12> {
                PENDRESET12_31_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Pending Clear Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iprr1](index.html) module
        pub struct IPRR1_SPEC;
        impl crate::RegisterSpec for IPRR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iprr1::R](R) reader structure
        impl crate::Readable for IPRR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iprr1::W](W) writer structure
        impl crate::Writable for IPRR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IPRR1 to value 0
        impl crate::Resettable for IPRR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IPRR2 (rw) register accessor: an alias for `Reg<IPRR2_SPEC>`
    pub type IPRR2 = crate::Reg<iprr2::IPRR2_SPEC>;
    ///Interrupt Pending Clear Register
    pub mod iprr2 {
        ///Register `IPRR2` reader
        pub struct R(crate::R<IPRR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IPRR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IPRR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IPRR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IPRR2` writer
        pub struct W(crate::W<IPRR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IPRR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IPRR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IPRR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `PENDRESET` reader - PENDRESET
        pub type PENDRESET_R = crate::FieldReader<u32, u32>;
        ///Field `PENDRESET` writer - PENDRESET
        pub type PENDRESET_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IPRR2_SPEC, u32, u32, 28, O>;
        impl R {
            ///Bits 0:27 - PENDRESET
            #[inline(always)]
            pub fn pendreset(&self) -> PENDRESET_R {
                PENDRESET_R::new(self.bits & 0x0fff_ffff)
            }
        }
        impl W {
            ///Bits 0:27 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset(&mut self) -> PENDRESET_W<0> {
                PENDRESET_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt Pending Clear Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iprr2](index.html) module
        pub struct IPRR2_SPEC;
        impl crate::RegisterSpec for IPRR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iprr2::R](R) reader structure
        impl crate::Readable for IPRR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iprr2::W](W) writer structure
        impl crate::Writable for IPRR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IPRR2 to value 0
        impl crate::Resettable for IPRR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IACTR1 (rw) register accessor: an alias for `Reg<IACTR1_SPEC>`
    pub type IACTR1 = crate::Reg<iactr1::IACTR1_SPEC>;
    ///Interrupt ACTIVE Register
    pub mod iactr1 {
        ///Register `IACTR1` reader
        pub struct R(crate::R<IACTR1_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IACTR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IACTR1_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IACTR1_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IACTR1` writer
        pub struct W(crate::W<IACTR1_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IACTR1_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IACTR1_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IACTR1_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `IACTS` reader - IACTS
        pub type IACTS_R = crate::FieldReader<u32, u32>;
        ///Field `IACTS` writer - IACTS
        pub type IACTS_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IACTR1_SPEC, u32, u32, 20, O>;
        impl R {
            ///Bits 12:31 - IACTS
            #[inline(always)]
            pub fn iacts(&self) -> IACTS_R {
                IACTS_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        impl W {
            ///Bits 12:31 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts(&mut self) -> IACTS_W<12> {
                IACTS_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt ACTIVE Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iactr1](index.html) module
        pub struct IACTR1_SPEC;
        impl crate::RegisterSpec for IACTR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iactr1::R](R) reader structure
        impl crate::Readable for IACTR1_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iactr1::W](W) writer structure
        impl crate::Writable for IACTR1_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IACTR1 to value 0
        impl crate::Resettable for IACTR1_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///IACTR2 (rw) register accessor: an alias for `Reg<IACTR2_SPEC>`
    pub type IACTR2 = crate::Reg<iactr2::IACTR2_SPEC>;
    ///Interrupt ACTIVE Register
    pub mod iactr2 {
        ///Register `IACTR2` reader
        pub struct R(crate::R<IACTR2_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<IACTR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<IACTR2_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<IACTR2_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `IACTR2` writer
        pub struct W(crate::W<IACTR2_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<IACTR2_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<IACTR2_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<IACTR2_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `IACTS` reader - IACTS
        pub type IACTS_R = crate::FieldReader<u32, u32>;
        ///Field `IACTS` writer - IACTS
        pub type IACTS_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, IACTR2_SPEC, u32, u32, 28, O>;
        impl R {
            ///Bits 0:27 - IACTS
            #[inline(always)]
            pub fn iacts(&self) -> IACTS_R {
                IACTS_R::new(self.bits & 0x0fff_ffff)
            }
        }
        impl W {
            ///Bits 0:27 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts(&mut self) -> IACTS_W<0> {
                IACTS_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Interrupt ACTIVE Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [iactr2](index.html) module
        pub struct IACTR2_SPEC;
        impl crate::RegisterSpec for IACTR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [iactr2::R](R) reader structure
        impl crate::Readable for IACTR2_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [iactr2::W](W) writer structure
        impl crate::Writable for IACTR2_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets IACTR2 to value 0
        impl crate::Resettable for IACTR2_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///SCTLR (rw) register accessor: an alias for `Reg<SCTLR_SPEC>`
    pub type SCTLR = crate::Reg<sctlr::SCTLR_SPEC>;
    ///System Control Register
    pub mod sctlr {
        ///Register `SCTLR` reader
        pub struct R(crate::R<SCTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<SCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<SCTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<SCTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `SCTLR` writer
        pub struct W(crate::W<SCTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<SCTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<SCTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<SCTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `SLEEPONEXIT` reader - SLEEPONEXIT
        pub type SLEEPONEXIT_R = crate::BitReader<bool>;
        ///Field `SLEEPONEXIT` writer - SLEEPONEXIT
        pub type SLEEPONEXIT_W<'a, const O: u8> = crate::BitWriter<'a, u32, SCTLR_SPEC, bool, O>;
        ///Field `SLEEPDEEP` reader - SLEEPDEEP
        pub type SLEEPDEEP_R = crate::BitReader<bool>;
        ///Field `SLEEPDEEP` writer - SLEEPDEEP
        pub type SLEEPDEEP_W<'a, const O: u8> = crate::BitWriter<'a, u32, SCTLR_SPEC, bool, O>;
        ///Field `WFITOWFE` reader - WFITOWFE
        pub type WFITOWFE_R = crate::BitReader<bool>;
        ///Field `WFITOWFE` writer - WFITOWFE
        pub type WFITOWFE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SCTLR_SPEC, bool, O>;
        ///Field `SEVONPEND` reader - SEVONPEND
        pub type SEVONPEND_R = crate::BitReader<bool>;
        ///Field `SEVONPEND` writer - SEVONPEND
        pub type SEVONPEND_W<'a, const O: u8> = crate::BitWriter<'a, u32, SCTLR_SPEC, bool, O>;
        ///Field `SETEVENT` reader - SETEVENT
        pub type SETEVENT_R = crate::BitReader<bool>;
        ///Field `SETEVENT` writer - SETEVENT
        pub type SETEVENT_W<'a, const O: u8> = crate::BitWriter<'a, u32, SCTLR_SPEC, bool, O>;
        impl R {
            ///Bit 1 - SLEEPONEXIT
            #[inline(always)]
            pub fn sleeponexit(&self) -> SLEEPONEXIT_R {
                SLEEPONEXIT_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - SLEEPDEEP
            #[inline(always)]
            pub fn sleepdeep(&self) -> SLEEPDEEP_R {
                SLEEPDEEP_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - WFITOWFE
            #[inline(always)]
            pub fn wfitowfe(&self) -> WFITOWFE_R {
                WFITOWFE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - SEVONPEND
            #[inline(always)]
            pub fn sevonpend(&self) -> SEVONPEND_R {
                SEVONPEND_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - SETEVENT
            #[inline(always)]
            pub fn setevent(&self) -> SETEVENT_R {
                SETEVENT_R::new(((self.bits >> 5) & 1) != 0)
            }
        }
        impl W {
            ///Bit 1 - SLEEPONEXIT
            #[inline(always)]
            #[must_use]
            pub fn sleeponexit(&mut self) -> SLEEPONEXIT_W<1> {
                SLEEPONEXIT_W::new(self)
            }
            ///Bit 2 - SLEEPDEEP
            #[inline(always)]
            #[must_use]
            pub fn sleepdeep(&mut self) -> SLEEPDEEP_W<2> {
                SLEEPDEEP_W::new(self)
            }
            ///Bit 3 - WFITOWFE
            #[inline(always)]
            #[must_use]
            pub fn wfitowfe(&mut self) -> WFITOWFE_W<3> {
                WFITOWFE_W::new(self)
            }
            ///Bit 4 - SEVONPEND
            #[inline(always)]
            #[must_use]
            pub fn sevonpend(&mut self) -> SEVONPEND_W<4> {
                SEVONPEND_W::new(self)
            }
            ///Bit 5 - SETEVENT
            #[inline(always)]
            #[must_use]
            pub fn setevent(&mut self) -> SETEVENT_W<5> {
                SETEVENT_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///System Control Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [sctlr](index.html) module
        pub struct SCTLR_SPEC;
        impl crate::RegisterSpec for SCTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [sctlr::R](R) reader structure
        impl crate::Readable for SCTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [sctlr::W](W) writer structure
        impl crate::Writable for SCTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets SCTLR to value 0
        impl crate::Resettable for SCTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///STK_CTLR (rw) register accessor: an alias for `Reg<STK_CTLR_SPEC>`
    pub type STK_CTLR = crate::Reg<stk_ctlr::STK_CTLR_SPEC>;
    ///STK_CTLR Register
    pub mod stk_ctlr {
        ///Register `STK_CTLR` reader
        pub struct R(crate::R<STK_CTLR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<STK_CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<STK_CTLR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<STK_CTLR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `STK_CTLR` writer
        pub struct W(crate::W<STK_CTLR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<STK_CTLR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<STK_CTLR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<STK_CTLR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `STE` reader - STE
        pub type STE_R = crate::FieldReader<u32, u32>;
        ///Field `STE` writer - STE
        pub type STE_W<'a, const O: u8> =
            crate::FieldWriter<'a, u32, STK_CTLR_SPEC, u32, u32, 28, O>;
        impl R {
            ///Bits 0:27 - STE
            #[inline(always)]
            pub fn ste(&self) -> STE_R {
                STE_R::new(self.bits & 0x0fff_ffff)
            }
        }
        impl W {
            ///Bits 0:27 - STE
            #[inline(always)]
            #[must_use]
            pub fn ste(&mut self) -> STE_W<0> {
                STE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///STK_CTLR Register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [stk_ctlr](index.html) module
        pub struct STK_CTLR_SPEC;
        impl crate::RegisterSpec for STK_CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [stk_ctlr::R](R) reader structure
        impl crate::Readable for STK_CTLR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [stk_ctlr::W](W) writer structure
        impl crate::Writable for STK_CTLR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets STK_CTLR to value 0
        impl crate::Resettable for STK_CTLR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
///Universal serial bus full-speed device interface
pub struct USBD {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for USBD {}
impl USBD {
    ///Pointer to the register block
    pub const PTR: *const usbd::RegisterBlock = 0x4000_5c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const usbd::RegisterBlock {
        Self::PTR
    }
}
impl Deref for USBD {
    type Target = usbd::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for USBD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USBD").finish()
    }
}
///Universal serial bus full-speed device interface
pub mod usbd {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ///0x00 - endpoint 0 register
        pub ep0r: EP0R,
        _reserved1: [u8; 0x02],
        ///0x04 - endpoint 1 register
        pub ep1r: EP1R,
        _reserved2: [u8; 0x02],
        ///0x08 - endpoint 2 register
        pub ep2r: EP2R,
        _reserved3: [u8; 0x02],
        ///0x0c - endpoint 3 register
        pub ep3r: EP3R,
        _reserved4: [u8; 0x02],
        ///0x10 - endpoint 4 register
        pub ep4r: EP4R,
        _reserved5: [u8; 0x02],
        ///0x14 - endpoint 5 register
        pub ep5r: EP5R,
        _reserved6: [u8; 0x02],
        ///0x18 - endpoint 6 register
        pub ep6r: EP6R,
        _reserved7: [u8; 0x02],
        ///0x1c - endpoint 7 register
        pub ep7r: EP7R,
        _reserved8: [u8; 0x22],
        ///0x40 - control register
        pub cntr: CNTR,
        _reserved9: [u8; 0x02],
        ///0x44 - interrupt status register
        pub istr: ISTR,
        _reserved10: [u8; 0x02],
        ///0x48 - frame number register
        pub fnr: FNR,
        _reserved11: [u8; 0x02],
        ///0x4c - device address
        pub daddr: DADDR,
        _reserved12: [u8; 0x02],
        ///0x50 - Buffer table address
        pub btable: BTABLE,
    }
    ///EP0R (rw) register accessor: an alias for `Reg<EP0R_SPEC>`
    pub type EP0R = crate::Reg<ep0r::EP0R_SPEC>;
    ///endpoint 0 register
    pub mod ep0r {
        ///Register `EP0R` reader
        pub struct R(crate::R<EP0R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP0R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP0R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP0R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP0R` writer
        pub struct W(crate::W<EP0R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP0R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP0R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP0R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP0R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP0R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP0R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP0R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP0R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP0R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP0R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP0R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP0R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP0R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 0 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep0r](index.html) module
        pub struct EP0R_SPEC;
        impl crate::RegisterSpec for EP0R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep0r::R](R) reader structure
        impl crate::Readable for EP0R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep0r::W](W) writer structure
        impl crate::Writable for EP0R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP0R to value 0
        impl crate::Resettable for EP0R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP1R (rw) register accessor: an alias for `Reg<EP1R_SPEC>`
    pub type EP1R = crate::Reg<ep1r::EP1R_SPEC>;
    ///endpoint 1 register
    pub mod ep1r {
        ///Register `EP1R` reader
        pub struct R(crate::R<EP1R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP1R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP1R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP1R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP1R` writer
        pub struct W(crate::W<EP1R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP1R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP1R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP1R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP1R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP1R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP1R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP1R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP1R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP1R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP1R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP1R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP1R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP1R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 1 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep1r](index.html) module
        pub struct EP1R_SPEC;
        impl crate::RegisterSpec for EP1R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep1r::R](R) reader structure
        impl crate::Readable for EP1R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep1r::W](W) writer structure
        impl crate::Writable for EP1R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP1R to value 0
        impl crate::Resettable for EP1R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP2R (rw) register accessor: an alias for `Reg<EP2R_SPEC>`
    pub type EP2R = crate::Reg<ep2r::EP2R_SPEC>;
    ///endpoint 2 register
    pub mod ep2r {
        ///Register `EP2R` reader
        pub struct R(crate::R<EP2R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP2R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP2R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP2R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP2R` writer
        pub struct W(crate::W<EP2R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP2R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP2R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP2R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP2R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP2R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP2R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP2R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP2R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP2R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP2R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP2R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP2R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP2R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 2 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep2r](index.html) module
        pub struct EP2R_SPEC;
        impl crate::RegisterSpec for EP2R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep2r::R](R) reader structure
        impl crate::Readable for EP2R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep2r::W](W) writer structure
        impl crate::Writable for EP2R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP2R to value 0
        impl crate::Resettable for EP2R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP3R (rw) register accessor: an alias for `Reg<EP3R_SPEC>`
    pub type EP3R = crate::Reg<ep3r::EP3R_SPEC>;
    ///endpoint 3 register
    pub mod ep3r {
        ///Register `EP3R` reader
        pub struct R(crate::R<EP3R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP3R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP3R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP3R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP3R` writer
        pub struct W(crate::W<EP3R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP3R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP3R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP3R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP3R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP3R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP3R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP3R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP3R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP3R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP3R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP3R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP3R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP3R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 3 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep3r](index.html) module
        pub struct EP3R_SPEC;
        impl crate::RegisterSpec for EP3R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep3r::R](R) reader structure
        impl crate::Readable for EP3R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep3r::W](W) writer structure
        impl crate::Writable for EP3R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP3R to value 0
        impl crate::Resettable for EP3R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP4R (rw) register accessor: an alias for `Reg<EP4R_SPEC>`
    pub type EP4R = crate::Reg<ep4r::EP4R_SPEC>;
    ///endpoint 4 register
    pub mod ep4r {
        ///Register `EP4R` reader
        pub struct R(crate::R<EP4R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP4R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP4R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP4R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP4R` writer
        pub struct W(crate::W<EP4R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP4R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP4R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP4R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP4R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP4R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP4R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP4R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP4R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP4R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP4R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP4R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP4R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP4R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 4 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep4r](index.html) module
        pub struct EP4R_SPEC;
        impl crate::RegisterSpec for EP4R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep4r::R](R) reader structure
        impl crate::Readable for EP4R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep4r::W](W) writer structure
        impl crate::Writable for EP4R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP4R to value 0
        impl crate::Resettable for EP4R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP5R (rw) register accessor: an alias for `Reg<EP5R_SPEC>`
    pub type EP5R = crate::Reg<ep5r::EP5R_SPEC>;
    ///endpoint 5 register
    pub mod ep5r {
        ///Register `EP5R` reader
        pub struct R(crate::R<EP5R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP5R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP5R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP5R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP5R` writer
        pub struct W(crate::W<EP5R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP5R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP5R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP5R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP5R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP5R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP5R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP5R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP5R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP5R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP5R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP5R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP5R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP5R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 5 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep5r](index.html) module
        pub struct EP5R_SPEC;
        impl crate::RegisterSpec for EP5R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep5r::R](R) reader structure
        impl crate::Readable for EP5R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep5r::W](W) writer structure
        impl crate::Writable for EP5R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP5R to value 0
        impl crate::Resettable for EP5R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP6R (rw) register accessor: an alias for `Reg<EP6R_SPEC>`
    pub type EP6R = crate::Reg<ep6r::EP6R_SPEC>;
    ///endpoint 6 register
    pub mod ep6r {
        ///Register `EP6R` reader
        pub struct R(crate::R<EP6R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP6R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP6R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP6R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP6R` writer
        pub struct W(crate::W<EP6R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP6R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP6R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP6R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP6R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP6R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP6R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP6R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP6R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP6R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP6R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP6R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP6R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP6R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 6 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep6r](index.html) module
        pub struct EP6R_SPEC;
        impl crate::RegisterSpec for EP6R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep6r::R](R) reader structure
        impl crate::Readable for EP6R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep6r::W](W) writer structure
        impl crate::Writable for EP6R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP6R to value 0
        impl crate::Resettable for EP6R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///EP7R (rw) register accessor: an alias for `Reg<EP7R_SPEC>`
    pub type EP7R = crate::Reg<ep7r::EP7R_SPEC>;
    ///endpoint 7 register
    pub mod ep7r {
        ///Register `EP7R` reader
        pub struct R(crate::R<EP7R_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<EP7R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<EP7R_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<EP7R_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `EP7R` writer
        pub struct W(crate::W<EP7R_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<EP7R_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<EP7R_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<EP7R_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EA` reader - Endpoint address
        pub type EA_R = crate::FieldReader<u8, u8>;
        ///Field `EA` writer - Endpoint address
        pub type EA_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP7R_SPEC, u8, u8, 4, O>;
        ///Field `STAT_TX` reader - Status bits, for transmission transfers
        pub type STAT_TX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_TX` writer - Status bits, for transmission transfers
        pub type STAT_TX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP7R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_TX` reader - Data Toggle, for transmission transfers
        pub type DTOG_TX_R = crate::BitReader<bool>;
        ///Field `DTOG_TX` writer - Data Toggle, for transmission transfers
        pub type DTOG_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP7R_SPEC, bool, O>;
        ///Field `CTR_TX` reader - Correct Transfer for transmission
        pub type CTR_TX_R = crate::BitReader<bool>;
        ///Field `CTR_TX` writer - Correct Transfer for transmission
        pub type CTR_TX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP7R_SPEC, bool, O>;
        ///Field `EP_KIND` reader - Endpoint kind
        pub type EP_KIND_R = crate::BitReader<bool>;
        ///Field `EP_KIND` writer - Endpoint kind
        pub type EP_KIND_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP7R_SPEC, bool, O>;
        ///Field `EP_TYPE` reader - Endpoint type
        pub type EP_TYPE_R = crate::FieldReader<u8, u8>;
        ///Field `EP_TYPE` writer - Endpoint type
        pub type EP_TYPE_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP7R_SPEC, u8, u8, 2, O>;
        ///Field `SETUP` reader - Setup transaction completed
        pub type SETUP_R = crate::BitReader<bool>;
        ///Field `SETUP` writer - Setup transaction completed
        pub type SETUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP7R_SPEC, bool, O>;
        ///Field `STAT_RX` reader - Status bits, for reception transfers
        pub type STAT_RX_R = crate::FieldReader<u8, u8>;
        ///Field `STAT_RX` writer - Status bits, for reception transfers
        pub type STAT_RX_W<'a, const O: u8> = crate::FieldWriter<'a, u16, EP7R_SPEC, u8, u8, 2, O>;
        ///Field `DTOG_RX` reader - Data Toggle, for reception transfers
        pub type DTOG_RX_R = crate::BitReader<bool>;
        ///Field `DTOG_RX` writer - Data Toggle, for reception transfers
        pub type DTOG_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP7R_SPEC, bool, O>;
        ///Field `CTR_RX` reader - Correct transfer for reception
        pub type CTR_RX_R = crate::BitReader<bool>;
        ///Field `CTR_RX` writer - Correct transfer for reception
        pub type CTR_RX_W<'a, const O: u8> = crate::BitWriter<'a, u16, EP7R_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            pub fn ea(&self) -> EA_R {
                EA_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            pub fn stat_tx(&self) -> STAT_TX_R {
                STAT_TX_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            pub fn dtog_tx(&self) -> DTOG_TX_R {
                DTOG_TX_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            pub fn ctr_tx(&self) -> CTR_TX_R {
                CTR_TX_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            pub fn ep_kind(&self) -> EP_KIND_R {
                EP_KIND_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            pub fn ep_type(&self) -> EP_TYPE_R {
                EP_TYPE_R::new(((self.bits >> 9) & 3) as u8)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            pub fn setup(&self) -> SETUP_R {
                SETUP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            pub fn stat_rx(&self) -> STAT_RX_R {
                STAT_RX_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            pub fn dtog_rx(&self) -> DTOG_RX_R {
                DTOG_RX_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            pub fn ctr_rx(&self) -> CTR_RX_R {
                CTR_RX_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint address
            #[inline(always)]
            #[must_use]
            pub fn ea(&mut self) -> EA_W<0> {
                EA_W::new(self)
            }
            ///Bits 4:5 - Status bits, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_tx(&mut self) -> STAT_TX_W<4> {
                STAT_TX_W::new(self)
            }
            ///Bit 6 - Data Toggle, for transmission transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_tx(&mut self) -> DTOG_TX_W<6> {
                DTOG_TX_W::new(self)
            }
            ///Bit 7 - Correct Transfer for transmission
            #[inline(always)]
            #[must_use]
            pub fn ctr_tx(&mut self) -> CTR_TX_W<7> {
                CTR_TX_W::new(self)
            }
            ///Bit 8 - Endpoint kind
            #[inline(always)]
            #[must_use]
            pub fn ep_kind(&mut self) -> EP_KIND_W<8> {
                EP_KIND_W::new(self)
            }
            ///Bits 9:10 - Endpoint type
            #[inline(always)]
            #[must_use]
            pub fn ep_type(&mut self) -> EP_TYPE_W<9> {
                EP_TYPE_W::new(self)
            }
            ///Bit 11 - Setup transaction completed
            #[inline(always)]
            #[must_use]
            pub fn setup(&mut self) -> SETUP_W<11> {
                SETUP_W::new(self)
            }
            ///Bits 12:13 - Status bits, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn stat_rx(&mut self) -> STAT_RX_W<12> {
                STAT_RX_W::new(self)
            }
            ///Bit 14 - Data Toggle, for reception transfers
            #[inline(always)]
            #[must_use]
            pub fn dtog_rx(&mut self) -> DTOG_RX_W<14> {
                DTOG_RX_W::new(self)
            }
            ///Bit 15 - Correct transfer for reception
            #[inline(always)]
            #[must_use]
            pub fn ctr_rx(&mut self) -> CTR_RX_W<15> {
                CTR_RX_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///endpoint 7 register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [ep7r](index.html) module
        pub struct EP7R_SPEC;
        impl crate::RegisterSpec for EP7R_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [ep7r::R](R) reader structure
        impl crate::Readable for EP7R_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [ep7r::W](W) writer structure
        impl crate::Writable for EP7R_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets EP7R to value 0
        impl crate::Resettable for EP7R_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///CNTR (rw) register accessor: an alias for `Reg<CNTR_SPEC>`
    pub type CNTR = crate::Reg<cntr::CNTR_SPEC>;
    ///control register
    pub mod cntr {
        ///Register `CNTR` reader
        pub struct R(crate::R<CNTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<CNTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<CNTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<CNTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `CNTR` writer
        pub struct W(crate::W<CNTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<CNTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<CNTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<CNTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `FRES` reader - Force USB Reset
        pub type FRES_R = crate::BitReader<bool>;
        ///Field `FRES` writer - Force USB Reset
        pub type FRES_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `PDWN` reader - Power down
        pub type PDWN_R = crate::BitReader<bool>;
        ///Field `PDWN` writer - Power down
        pub type PDWN_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `LPMODE` reader - Low-power mode
        pub type LPMODE_R = crate::BitReader<bool>;
        ///Field `LPMODE` writer - Low-power mode
        pub type LPMODE_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `FSUSP` reader - Force suspend
        pub type FSUSP_R = crate::BitReader<bool>;
        ///Field `FSUSP` writer - Force suspend
        pub type FSUSP_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `RESUME` reader - Resume request
        pub type RESUME_R = crate::BitReader<bool>;
        ///Field `RESUME` writer - Resume request
        pub type RESUME_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `ESOFM` reader - Expected start of frame interrupt mask
        pub type ESOFM_R = crate::BitReader<bool>;
        ///Field `ESOFM` writer - Expected start of frame interrupt mask
        pub type ESOFM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `SOFM` reader - Start of frame interrupt mask
        pub type SOFM_R = crate::BitReader<bool>;
        ///Field `SOFM` writer - Start of frame interrupt mask
        pub type SOFM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `RESETM` reader - USB reset interrupt mask
        pub type RESETM_R = crate::BitReader<bool>;
        ///Field `RESETM` writer - USB reset interrupt mask
        pub type RESETM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `SUSPM` reader - Suspend mode interrupt mask
        pub type SUSPM_R = crate::BitReader<bool>;
        ///Field `SUSPM` writer - Suspend mode interrupt mask
        pub type SUSPM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `WKUPM` reader - Wakeup interrupt mask
        pub type WKUPM_R = crate::BitReader<bool>;
        ///Field `WKUPM` writer - Wakeup interrupt mask
        pub type WKUPM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `ERRM` reader - Error interrupt mask
        pub type ERRM_R = crate::BitReader<bool>;
        ///Field `ERRM` writer - Error interrupt mask
        pub type ERRM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `PMAOVRM` reader - Packet memory area over / underrun interrupt mask
        pub type PMAOVRM_R = crate::BitReader<bool>;
        ///Field `PMAOVRM` writer - Packet memory area over / underrun interrupt mask
        pub type PMAOVRM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        ///Field `CTRM` reader - Correct transfer interrupt mask
        pub type CTRM_R = crate::BitReader<bool>;
        ///Field `CTRM` writer - Correct transfer interrupt mask
        pub type CTRM_W<'a, const O: u8> = crate::BitWriter<'a, u16, CNTR_SPEC, bool, O>;
        impl R {
            ///Bit 0 - Force USB Reset
            #[inline(always)]
            pub fn fres(&self) -> FRES_R {
                FRES_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Power down
            #[inline(always)]
            pub fn pdwn(&self) -> PDWN_R {
                PDWN_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Low-power mode
            #[inline(always)]
            pub fn lpmode(&self) -> LPMODE_R {
                LPMODE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Force suspend
            #[inline(always)]
            pub fn fsusp(&self) -> FSUSP_R {
                FSUSP_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Resume request
            #[inline(always)]
            pub fn resume(&self) -> RESUME_R {
                RESUME_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 8 - Expected start of frame interrupt mask
            #[inline(always)]
            pub fn esofm(&self) -> ESOFM_R {
                ESOFM_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Start of frame interrupt mask
            #[inline(always)]
            pub fn sofm(&self) -> SOFM_R {
                SOFM_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - USB reset interrupt mask
            #[inline(always)]
            pub fn resetm(&self) -> RESETM_R {
                RESETM_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Suspend mode interrupt mask
            #[inline(always)]
            pub fn suspm(&self) -> SUSPM_R {
                SUSPM_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Wakeup interrupt mask
            #[inline(always)]
            pub fn wkupm(&self) -> WKUPM_R {
                WKUPM_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Error interrupt mask
            #[inline(always)]
            pub fn errm(&self) -> ERRM_R {
                ERRM_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Packet memory area over / underrun interrupt mask
            #[inline(always)]
            pub fn pmaovrm(&self) -> PMAOVRM_R {
                PMAOVRM_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer interrupt mask
            #[inline(always)]
            pub fn ctrm(&self) -> CTRM_R {
                CTRM_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Force USB Reset
            #[inline(always)]
            #[must_use]
            pub fn fres(&mut self) -> FRES_W<0> {
                FRES_W::new(self)
            }
            ///Bit 1 - Power down
            #[inline(always)]
            #[must_use]
            pub fn pdwn(&mut self) -> PDWN_W<1> {
                PDWN_W::new(self)
            }
            ///Bit 2 - Low-power mode
            #[inline(always)]
            #[must_use]
            pub fn lpmode(&mut self) -> LPMODE_W<2> {
                LPMODE_W::new(self)
            }
            ///Bit 3 - Force suspend
            #[inline(always)]
            #[must_use]
            pub fn fsusp(&mut self) -> FSUSP_W<3> {
                FSUSP_W::new(self)
            }
            ///Bit 4 - Resume request
            #[inline(always)]
            #[must_use]
            pub fn resume(&mut self) -> RESUME_W<4> {
                RESUME_W::new(self)
            }
            ///Bit 8 - Expected start of frame interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn esofm(&mut self) -> ESOFM_W<8> {
                ESOFM_W::new(self)
            }
            ///Bit 9 - Start of frame interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn sofm(&mut self) -> SOFM_W<9> {
                SOFM_W::new(self)
            }
            ///Bit 10 - USB reset interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn resetm(&mut self) -> RESETM_W<10> {
                RESETM_W::new(self)
            }
            ///Bit 11 - Suspend mode interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn suspm(&mut self) -> SUSPM_W<11> {
                SUSPM_W::new(self)
            }
            ///Bit 12 - Wakeup interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn wkupm(&mut self) -> WKUPM_W<12> {
                WKUPM_W::new(self)
            }
            ///Bit 13 - Error interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn errm(&mut self) -> ERRM_W<13> {
                ERRM_W::new(self)
            }
            ///Bit 14 - Packet memory area over / underrun interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn pmaovrm(&mut self) -> PMAOVRM_W<14> {
                PMAOVRM_W::new(self)
            }
            ///Bit 15 - Correct transfer interrupt mask
            #[inline(always)]
            #[must_use]
            pub fn ctrm(&mut self) -> CTRM_W<15> {
                CTRM_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///control register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [cntr](index.html) module
        pub struct CNTR_SPEC;
        impl crate::RegisterSpec for CNTR_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [cntr::R](R) reader structure
        impl crate::Readable for CNTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [cntr::W](W) writer structure
        impl crate::Writable for CNTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets CNTR to value 0x03
        impl crate::Resettable for CNTR_SPEC {
            const RESET_VALUE: Self::Ux = 0x03;
        }
    }
    ///ISTR (rw) register accessor: an alias for `Reg<ISTR_SPEC>`
    pub type ISTR = crate::Reg<istr::ISTR_SPEC>;
    ///interrupt status register
    pub mod istr {
        ///Register `ISTR` reader
        pub struct R(crate::R<ISTR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<ISTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<ISTR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<ISTR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `ISTR` writer
        pub struct W(crate::W<ISTR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<ISTR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<ISTR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<ISTR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `EP_ID` reader - Endpoint Identifier
        pub type EP_ID_R = crate::FieldReader<u8, u8>;
        ///Field `EP_ID` writer - Endpoint Identifier
        pub type EP_ID_W<'a, const O: u8> = crate::FieldWriter<'a, u16, ISTR_SPEC, u8, u8, 4, O>;
        ///Field `DIR` reader - Direction of transaction
        pub type DIR_R = crate::BitReader<bool>;
        ///Field `DIR` writer - Direction of transaction
        pub type DIR_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `ESOF` reader - Expected start frame
        pub type ESOF_R = crate::BitReader<bool>;
        ///Field `ESOF` writer - Expected start frame
        pub type ESOF_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `SOF` reader - start of frame
        pub type SOF_R = crate::BitReader<bool>;
        ///Field `SOF` writer - start of frame
        pub type SOF_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `RESET` reader - reset request
        pub type RESET_R = crate::BitReader<bool>;
        ///Field `RESET` writer - reset request
        pub type RESET_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `SUSP` reader - Suspend mode request
        pub type SUSP_R = crate::BitReader<bool>;
        ///Field `SUSP` writer - Suspend mode request
        pub type SUSP_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `WKUP` reader - Wakeup
        pub type WKUP_R = crate::BitReader<bool>;
        ///Field `WKUP` writer - Wakeup
        pub type WKUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `ERR` reader - Error
        pub type ERR_R = crate::BitReader<bool>;
        ///Field `ERR` writer - Error
        pub type ERR_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `PMAOVR` reader - Packet memory area over / underrun
        pub type PMAOVR_R = crate::BitReader<bool>;
        ///Field `PMAOVR` writer - Packet memory area over / underrun
        pub type PMAOVR_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        ///Field `CTR` reader - Correct transfer
        pub type CTR_R = crate::BitReader<bool>;
        ///Field `CTR` writer - Correct transfer
        pub type CTR_W<'a, const O: u8> = crate::BitWriter<'a, u16, ISTR_SPEC, bool, O>;
        impl R {
            ///Bits 0:3 - Endpoint Identifier
            #[inline(always)]
            pub fn ep_id(&self) -> EP_ID_R {
                EP_ID_R::new((self.bits & 0x0f) as u8)
            }
            ///Bit 4 - Direction of transaction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 8 - Expected start frame
            #[inline(always)]
            pub fn esof(&self) -> ESOF_R {
                ESOF_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - start of frame
            #[inline(always)]
            pub fn sof(&self) -> SOF_R {
                SOF_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - reset request
            #[inline(always)]
            pub fn reset(&self) -> RESET_R {
                RESET_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Suspend mode request
            #[inline(always)]
            pub fn susp(&self) -> SUSP_R {
                SUSP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Wakeup
            #[inline(always)]
            pub fn wkup(&self) -> WKUP_R {
                WKUP_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Error
            #[inline(always)]
            pub fn err(&self) -> ERR_R {
                ERR_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Packet memory area over / underrun
            #[inline(always)]
            pub fn pmaovr(&self) -> PMAOVR_R {
                PMAOVR_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Correct transfer
            #[inline(always)]
            pub fn ctr(&self) -> CTR_R {
                CTR_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Endpoint Identifier
            #[inline(always)]
            #[must_use]
            pub fn ep_id(&mut self) -> EP_ID_W<0> {
                EP_ID_W::new(self)
            }
            ///Bit 4 - Direction of transaction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<4> {
                DIR_W::new(self)
            }
            ///Bit 8 - Expected start frame
            #[inline(always)]
            #[must_use]
            pub fn esof(&mut self) -> ESOF_W<8> {
                ESOF_W::new(self)
            }
            ///Bit 9 - start of frame
            #[inline(always)]
            #[must_use]
            pub fn sof(&mut self) -> SOF_W<9> {
                SOF_W::new(self)
            }
            ///Bit 10 - reset request
            #[inline(always)]
            #[must_use]
            pub fn reset(&mut self) -> RESET_W<10> {
                RESET_W::new(self)
            }
            ///Bit 11 - Suspend mode request
            #[inline(always)]
            #[must_use]
            pub fn susp(&mut self) -> SUSP_W<11> {
                SUSP_W::new(self)
            }
            ///Bit 12 - Wakeup
            #[inline(always)]
            #[must_use]
            pub fn wkup(&mut self) -> WKUP_W<12> {
                WKUP_W::new(self)
            }
            ///Bit 13 - Error
            #[inline(always)]
            #[must_use]
            pub fn err(&mut self) -> ERR_W<13> {
                ERR_W::new(self)
            }
            ///Bit 14 - Packet memory area over / underrun
            #[inline(always)]
            #[must_use]
            pub fn pmaovr(&mut self) -> PMAOVR_W<14> {
                PMAOVR_W::new(self)
            }
            ///Bit 15 - Correct transfer
            #[inline(always)]
            #[must_use]
            pub fn ctr(&mut self) -> CTR_W<15> {
                CTR_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///interrupt status register
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [istr](index.html) module
        pub struct ISTR_SPEC;
        impl crate::RegisterSpec for ISTR_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [istr::R](R) reader structure
        impl crate::Readable for ISTR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [istr::W](W) writer structure
        impl crate::Writable for ISTR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets ISTR to value 0
        impl crate::Resettable for ISTR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///FNR (r) register accessor: an alias for `Reg<FNR_SPEC>`
    pub type FNR = crate::Reg<fnr::FNR_SPEC>;
    ///frame number register
    pub mod fnr {
        ///Register `FNR` reader
        pub struct R(crate::R<FNR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<FNR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<FNR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<FNR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Field `FN` reader - Frame number
        pub type FN_R = crate::FieldReader<u16, u16>;
        ///Field `LSOF` reader - Lost SOF
        pub type LSOF_R = crate::FieldReader<u8, u8>;
        ///Field `LCK` reader - Locked
        pub type LCK_R = crate::BitReader<bool>;
        ///Field `RXDM` reader - Receive data - line status
        pub type RXDM_R = crate::BitReader<bool>;
        ///Field `RXDP` reader - Receive data + line status
        pub type RXDP_R = crate::BitReader<bool>;
        impl R {
            ///Bits 0:10 - Frame number
            #[inline(always)]
            pub fn fn_(&self) -> FN_R {
                FN_R::new(self.bits & 0x07ff)
            }
            ///Bits 11:12 - Lost SOF
            #[inline(always)]
            pub fn lsof(&self) -> LSOF_R {
                LSOF_R::new(((self.bits >> 11) & 3) as u8)
            }
            ///Bit 13 - Locked
            #[inline(always)]
            pub fn lck(&self) -> LCK_R {
                LCK_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Receive data - line status
            #[inline(always)]
            pub fn rxdm(&self) -> RXDM_R {
                RXDM_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Receive data + line status
            #[inline(always)]
            pub fn rxdp(&self) -> RXDP_R {
                RXDP_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        ///frame number register
        ///
        ///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [fnr](index.html) module
        pub struct FNR_SPEC;
        impl crate::RegisterSpec for FNR_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [fnr::R](R) reader structure
        impl crate::Readable for FNR_SPEC {
            type Reader = R;
        }
        ///`reset()` method sets FNR to value 0
        impl crate::Resettable for FNR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///DADDR (rw) register accessor: an alias for `Reg<DADDR_SPEC>`
    pub type DADDR = crate::Reg<daddr::DADDR_SPEC>;
    ///device address
    pub mod daddr {
        ///Register `DADDR` reader
        pub struct R(crate::R<DADDR_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<DADDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<DADDR_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<DADDR_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `DADDR` writer
        pub struct W(crate::W<DADDR_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<DADDR_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<DADDR_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<DADDR_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `ADD` reader - Device address
        pub type ADD_R = crate::FieldReader<u8, u8>;
        ///Field `ADD` writer - Device address
        pub type ADD_W<'a, const O: u8> = crate::FieldWriter<'a, u16, DADDR_SPEC, u8, u8, 7, O>;
        ///Field `EF` reader - Enable function
        pub type EF_R = crate::BitReader<bool>;
        ///Field `EF` writer - Enable function
        pub type EF_W<'a, const O: u8> = crate::BitWriter<'a, u16, DADDR_SPEC, bool, O>;
        impl R {
            ///Bits 0:6 - Device address
            #[inline(always)]
            pub fn add(&self) -> ADD_R {
                ADD_R::new((self.bits & 0x7f) as u8)
            }
            ///Bit 7 - Enable function
            #[inline(always)]
            pub fn ef(&self) -> EF_R {
                EF_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - Device address
            #[inline(always)]
            #[must_use]
            pub fn add(&mut self) -> ADD_W<0> {
                ADD_W::new(self)
            }
            ///Bit 7 - Enable function
            #[inline(always)]
            #[must_use]
            pub fn ef(&mut self) -> EF_W<7> {
                EF_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///device address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [daddr](index.html) module
        pub struct DADDR_SPEC;
        impl crate::RegisterSpec for DADDR_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [daddr::R](R) reader structure
        impl crate::Readable for DADDR_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [daddr::W](W) writer structure
        impl crate::Writable for DADDR_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets DADDR to value 0
        impl crate::Resettable for DADDR_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
    ///BTABLE (rw) register accessor: an alias for `Reg<BTABLE_SPEC>`
    pub type BTABLE = crate::Reg<btable::BTABLE_SPEC>;
    ///Buffer table address
    pub mod btable {
        ///Register `BTABLE` reader
        pub struct R(crate::R<BTABLE_SPEC>);
        impl core::ops::Deref for R {
            type Target = crate::R<BTABLE_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl From<crate::R<BTABLE_SPEC>> for R {
            #[inline(always)]
            fn from(reader: crate::R<BTABLE_SPEC>) -> Self {
                R(reader)
            }
        }
        ///Register `BTABLE` writer
        pub struct W(crate::W<BTABLE_SPEC>);
        impl core::ops::Deref for W {
            type Target = crate::W<BTABLE_SPEC>;
            #[inline(always)]
            fn deref(&self) -> &Self::Target {
                &self.0
            }
        }
        impl core::ops::DerefMut for W {
            #[inline(always)]
            fn deref_mut(&mut self) -> &mut Self::Target {
                &mut self.0
            }
        }
        impl From<crate::W<BTABLE_SPEC>> for W {
            #[inline(always)]
            fn from(writer: crate::W<BTABLE_SPEC>) -> Self {
                W(writer)
            }
        }
        ///Field `BTABLE` reader - Buffer table
        pub type BTABLE_R = crate::FieldReader<u16, u16>;
        ///Field `BTABLE` writer - Buffer table
        pub type BTABLE_W<'a, const O: u8> =
            crate::FieldWriter<'a, u16, BTABLE_SPEC, u16, u16, 13, O>;
        impl R {
            ///Bits 3:15 - Buffer table
            #[inline(always)]
            pub fn btable(&self) -> BTABLE_R {
                BTABLE_R::new((self.bits >> 3) & 0x1fff)
            }
        }
        impl W {
            ///Bits 3:15 - Buffer table
            #[inline(always)]
            #[must_use]
            pub fn btable(&mut self) -> BTABLE_W<3> {
                BTABLE_W::new(self)
            }
            ///Writes raw bits to the register.
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
                self.0.bits(bits);
                self
            }
        }
        ///Buffer table address
        ///
        ///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        ///
        ///For information about available fields see [btable](index.html) module
        pub struct BTABLE_SPEC;
        impl crate::RegisterSpec for BTABLE_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [btable::R](R) reader structure
        impl crate::Readable for BTABLE_SPEC {
            type Reader = R;
        }
        ///`write(|w| ..)` method takes [btable::W](W) writer structure
        impl crate::Writable for BTABLE_SPEC {
            type Writer = W;
            const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
        }
        ///`reset()` method sets BTABLE to value 0
        impl crate::Resettable for BTABLE_SPEC {
            const RESET_VALUE: Self::Ux = 0;
        }
    }
}
#[no_mangle]
static mut DEVICE_PERIPHERALS: bool = false;
/// All the peripherals.
#[allow(non_snake_case)]
pub struct Peripherals {
    ///PWR
    pub PWR: PWR,
    ///RCC
    pub RCC: RCC,
    ///EXTEND
    pub EXTEND: EXTEND,
    ///GPIOA
    pub GPIOA: GPIOA,
    ///GPIOB
    pub GPIOB: GPIOB,
    ///GPIOC
    pub GPIOC: GPIOC,
    ///GPIOD
    pub GPIOD: GPIOD,
    ///AFIO
    pub AFIO: AFIO,
    ///EXTI
    pub EXTI: EXTI,
    ///DMA
    pub DMA: DMA,
    ///RTC
    pub RTC: RTC,
    ///BKP
    pub BKP: BKP,
    ///IWDG
    pub IWDG: IWDG,
    ///WWDG
    pub WWDG: WWDG,
    ///TIM1
    pub TIM1: TIM1,
    ///TIM2
    pub TIM2: TIM2,
    ///TIM3
    pub TIM3: TIM3,
    ///TIM4
    pub TIM4: TIM4,
    ///I2C1
    pub I2C1: I2C1,
    ///I2C2
    pub I2C2: I2C2,
    ///SPI1
    pub SPI1: SPI1,
    ///SPI2
    pub SPI2: SPI2,
    ///USART1
    pub USART1: USART1,
    ///USART2
    pub USART2: USART2,
    ///USART3
    pub USART3: USART3,
    ///ADC
    pub ADC: ADC,
    ///DAC1
    pub DAC1: DAC1,
    ///DBG
    pub DBG: DBG,
    ///USBHD
    pub USBHD: USBHD,
    ///CRC
    pub CRC: CRC,
    ///FLASH
    pub FLASH: FLASH,
    ///PFIC
    pub PFIC: PFIC,
    ///USBD
    pub USBD: USBD,
}
impl Peripherals {
    /// Returns all the peripherals *once*.
    #[cfg(feature = "critical-section")]
    #[inline]
    pub fn take() -> Option<Self> {
        critical_section::with(|_| {
            if unsafe { DEVICE_PERIPHERALS } {
                return None;
            }
            Some(unsafe { Peripherals::steal() })
        })
    }
    /// Unchecked version of `Peripherals::take`.
    ///
    /// # Safety
    ///
    /// Each of the returned peripherals must be used at most once.
    #[inline]
    pub unsafe fn steal() -> Self {
        DEVICE_PERIPHERALS = true;
        Peripherals {
            PWR: PWR {
                _marker: PhantomData,
            },
            RCC: RCC {
                _marker: PhantomData,
            },
            EXTEND: EXTEND {
                _marker: PhantomData,
            },
            GPIOA: GPIOA {
                _marker: PhantomData,
            },
            GPIOB: GPIOB {
                _marker: PhantomData,
            },
            GPIOC: GPIOC {
                _marker: PhantomData,
            },
            GPIOD: GPIOD {
                _marker: PhantomData,
            },
            AFIO: AFIO {
                _marker: PhantomData,
            },
            EXTI: EXTI {
                _marker: PhantomData,
            },
            DMA: DMA {
                _marker: PhantomData,
            },
            RTC: RTC {
                _marker: PhantomData,
            },
            BKP: BKP {
                _marker: PhantomData,
            },
            IWDG: IWDG {
                _marker: PhantomData,
            },
            WWDG: WWDG {
                _marker: PhantomData,
            },
            TIM1: TIM1 {
                _marker: PhantomData,
            },
            TIM2: TIM2 {
                _marker: PhantomData,
            },
            TIM3: TIM3 {
                _marker: PhantomData,
            },
            TIM4: TIM4 {
                _marker: PhantomData,
            },
            I2C1: I2C1 {
                _marker: PhantomData,
            },
            I2C2: I2C2 {
                _marker: PhantomData,
            },
            SPI1: SPI1 {
                _marker: PhantomData,
            },
            SPI2: SPI2 {
                _marker: PhantomData,
            },
            USART1: USART1 {
                _marker: PhantomData,
            },
            USART2: USART2 {
                _marker: PhantomData,
            },
            USART3: USART3 {
                _marker: PhantomData,
            },
            ADC: ADC {
                _marker: PhantomData,
            },
            DAC1: DAC1 {
                _marker: PhantomData,
            },
            DBG: DBG {
                _marker: PhantomData,
            },
            USBHD: USBHD {
                _marker: PhantomData,
            },
            CRC: CRC {
                _marker: PhantomData,
            },
            FLASH: FLASH {
                _marker: PhantomData,
            },
            PFIC: PFIC {
                _marker: PhantomData,
            },
            USBD: USBD {
                _marker: PhantomData,
            },
        }
    }
}
