Copyright (c) 2025 Idkwat55 (Risikesvar G)

Permission is hereby granted, free of charge, to any individual obtaining a copy of this material, including but not limited to source code written in Verilog or any HDL, testbenches, simulation files, related documentation and related files of other types (collectively referred to as "the Work"), to use, copy, modify, and share the Work solely for non-commercial, personal, and educational purposes, under the following conditions:

1. Attribution:
   Any use of the Work must include clear and visible credit to the original author. This includes the author's name and a link to the original source or repository where the Work was obtained.

2. Non-Commercial Use Only:
   The Work may not be used, in whole or in part, for any commercial purpose. This includes, but is not limited to, incorporating it into commercial products, selling it as part of a service or IP core, or using it in research or development work that results in commercial gain or profit.

3. Permission for Commercial Use:
   Commercial use, redistribution, sublicensing, or integration into proprietary hardware or software platforms is strictly prohibited without explicit, written permission from the original author. Requests for permission may be sent to: [risikesvarg@gmail.com]

4. No Warranty:
   The Work is provided "as is", without any warranty or guarantee of any kind. The author makes no representations or warranties, express or implied, including but not limited to fitness for a particular purpose, correctness, or compatibility with any hardware or tools.

5. No Liability:
   The author shall not be held liable for any damages, losses, malfunctions, or adverse outcomes resulting from the use, misuse, or inability to use the Work, including but not limited to financial loss, hardware damage, data corruption, or time wasted debugging.

6. Indemnification:
   By using the Work, you agree to indemnify and hold the author harmless from any claims or disputes that arise from your use of the Work.


Use responsibly. You are entirely on your own if anything breaks.

