Classic Timing Analyzer report for Clock_on_FPGA
Tue Jun 06 22:02:44 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Setup: 'clk_in_100'
  8. Clock Setup: 'set'
  9. Clock Setup: 'switch[1]'
 10. Clock Setup: 'switch[0]'
 11. Clock Setup: 'state'
 12. Clock Hold: 'set'
 13. Clock Hold: 'switch[1]'
 14. Clock Hold: 'switch[0]'
 15. Clock Hold: 'state'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                            ; To                                                                              ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 28.000 ns                        ; ctr[1]                                                                          ; time_module:com_time_module|sig_clock_hour2[3]                                  ; --         ; set        ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 86.000 ns                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; alarm_ring                                                                      ; clk_in_100 ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 44.000 ns                        ; clk_in_100                                                                      ; alarm_ring                                                                      ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 30.000 ns                        ; set                                                                             ; time_module:com_time_module|counter_60:com_min|co                               ; --         ; clk_in_100 ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0]                       ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0]                       ; clk_in     ; clk_in     ; 0            ;
; Clock Setup: 'state'         ; N/A                                      ; None          ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state      ; 0            ;
; Clock Setup: 'switch[0]'     ; N/A                                      ; None          ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0]  ; 0            ;
; Clock Setup: 'switch[1]'     ; N/A                                      ; None          ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1]  ; 0            ;
; Clock Setup: 'set'           ; N/A                                      ; None          ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set        ; 0            ;
; Clock Setup: 'clk_in_100'    ; N/A                                      ; None          ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; clk_in_100 ; clk_in_100 ; 0            ;
; Clock Hold: 'set'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set        ; 45           ;
; Clock Hold: 'switch[1]'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1]  ; 45           ;
; Clock Hold: 'switch[0]'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0]  ; 45           ;
; Clock Hold: 'state'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state      ; 45           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                 ;                                                                                 ;            ;            ; 180          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM7128SLC84-15    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk_in_100      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; set             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; switch[1]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; switch[0]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; state           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                      ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 25.000 ns               ;
; N/A   ; 43.48 MHz ( period = 23.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 18.000 ns               ;
; N/A   ; 43.48 MHz ( period = 23.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 18.000 ns               ;
; N/A   ; 43.48 MHz ( period = 23.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 18.000 ns               ;
; N/A   ; 43.48 MHz ( period = 23.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 18.000 ns               ;
; N/A   ; 43.48 MHz ( period = 23.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 18.000 ns               ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ; clk_in   ; None                        ; None                      ; 17.000 ns               ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ; clk_in   ; None                        ; None                      ; 17.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ; clk_in   ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ; clk_in   ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ; clk_in   ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ; clk_in   ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in_100'                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                            ; To                                                                              ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|co                               ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_sec|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[4]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[6]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[5]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[7]                                               ; ctr_module:com_ctr_module|clk_out                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[1]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[1]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[0]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[4]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[6]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[5]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[7]                                               ; ctr_module:com_ctr_module|temp[2]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[4]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[4]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|temp[4]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[4]                                               ; ctr_module:com_ctr_module|temp[4]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|temp[4]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[3]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[3]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|temp[3]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|temp[3]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[4]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[6]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[5]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[7]                                               ; ctr_module:com_ctr_module|temp[6]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[4]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[6]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[5]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[7]                                               ; ctr_module:com_ctr_module|temp[5]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[1]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[0]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[2]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[4]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[3]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[6]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[5]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp[7]                                               ; ctr_module:com_ctr_module|temp[7]                                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_60:com_min|co                               ; time_module:com_time_module|counter_60:com_min|co                               ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[3]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[2]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[7]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[6]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[4]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[0]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[1]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; ctr_module:com_ctr_module|temp_3hz[5]                                           ; ctr_module:com_ctr_module|stop                                                  ; clk_in_100 ; clk_in_100 ; None                        ; None                      ; 8.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                 ;                                                                                 ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'set'                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                            ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|co                               ; time_module:com_time_module|counter_60:com_min|co                               ; set        ; set      ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'switch[1]'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                            ; To                                                                              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|co                               ; time_module:com_time_module|counter_60:com_min|co                               ; switch[1]  ; switch[1] ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'switch[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                            ; To                                                                              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|co                               ; time_module:com_time_module|counter_60:com_min|co                               ; switch[0]  ; switch[0] ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'state'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                            ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 45.45 MHz ( period = 22.000 ns ) ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_module:com_time_module|counter_60:com_min|co                               ; time_module:com_time_module|counter_60:com_min|co                               ; state      ; state    ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'set'                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                            ; To                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; set        ; set      ; None                       ; None                       ; 8.000 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'switch[1]'                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                            ; To                                                                              ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[1]  ; switch[1] ; None                       ; None                       ; 8.000 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'switch[0]'                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                            ; To                                                                              ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; switch[0]  ; switch[0] ; None                       ; None                       ; 8.000 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'state'                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                            ; To                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; state      ; state    ; None                       ; None                       ; 8.000 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+-------------+-----------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                        ; To Clock   ;
+-------+--------------+------------+-------------+-----------------------------------------------------------+------------+
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A   ; None         ; 28.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[0] ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[0] ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[0] ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[0] ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[1] ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[1] ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[1] ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[1] ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[2] ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[2] ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[2] ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[2] ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[3] ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[3] ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[3] ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A   ; None         ; 20.000 ns  ; ctr_time[3] ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A   ; None         ; 14.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ;
; N/A   ; None         ; 14.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ;
; N/A   ; None         ; 14.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ;
; N/A   ; None         ; 14.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ;
; N/A   ; None         ; 14.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ;
; N/A   ; None         ; 5.000 ns   ; clk_in_100  ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ;
; N/A   ; None         ; 4.000 ns   ; state       ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A   ; None         ; 4.000 ns   ; state       ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A   ; None         ; 4.000 ns   ; state       ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A   ; None         ; 4.000 ns   ; state       ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A   ; None         ; 4.000 ns   ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A   ; None         ; 4.000 ns   ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A   ; None         ; 4.000 ns   ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A   ; None         ; 4.000 ns   ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A   ; None         ; 4.000 ns   ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A   ; None         ; 4.000 ns   ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A   ; None         ; 4.000 ns   ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A   ; None         ; 4.000 ns   ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A   ; None         ; 4.000 ns   ; set         ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A   ; None         ; 4.000 ns   ; set         ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A   ; None         ; 4.000 ns   ; set         ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A   ; None         ; 4.000 ns   ; set         ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|co         ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]   ; clk_in_100 ;
; N/A   ; None         ; -5.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]   ; clk_in_100 ;
; N/A   ; None         ; -14.000 ns ; state       ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A   ; None         ; -14.000 ns ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A   ; None         ; -14.000 ns ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A   ; None         ; -14.000 ns ; set         ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
+-------+--------------+------------+-------------+-----------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                            ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 86.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 86.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 85.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 85.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 85.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 85.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 85.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 85.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 69.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 69.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 69.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 69.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 69.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 69.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 68.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; hour_lower[1]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; hour_upper[3]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; hour_upper[2]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; hour_upper[1]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; hour_upper[0]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; hour_lower[3]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; hour_lower[2]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 67.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; hour_lower[0]  ; clk_in_100 ;
; N/A                                     ; None                                                ; 60.000 ns  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]                       ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 60.000 ns  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4]                       ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 60.000 ns  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2]                       ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 60.000 ns  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1]                       ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 60.000 ns  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0]                       ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 60.000 ns  ; ctr_module:com_ctr_module|int[2]                                                ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 53.000 ns  ; ctr_module:com_ctr_module|int[0]                                                ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 53.000 ns  ; ctr_module:com_ctr_module|temp_3hz[2]                                           ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 53.000 ns  ; ctr_module:com_ctr_module|temp_3hz[0]                                           ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 53.000 ns  ; ctr_module:com_ctr_module|temp_3hz[1]                                           ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 53.000 ns  ; ctr_module:com_ctr_module|int[1]                                                ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 53.000 ns  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[5]                       ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 51.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; alarm_ring     ; switch[1]  ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; alarm_ring     ; switch[0]  ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; alarm_ring     ; state      ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; min_upper[3]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[2]                         ; min_upper[2]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[1]                         ; min_upper[1]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[0]                         ; min_upper[0]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[3]                         ; min_lower[3]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[2]                         ; min_lower[2]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[1]                         ; min_lower[1]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 50.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_l[0]                         ; min_lower[0]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; hour_lower[1]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; hour_lower[1]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; hour_lower[1]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[1] ; hour_lower[1]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; hour_upper[3]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; hour_upper[3]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; hour_upper[3]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[3]                        ; hour_upper[3]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; hour_upper[2]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; hour_upper[2]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; hour_upper[2]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[2]                        ; hour_upper[2]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; hour_upper[1]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; hour_upper[1]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; hour_upper[1]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[1]                        ; hour_upper[1]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; hour_upper[0]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; hour_upper[0]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; hour_upper[0]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|cnt_h[0]                        ; hour_upper[0]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; hour_lower[3]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; hour_lower[3]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; hour_lower[3]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[3] ; hour_lower[3]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; hour_lower[2]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; hour_lower[2]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; hour_lower[2]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2] ; hour_lower[2]  ; switch[1]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; hour_lower[0]  ; switch[0]  ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; hour_lower[0]  ; set        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; hour_lower[0]  ; state      ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[0] ; hour_lower[0]  ; switch[1]  ;
; N/A                                     ; None                                                ; 43.000 ns  ; ctr_module:com_ctr_module|temp[1]                                               ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 43.000 ns  ; ctr_module:com_ctr_module|temp[0]                                               ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 43.000 ns  ; ctr_module:com_ctr_module|temp[2]                                               ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 43.000 ns  ; ctr_module:com_ctr_module|stop                                                  ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 42.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 42.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 42.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; alarm_ring     ; clk_in_100 ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_min1[3]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_min1[2]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_min2[2]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_hour1[2]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_min1[1]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_min1[0]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_min2[3]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 36.000 ns  ; time_module:com_time_module|sig_clock_hour2[3]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_hour1[0]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_hour1[1]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_hour1[3]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_min2[0]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_min2[1]                                   ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_hour2[0]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_hour2[1]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 35.000 ns  ; time_module:com_time_module|sig_clock_hour2[2]                                  ; alarm_ring     ; set        ;
; N/A                                     ; None                                                ; 33.000 ns  ; ctr_module:com_ctr_module|clk_out1~en                                           ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 33.000 ns  ; ctr_module:com_ctr_module|clk_out1~reg0                                         ; alarm_ring     ; clk_in     ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]                         ; sec_upper[3]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]                         ; sec_upper[2]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]                         ; sec_upper[1]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[6] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[6] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[6] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[6] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[5] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[5] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[5] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[5] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[4] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[4] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[4] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[4] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[1] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[1] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[1] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[1] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[3] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[3] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[3] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[3] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[0] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[0] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[0] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[0] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]                         ; sec_lower_7[2] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]                         ; sec_lower_7[2] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]                         ; sec_lower_7[2] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]                         ; sec_lower_7[2] ; clk_in_100 ;
; N/A                                     ; None                                                ; 33.000 ns  ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]                         ; sec_upper[0]   ; clk_in_100 ;
; N/A                                     ; None                                                ; 32.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; min_upper[3]   ; switch[1]  ;
; N/A                                     ; None                                                ; 32.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; min_upper[3]   ; set        ;
; N/A                                     ; None                                                ; 32.000 ns  ; time_module:com_time_module|counter_60:com_min|cnt_h[3]                         ; min_upper[3]   ; switch[0]  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                 ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------+----------------+------------+


+---------------------------------------------------------------------------+
; tpd                                                                       ;
+-------+-------------------+-----------------+------------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To             ;
+-------+-------------------+-----------------+------------+----------------+
; N/A   ; None              ; 44.000 ns       ; clk_in_100 ; alarm_ring     ;
; N/A   ; None              ; 34.000 ns       ; clk_in     ; alarm_ring     ;
; N/A   ; None              ; 24.000 ns       ; state      ; alarm_ring     ;
; N/A   ; None              ; 23.000 ns       ; switch[1]  ; sec_lower_7[3] ;
; N/A   ; None              ; 23.000 ns       ; switch[0]  ; sec_lower_7[3] ;
; N/A   ; None              ; 23.000 ns       ; state      ; sec_lower_7[3] ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_lower[1]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_lower[1]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_upper[3]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_upper[3]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_upper[2]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_upper[2]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_upper[1]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_upper[1]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_upper[0]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_upper[0]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_lower[3]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_lower[3]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_lower[2]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_lower[2]  ;
; N/A   ; None              ; 22.000 ns       ; switch[1]  ; hour_lower[0]  ;
; N/A   ; None              ; 22.000 ns       ; state      ; hour_lower[0]  ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_upper[3]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_upper[3]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_upper[2]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_upper[2]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_upper[1]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_upper[1]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_upper[0]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_upper[0]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_lower[3]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_lower[3]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_lower[2]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_lower[2]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_lower[1]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_lower[1]   ;
; N/A   ; None              ; 22.000 ns       ; switch[0]  ; min_lower[0]   ;
; N/A   ; None              ; 22.000 ns       ; state      ; min_lower[0]   ;
; N/A   ; None              ; 15.000 ns       ; ctr_en     ; alarm_ring     ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_lower[1]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_upper[3]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_upper[2]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_upper[1]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_upper[0]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_lower[3]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_lower[2]  ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; hour_lower[0]  ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_upper[3]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_upper[2]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_upper[1]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_upper[0]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_lower[3]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_lower[2]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_lower[1]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; min_lower[0]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_upper[3]   ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_upper[3]   ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_upper[3]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_upper[2]   ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_upper[2]   ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_upper[2]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_upper[1]   ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_upper[1]   ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_upper[1]   ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_lower_7[6] ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_lower_7[6] ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_lower_7[6] ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_lower_7[5] ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_lower_7[5] ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_lower_7[5] ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_lower_7[4] ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_lower_7[4] ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_lower_7[4] ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_lower_7[1] ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_lower_7[1] ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_lower_7[1] ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_lower_7[0] ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_lower_7[0] ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_lower_7[0] ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_lower_7[2] ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_lower_7[2] ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_lower_7[2] ;
; N/A   ; None              ; 15.000 ns       ; switch[1]  ; sec_upper[0]   ;
; N/A   ; None              ; 15.000 ns       ; switch[0]  ; sec_upper[0]   ;
; N/A   ; None              ; 15.000 ns       ; state      ; sec_upper[0]   ;
+-------+-------------------+-----------------+------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                              ;
+---------------+-------------+------------+-------------+-----------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th  ; From        ; To                                                        ; To Clock   ;
+---------------+-------------+------------+-------------+-----------------------------------------------------------+------------+
; N/A           ; None        ; 30.000 ns  ; state       ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A           ; None        ; 30.000 ns  ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A           ; None        ; 30.000 ns  ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A           ; None        ; 30.000 ns  ; set         ; time_module:com_time_module|counter_60:com_min|co         ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|co         ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[0]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[2]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[1]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[0]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_l[3]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[2]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[3]   ; clk_in_100 ;
; N/A           ; None        ; 13.000 ns  ; state       ; time_module:com_time_module|counter_60:com_sec|cnt_h[1]   ; clk_in_100 ;
; N/A           ; None        ; 12.000 ns  ; state       ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A           ; None        ; 12.000 ns  ; state       ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A           ; None        ; 12.000 ns  ; state       ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A           ; None        ; 12.000 ns  ; state       ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A           ; None        ; 12.000 ns  ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A           ; None        ; 12.000 ns  ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A           ; None        ; 12.000 ns  ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A           ; None        ; 12.000 ns  ; switch[0]   ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A           ; None        ; 12.000 ns  ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A           ; None        ; 12.000 ns  ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A           ; None        ; 12.000 ns  ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A           ; None        ; 12.000 ns  ; switch[1]   ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A           ; None        ; 12.000 ns  ; set         ; time_module:com_time_module|counter_60:com_min|co         ; switch[1]  ;
; N/A           ; None        ; 12.000 ns  ; set         ; time_module:com_time_module|counter_60:com_min|co         ; set        ;
; N/A           ; None        ; 12.000 ns  ; set         ; time_module:com_time_module|counter_60:com_min|co         ; switch[0]  ;
; N/A           ; None        ; 12.000 ns  ; set         ; time_module:com_time_module|counter_60:com_min|co         ; state      ;
; N/A           ; None        ; 3.000 ns   ; clk_in_100  ; ctr_module:com_ctr_module|clk_out1~reg0                   ; clk_in     ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; state       ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[0]   ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; switch[1]   ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[0]      ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A           ; None        ; -3.000 ns  ; ctr[1]      ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
; N/A           ; None        ; -6.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3] ; clk_in     ;
; N/A           ; None        ; -6.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[4] ; clk_in     ;
; N/A           ; None        ; -6.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[2] ; clk_in     ;
; N/A           ; None        ; -6.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[1] ; clk_in     ;
; N/A           ; None        ; -6.000 ns  ; clk_in_100  ; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[0] ; clk_in     ;
; N/A           ; None        ; -12.000 ns ; ctr_time[0] ; time_module:com_time_module|sig_clock_min1[0]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[0] ; time_module:com_time_module|sig_clock_hour1[0]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[0] ; time_module:com_time_module|sig_clock_min2[0]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[0] ; time_module:com_time_module|sig_clock_hour2[0]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[1] ; time_module:com_time_module|sig_clock_min1[1]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[1] ; time_module:com_time_module|sig_clock_hour1[1]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[1] ; time_module:com_time_module|sig_clock_min2[1]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[1] ; time_module:com_time_module|sig_clock_hour2[1]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[2] ; time_module:com_time_module|sig_clock_min1[2]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[2] ; time_module:com_time_module|sig_clock_min2[2]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[2] ; time_module:com_time_module|sig_clock_hour1[2]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[2] ; time_module:com_time_module|sig_clock_hour2[2]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[3] ; time_module:com_time_module|sig_clock_min1[3]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[3] ; time_module:com_time_module|sig_clock_hour1[3]            ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[3] ; time_module:com_time_module|sig_clock_min2[3]             ; set        ;
; N/A           ; None        ; -12.000 ns ; ctr_time[3] ; time_module:com_time_module|sig_clock_hour2[3]            ; set        ;
+---------------+-------------+------------+-------------+-----------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 06 22:02:43 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_on_FPGA -c Clock_on_FPGA
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|alarm:com_alarm|alarm_ring~80"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour2[3]~76"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour2[2]~72"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour2[1]~68"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour2[0]~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min2[3]~75"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min2[1]~67"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min2[0]~63"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour1[3]~75"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour1[1]~67"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour1[0]~63"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min1[0]~63"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min1[1]~67"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_hour1[2]~71"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min2[2]~71"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min1[2]~71"
Warning: Found combinational loop of 1 nodes
    Warning: Node "time_module:com_time_module|sig_tmp_min1[3]~75"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
    Info: Assuming node "clk_in_100" is an undefined clock
    Info: Assuming node "set" is an undefined clock
    Info: Assuming node "switch[1]" is an undefined clock
    Info: Assuming node "switch[0]" is an undefined clock
    Info: Assuming node "state" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ctr_module:com_ctr_module|add_hour~5" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_hour~54" as buffer
    Info: Detected gated clock "ctr_module:com_ctr_module|add_hour~4sexp" as buffer
    Info: Detected ripple clock "time_module:com_time_module|counter_60:com_min|co" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_hour~46" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~91" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~90" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~89" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~88" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~55" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~54" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~53" as buffer
    Info: Detected ripple clock "ctr_module:com_ctr_module|clk_out" as buffer
    Info: Detected ripple clock "time_module:com_time_module|counter_60:com_sec|co" as buffer
    Info: Detected gated clock "time_module:com_time_module|clk_min~52" as buffer
Info: Clock "clk_in" has Internal fmax of 33.33 MHz between source register "ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]" and destination register "ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]" (period= 30.0 ns)
    Info: + Longest register to register delay is 25.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|LessThan1~17'
        Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC4; Fanout = 10; COMB Node = 'ctr_module:com_ctr_module|LessThan1~26'
        Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 25.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]'
        Info: Total cell delay = 21.000 ns ( 84.00 % )
        Info: Total interconnect delay = 4.000 ns ( 16.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 10.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 10; CLK Node = 'clk_in'
            Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]'
            Info: Total cell delay = 8.000 ns ( 80.00 % )
            Info: Total interconnect delay = 2.000 ns ( 20.00 % )
        Info: - Longest clock path from clock "clk_in" to source register is 10.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 10; CLK Node = 'clk_in'
            Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC14; Fanout = 13; REG Node = 'ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[3]'
            Info: Total cell delay = 8.000 ns ( 80.00 % )
            Info: Total interconnect delay = 2.000 ns ( 20.00 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "clk_in_100" has Internal fmax of 76.92 MHz between source register "time_module:com_time_module|counter_60:com_min|cnt_l[0]" and destination register "time_module:com_time_module|counter_60:com_min|cnt_l[0]" (period= 13.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module|counter_60:com_min|cnt_l[0]'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module|counter_60:com_min|cnt_l[0]'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in_100" to destination register is 36.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'
            Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module|clk_out'
            Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module|counter_60:com_sec|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP20; Fanout = 3; COMB Node = 'time_module:com_time_module|clk_min~55'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module|counter_60:com_min|cnt_l[0]'
            Info: Total cell delay = 30.000 ns ( 83.33 % )
            Info: Total interconnect delay = 6.000 ns ( 16.67 % )
        Info: - Longest clock path from clock "clk_in_100" to source register is 36.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'
            Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module|clk_out'
            Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module|counter_60:com_sec|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP20; Fanout = 3; COMB Node = 'time_module:com_time_module|clk_min~55'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC27; Fanout = 21; REG Node = 'time_module:com_time_module|counter_60:com_min|cnt_l[0]'
            Info: Total cell delay = 30.000 ns ( 83.33 % )
            Info: Total interconnect delay = 6.000 ns ( 16.67 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "set" has Internal fmax of 45.45 MHz between source register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" (period= 22.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: - Smallest clock skew is -9.000 ns
        Info: + Shortest clock path from clock "set" to destination register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'
            Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 25.000 ns ( 96.15 % )
            Info: Total interconnect delay = 1.000 ns ( 3.85 % )
        Info: - Longest clock path from clock "set" to source register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'
            Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP55; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~90'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 32.000 ns ( 91.43 % )
            Info: Total interconnect delay = 3.000 ns ( 8.57 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "switch[1]" has Internal fmax of 45.45 MHz between source register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" (period= 22.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: - Smallest clock skew is -9.000 ns
        Info: + Shortest clock path from clock "switch[1]" to destination register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch[1]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
        Info: - Longest clock path from clock "switch[1]" to source register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch[1]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~91'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 31.000 ns ( 88.57 % )
            Info: Total interconnect delay = 4.000 ns ( 11.43 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "switch[0]" has Internal fmax of 45.45 MHz between source register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" (period= 22.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: - Smallest clock skew is -9.000 ns
        Info: + Shortest clock path from clock "switch[0]" to destination register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch[0]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
        Info: - Longest clock path from clock "switch[0]" to source register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch[0]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP54; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~89'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 31.000 ns ( 88.57 % )
            Info: Total interconnect delay = 4.000 ns ( 11.43 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "state" has Internal fmax of 45.45 MHz between source register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" (period= 22.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: - Smallest clock skew is -9.000 ns
        Info: + Shortest clock path from clock "state" to destination register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
        Info: - Longest clock path from clock "state" to source register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP53; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~88'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 31.000 ns ( 88.57 % )
            Info: Total interconnect delay = 4.000 ns ( 11.43 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "set" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" for clock "set" (Hold time is 4.0 ns)
    Info: + Largest clock skew is 9.000 ns
        Info: + Longest clock path from clock "set" to destination register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'
            Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP55; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~90'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 32.000 ns ( 91.43 % )
            Info: Total interconnect delay = 3.000 ns ( 8.57 % )
        Info: - Shortest clock path from clock "set" to source register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'
            Info: 2: + IC(1.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 25.000 ns ( 96.15 % )
            Info: Total interconnect delay = 1.000 ns ( 3.85 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "switch[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" for clock "switch[1]" (Hold time is 4.0 ns)
    Info: + Largest clock skew is 9.000 ns
        Info: + Longest clock path from clock "switch[1]" to destination register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch[1]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~91'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 31.000 ns ( 88.57 % )
            Info: Total interconnect delay = 4.000 ns ( 11.43 % )
        Info: - Shortest clock path from clock "switch[1]" to source register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 134; CLK Node = 'switch[1]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "switch[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" for clock "switch[0]" (Hold time is 4.0 ns)
    Info: + Largest clock skew is 9.000 ns
        Info: + Longest clock path from clock "switch[0]" to destination register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch[0]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP54; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~89'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 31.000 ns ( 88.57 % )
            Info: Total interconnect delay = 4.000 ns ( 11.43 % )
        Info: - Shortest clock path from clock "switch[0]" to source register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 134; CLK Node = 'switch[0]'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "state" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" and destination pin or register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" for clock "state" (Hold time is 4.0 ns)
    Info: + Largest clock skew is 9.000 ns
        Info: + Longest clock path from clock "state" to destination register is 35.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP53; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~88'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 35.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 31.000 ns ( 88.57 % )
            Info: Total interconnect delay = 4.000 ns ( 11.43 % )
        Info: - Shortest clock path from clock "state" to source register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|add_hour~5'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 6.000 ns ( 75.00 % )
        Info: Total interconnect delay = 2.000 ns ( 25.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Info: tsu for register "time_module:com_time_module|sig_clock_min1[3]" (data pin = "state", clock pin = "set") is 28.000 ns
    Info: + Longest pin to register delay is 27.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_module:com_time_module|sig_clock_min1[0]~11'
        Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC121; Fanout = 3; COMB LOOP Node = 'time_module:com_time_module|sig_tmp_min1[3]~75'
            Info: Loc. = LC121; Node "time_module:com_time_module|sig_tmp_min1[3]~75"
        Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC113; Fanout = 3; REG Node = 'time_module:com_time_module|sig_clock_min1[3]'
        Info: Total cell delay = 23.000 ns ( 85.19 % )
        Info: Total interconnect delay = 4.000 ns ( 14.81 % )
    Info: + Micro setup delay of destination is 4.000 ns
    Info: - Shortest clock path from clock "set" to destination register is 3.000 ns
        Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 46; CLK Node = 'set'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC113; Fanout = 3; REG Node = 'time_module:com_time_module|sig_clock_min1[3]'
        Info: Total cell delay = 3.000 ns ( 100.00 % )
Info: tco from clock "clk_in_100" to destination pin "alarm_ring" through register "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]" is 86.000 ns
    Info: + Longest clock path from clock "clk_in_100" to source register is 53.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'
        Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module|clk_out'
        Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module|counter_60:com_sec|co'
        Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~91'
        Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
        Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP35; Fanout = 7; COMB Node = 'time_module:com_time_module|clk_hour~54'
        Info: 7: + IC(0.000 ns) + CELL(6.000 ns) = 53.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: Total cell delay = 45.000 ns ( 84.91 % )
        Info: Total interconnect delay = 8.000 ns ( 15.09 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Longest register to pin delay is 32.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 14; REG Node = 'time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0|dffs[2]'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC82; Fanout = 1; COMB Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~82'
        Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 10.000 ns; Loc. = LC83; Fanout = 2; COMB Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~56'
        Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC55; Fanout = 3; COMB Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~42'
        Info: 5: + IC(0.000 ns) + CELL(9.000 ns) = 28.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~80'
            Info: Loc. = LC80; Node "time_module:com_time_module|alarm:com_alarm|alarm_ring~80"
        Info: 6: + IC(0.000 ns) + CELL(4.000 ns) = 32.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'alarm_ring'
        Info: Total cell delay = 28.000 ns ( 87.50 % )
        Info: Total interconnect delay = 4.000 ns ( 12.50 % )
Info: Longest tpd from source pin "clk_in_100" to destination pin "alarm_ring" is 44.000 ns
    Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'
    Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC3; Fanout = 1; COMB Node = 'ctr_module:com_ctr_module|LessThan1~27'
    Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 12.000 ns; Loc. = LC4; Fanout = 10; COMB Node = 'ctr_module:com_ctr_module|LessThan1~26'
    Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 20.000 ns; Loc. = LC5; Fanout = 1; COMB Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~90'
    Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 22.000 ns; Loc. = LC6; Fanout = 2; COMB Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~68'
    Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 31.000 ns; Loc. = LC55; Fanout = 3; COMB Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~42'
    Info: 7: + IC(0.000 ns) + CELL(9.000 ns) = 40.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'time_module:com_time_module|alarm:com_alarm|alarm_ring~80'
        Info: Loc. = LC80; Node "time_module:com_time_module|alarm:com_alarm|alarm_ring~80"
    Info: 8: + IC(0.000 ns) + CELL(4.000 ns) = 44.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'alarm_ring'
    Info: Total cell delay = 38.000 ns ( 86.36 % )
    Info: Total interconnect delay = 6.000 ns ( 13.64 % )
Info: th for register "time_module:com_time_module|counter_60:com_min|co" (data pin = "state", clock pin = "clk_in_100") is 30.000 ns
    Info: + Longest clock path from clock "clk_in_100" to destination register is 36.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 25; CLK Node = 'clk_in_100'
        Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC31; Fanout = 11; REG Node = 'ctr_module:com_ctr_module|clk_out'
        Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC70; Fanout = 10; REG Node = 'time_module:com_time_module|counter_60:com_sec|co'
        Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 30.000 ns; Loc. = SEXP56; Fanout = 6; COMB Node = 'time_module:com_time_module|clk_min~91'
        Info: 5: + IC(0.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
        Info: Total cell delay = 30.000 ns ( 83.33 % )
        Info: Total interconnect delay = 6.000 ns ( 16.67 % )
    Info: + Micro hold delay of destination is 4.000 ns
    Info: - Shortest pin to register delay is 10.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 155; CLK Node = 'state'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC62; Fanout = 4; REG Node = 'time_module:com_time_module|counter_60:com_min|co'
        Info: Total cell delay = 8.000 ns ( 80.00 % )
        Info: Total interconnect delay = 2.000 ns ( 20.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Tue Jun 06 22:02:45 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


