

================================================================
== Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Fri Dec 16 14:07:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_205_1  |       10|       40|        11|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     192|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     187|    -|
|Register         |        -|     -|     193|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     193|     411|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |DwIndex_2_fu_190_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln207_fu_222_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln208_fu_212_p2        |         +|   0|  0|  22|          15|          15|
    |add_ln209_fu_290_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln210_fu_301_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln211_fu_323_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln212_fu_333_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln213_fu_312_p2        |         +|   0|  0|  14|           7|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln205_fu_184_p2       |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 192|         128|         109|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |DwIndex_fu_92                     |   9|          2|    5|         10|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_DwIndex_1        |   9|          2|    5|         10|
    |canIndex_fu_96                    |   9|          2|    7|         14|
    |can_frame_address0                |  14|          3|    7|         21|
    |can_frame_address1                |  14|          3|    7|         21|
    |can_frame_d0                      |  14|          3|    8|         24|
    |can_frame_d1                      |  14|          3|    8|         24|
    |clu_addr_blk_n_AR                 |   9|          2|    1|          2|
    |clu_addr_blk_n_R                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 187|         41|   58|        147|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DwIndex_fu_92                     |   5|   0|    5|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |canIndex_fu_96                    |   7|   0|    7|          0|
    |canIndex_load_reg_387             |   7|   0|    7|          0|
    |clu_addr_addr_reg_361             |  64|   0|   64|          0|
    |icmp_ln205_reg_357                |   1|   0|    1|          0|
    |trunc_ln20_reg_367                |   8|   0|    8|          0|
    |trunc_ln212_reg_382               |   8|   0|    8|          0|
    |trunc_ln21_reg_372                |   8|   0|    8|          0|
    |trunc_ln22_reg_377                |   8|   0|    8|          0|
    |icmp_ln205_reg_357                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 193|  32|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|add_ln205_1              |   in|    5|     ap_none|                                  add_ln205_1|        scalar|
|add115                   |   in|   15|     ap_none|                                       add115|        scalar|
|canbase                  |   in|   64|     ap_none|                                      canbase|        scalar|
|can_frame_address0       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d0             |  out|    8|   ap_memory|                                    can_frame|         array|
|can_frame_address1       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d1             |  out|    8|   ap_memory|                                    can_frame|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

