{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733398991360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733398991360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 12:43:11 2024 " "Processing started: Thu Dec 05 12:43:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733398991360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733398991360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SevenSegmentSwitches -c SevenSegmentSwitches " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SevenSegmentSwitches -c SevenSegmentSwitches" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733398991360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733398991796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SevenSegmentSwitches.vho D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/simulation/modelsim/ simulation " "Generated file SevenSegmentSwitches.vho in folder \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733398991840 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_85c_board_slow.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_85c_board_slow.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_85c_board_slow.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733398991876 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_0c_board_slow.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_0c_board_slow.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_0c_board_slow.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_7_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733398991877 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_min_1200mv_0c_board_fast.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_min_1200mv_0c_board_fast.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_min_1200mv_0c_board_fast.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733398991878 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_board.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_board.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_board.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/timing/stamp//SevenSegmentSwitches_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733398991879 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1733398991880 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/board/ibis/SevenSegmentSwitches.ibs " "Generated IBIS Output File D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/board/ibis/SevenSegmentSwitches.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1733398992389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733398992422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 12:43:12 2024 " "Processing ended: Thu Dec 05 12:43:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733398992422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733398992422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733398992422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733398992422 ""}
