// Seed: 4212699201
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  logic id_4 = "" == id_0;
  assign id_4 = id_3;
  assign id_3 = id_0;
  logic id_5;
endmodule
