INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:38:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.680ns period=7.360ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.680ns period=7.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.360ns  (clk rise@7.360ns - clk rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 2.279ns (33.459%)  route 4.532ns (66.541%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.843 - 7.360 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2067, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X31Y70         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[18]/Q
                         net (fo=1, routed)           0.507     1.231    mulf0/operator/sigProdExt_c2[18]
    SLICE_X30Y70         LUT6 (Prop_lut6_I1_O)        0.043     1.274 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.383     1.657    mulf0/operator/level5_c1[6]_i_7_n_0
    SLICE_X28Y70         LUT5 (Prop_lut5_I2_O)        0.043     1.700 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.700    mulf0/operator/RoundingAdder/S[0]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.951 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.951    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.000 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.000    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.049 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.049    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.098 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.098    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.147 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.007     2.154    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.203 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.203    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.252 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.252    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.356 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[0]
                         net (fo=5, routed)           0.331     2.687    mulf0/operator/RoundingAdder/ip_result__0[28]
    SLICE_X29Y76         LUT4 (Prop_lut4_I0_O)        0.120     2.807 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_9/O
                         net (fo=1, routed)           0.252     3.060    mulf0/operator/RoundingAdder/level4_c1[9]_i_9_n_0
    SLICE_X29Y77         LUT5 (Prop_lut5_I4_O)        0.043     3.103 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=34, routed)          0.384     3.487    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.043     3.530 f  mulf0/operator/RoundingAdder/level5_c1[15]_i_24/O
                         net (fo=1, routed)           0.322     3.851    mulf0/operator/RoundingAdder/level5_c1[15]_i_24_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I5_O)        0.043     3.894 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_19/O
                         net (fo=1, routed)           0.326     4.221    mulf0/operator/RoundingAdder/level5_c1[15]_i_19_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.043     4.264 f  mulf0/operator/RoundingAdder/level5_c1[15]_i_8/O
                         net (fo=1, routed)           0.259     4.522    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.043     4.565 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_5/O
                         net (fo=10, routed)          0.392     4.957    mulf0/operator/RoundingAdder/exc_c2_reg[1]
    SLICE_X25Y78         LUT4 (Prop_lut4_I3_O)        0.043     5.000 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.251     5.251    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X27Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.435 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.435    addf0/operator/ltOp_carry__2_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.562 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.238     5.800    control_merge1/tehb/control/CO[0]
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.130     5.930 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.176     6.106    addf0/operator/p_1_in[1]
    SLICE_X26Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     6.348 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.348    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.452 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.333     6.785    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X24Y80         LUT6 (Prop_lut6_I3_O)        0.120     6.905 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.098     7.002    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X24Y80         LUT4 (Prop_lut4_I0_O)        0.043     7.045 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.274     7.319    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X27Y81         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.360     7.360 r  
                                                      0.000     7.360 r  clk (IN)
                         net (fo=2067, unset)         0.483     7.843    addf0/operator/RightShifterComponent/clk
    SLICE_X27Y81         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.843    
                         clock uncertainty           -0.035     7.807    
    SLICE_X27Y81         FDRE (Setup_fdre_C_R)       -0.295     7.512    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.193    




