// Seed: 1431458612
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    output wor id_7
);
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input wor id_11,
    input wire id_12,
    input wire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri id_18,
    output logic id_19,
    input supply0 id_20,
    input uwire id_21,
    input uwire id_22,
    input uwire id_23,
    input wor id_24,
    input wor id_25,
    input uwire id_26,
    input uwire id_27
);
  always @(-1'b0) id_19 = id_19++;
  module_0 modCall_1 (
      id_18,
      id_25,
      id_18,
      id_18,
      id_6,
      id_21,
      id_18,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
