

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Wed Apr 17 15:09:33 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_wrapped_mmult_prj
* Solution:       solution2_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  42542|  42542|  42542|  42542|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   1764|   1764|         2|          1|          1|  1764|    yes   |
        |- Loop 2  |   1764|   1764|         2|          1|          1|  1764|    yes   |
        |- L1_L2   |  37240|  37240|       218|         21|          1|  1764|    yes   |
        |- Loop 4  |   1766|   1766|         4|          1|          1|  1764|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 21, depth = 218
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 231
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 21, D = 218, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 }
  Pipeline-3 : II = 1, D = 4, States = { 227 228 229 230 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten8)
	6  / (!exitcond_flatten8)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	226  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	8  / true
226 --> 
	227  / true
227 --> 
	231  / (exitcond_flatten2)
	228  / (!exitcond_flatten2)
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	227  / true
231 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !48"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !54"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !58"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !62"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !66"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !70"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !74"   --->   Operation 238 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !78"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !84"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !88"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !92"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !96"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !100"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !104"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%a = alloca [1764 x float], align 4" [./mmult.h:131->mmult_accel.cpp:22]   --->   Operation 246 'alloca' 'a' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%b = alloca [1764 x float], align 4" [./mmult.h:132->mmult_accel.cpp:22]   --->   Operation 247 'alloca' 'b' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%out = alloca [1764 x float], align 4" [./mmult.h:133->mmult_accel.cpp:22]   --->   Operation 248 'alloca' 'out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @HLS_accel_str) nounwind"   --->   Operation 249 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:17]   --->   Operation 250 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mmult_accel.cpp:18]   --->   Operation 251 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mmult_accel.cpp:19]   --->   Operation 252 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.76ns)   --->   "br label %.preheader8.i" [./mmult.h:138->mmult_accel.cpp:22]   --->   Operation 253 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.preheader8.preheader.i ]"   --->   Operation 254 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader8.preheader.i ]" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 255 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %0 ], [ %j, %.preheader8.preheader.i ]"   --->   Operation 256 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -284"   --->   Operation 257 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 258 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader6.i.preheader, label %.preheader8.preheader.i"   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [./mmult.h:138->mmult_accel.cpp:22]   --->   Operation 260 'add' 'i' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (1.42ns)   --->   "%exitcond4_i = icmp eq i6 %j_0_i, -22" [./mmult.h:139->mmult_accel.cpp:22]   --->   Operation 261 'icmp' 'exitcond4_i' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (1.18ns)   --->   "%j_0_i_mid2 = select i1 %exitcond4_i, i6 0, i6 %j_0_i" [./mmult.h:139->mmult_accel.cpp:22]   --->   Operation 262 'select' 'j_0_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (1.18ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond4_i, i6 %i, i6 %i_0_i" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 263 'select' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 264 'read' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty, 0"   --->   Operation 265 'extractvalue' 'INPUT_STREAM_data_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i_mid2, 1" [./mmult.h:139->mmult_accel.cpp:22]   --->   Operation 266 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_1_mid2_cast = zext i6 %tmp_1_mid2_v to i12" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 267 'zext' 'tmp_1_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (3.36ns) (grouped into DSP with root node tmp_1)   --->   "%tmp = mul i12 %tmp_1_mid2_cast, 42" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 268 'mul' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [./mmult.h:140->mmult_accel.cpp:22]   --->   Operation 269 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:141->mmult_accel.cpp:22]   --->   Operation 270 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %INPUT_STREAM_data_V_s to float" [./mmult.h:84->./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 271 'bitcast' 'ret' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i6 %j_0_i_mid2 to i12" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 272 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_1 = add i12 %tmp, %tmp_7_cast" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 273 'add' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i12 %tmp_1 to i64" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 274 'sext' 'tmp_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1764 x float]* %a, i64 0, i64 %tmp_1_cast" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 275 'getelementptr' 'a_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (3.25ns)   --->   "store float %ret, float* %a_addr, align 4" [./mmult.h:143->mmult_accel.cpp:22]   --->   Operation 276 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)" [./mmult.h:145->mmult_accel.cpp:22]   --->   Operation 277 'specregionend' 'empty_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "br label %.preheader8.i" [./mmult.h:139->mmult_accel.cpp:22]   --->   Operation 278 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 279 [1/1] (1.76ns)   --->   "br label %.preheader6.i" [./mmult.h:148->mmult_accel.cpp:22]   --->   Operation 279 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.43>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]"   --->   Operation 280 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%i1_0_i = phi i6 [ %tmp_3_mid2_v, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 281 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%j2_0_i = phi i6 [ %j_1, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]"   --->   Operation 282 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -284"   --->   Operation 283 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (1.63ns)   --->   "%indvar_flatten_next7 = add i11 %indvar_flatten6, 1"   --->   Operation 284 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader.preheader, label %.preheader7.i"   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_0_i, 1" [./mmult.h:148->mmult_accel.cpp:22]   --->   Operation 286 'add' 'i_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (1.42ns)   --->   "%exitcond2_i = icmp eq i6 %j2_0_i, -22" [./mmult.h:149->mmult_accel.cpp:22]   --->   Operation 287 'icmp' 'exitcond2_i' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (1.18ns)   --->   "%j2_0_i_mid2 = select i1 %exitcond2_i, i6 0, i6 %j2_0_i" [./mmult.h:149->mmult_accel.cpp:22]   --->   Operation 288 'select' 'j2_0_i_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (1.18ns)   --->   "%tmp_3_mid2_v = select i1 %exitcond2_i, i6 %i_1, i6 %i1_0_i" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 289 'select' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%empty_13 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 290 'read' 'empty_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_13, 0"   --->   Operation 291 'extractvalue' 'INPUT_STREAM_data_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j2_0_i_mid2, 1" [./mmult.h:149->mmult_accel.cpp:22]   --->   Operation 292 'add' 'j_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_3_mid2_cast = zext i6 %tmp_3_mid2_v to i12" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 293 'zext' 'tmp_3_mid2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (3.36ns) (grouped into DSP with root node tmp_3)   --->   "%tmp_2 = mul i12 %tmp_3_mid2_cast, 42" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 294 'mul' 'tmp_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [./mmult.h:150->mmult_accel.cpp:22]   --->   Operation 295 'specregionbegin' 'tmp_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:151->mmult_accel.cpp:22]   --->   Operation 296 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%ret_1 = bitcast i32 %INPUT_STREAM_data_V_1 to float" [./mmult.h:84->./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 297 'bitcast' 'ret_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i6 %j2_0_i_mid2 to i12" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 298 'zext' 'tmp_6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_3 = add i12 %tmp_2, %tmp_6_cast" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 299 'add' 'tmp_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i12 %tmp_3 to i64" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 300 'sext' 'tmp_3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_3_cast" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 301 'getelementptr' 'b_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_addr, align 4" [./mmult.h:153->mmult_accel.cpp:22]   --->   Operation 302 'store' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)" [./mmult.h:154->mmult_accel.cpp:22]   --->   Operation 303 'specregionend' 'empty_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "br label %.preheader6.i" [./mmult.h:149->mmult_accel.cpp:22]   --->   Operation 304 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 305 [1/1] (1.76ns)   --->   "br label %.preheader.preheader"   --->   Operation 305 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 7.73>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 306 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%ia_0_i_i = phi i6 [ %tmp_9_mid2, %.preheader ], [ 0, %.preheader.preheader.preheader ]" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 307 'phi' 'ia_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%ib_0_i_i = phi i6 [ %ib, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 308 'phi' 'ib_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -284"   --->   Operation 309 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (1.63ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Operation 310 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.i.preheader, label %.preheader"   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (1.82ns)   --->   "%ia = add i6 %ia_0_i_i, 1" [./mmult.h:54->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 312 'add' 'ia' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (1.42ns)   --->   "%exitcond1_i_i = icmp eq i6 %ib_0_i_i, -22" [./mmult.h:55->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 313 'icmp' 'exitcond1_i_i' <Predicate = (!exitcond_flatten1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (1.18ns)   --->   "%ib_0_i_i_mid2 = select i1 %exitcond1_i_i, i6 0, i6 %ib_0_i_i" [./mmult.h:55->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 314 'select' 'ib_0_i_i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (1.18ns)   --->   "%tmp_9_mid2 = select i1 %exitcond1_i_i, i6 %ia, i6 %ia_0_i_i" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 315 'select' 'tmp_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_7 = zext i6 %ib_0_i_i_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 316 'zext' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i6 %ib_0_i_i_mid2 to i7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 317 'zext' 'tmp_11_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 318 'getelementptr' 'b_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (1.87ns)   --->   "%tmp_8 = add i7 %tmp_11_cast, 42" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 319 'add' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_99_cast = zext i7 %tmp_8 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 320 'zext' 'tmp_99_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_99_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 321 'getelementptr' 'b_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 322 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr_1, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 322 'load' 'b_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_8 : Operation 323 [2/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_2, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 323 'load' 'b_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 9 <SV = 6> <Delay = 6.99>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_9_mid2_cast = zext i6 %tmp_9_mid2 to i12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 324 'zext' 'tmp_9_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (3.74ns)   --->   "%tmp_5 = mul i12 %tmp_9_mid2_cast, 42" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 325 'mul' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%a_load_mid2_cast = sext i12 %tmp_5 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 326 'sext' 'a_load_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 327 'getelementptr' 'a_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 328 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr_1, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 328 'load' 'a_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%a_load_1_mid2 = or i12 %tmp_5, 1" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 329 'or' 'a_load_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%a_load_1_mid2_cast = zext i12 %a_load_1_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 330 'zext' 'a_load_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_1_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 331 'getelementptr' 'a_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 332 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 332 'load' 'a_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_11_cast160_cast1 = zext i6 %ib_0_i_i_mid2 to i8" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 333 'zext' 'tmp_11_cast160_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (1.91ns)   --->   "%tmp_9 = add i8 %tmp_11_cast160_cast1, 84" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 334 'add' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i8 %tmp_9 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 335 'zext' 'tmp_100_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_100_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 336 'getelementptr' 'b_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (1.91ns)   --->   "%tmp_10 = add i8 %tmp_11_cast160_cast1, 126" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 337 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i8 %tmp_10 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 338 'zext' 'tmp_101_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_101_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 339 'getelementptr' 'b_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 340 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr_1, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 340 'load' 'b_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_9 : Operation 341 [1/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_2, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 341 'load' 'b_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_9 : Operation 342 [2/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_3, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 342 'load' 'b_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_9 : Operation 343 [2/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_4, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 343 'load' 'b_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 10 <SV = 7> <Delay = 5.16>
ST_10 : Operation 344 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr_1, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 344 'load' 'a_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 345 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 345 'load' 'a_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 346 [1/1] (1.54ns)   --->   "%a_load_2_mid2 = add i12 %tmp_5, 2" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 346 'add' 'a_load_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%a_load_2_mid2_cast = sext i12 %a_load_2_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 347 'sext' 'a_load_2_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_2_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 348 'getelementptr' 'a_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 349 [2/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_3, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 349 'load' 'a_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 350 [1/1] (1.54ns)   --->   "%a_load_3_mid2 = add i12 %tmp_5, 3" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 350 'add' 'a_load_3_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%a_load_3_mid2_cast = sext i12 %a_load_3_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 351 'sext' 'a_load_3_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_3_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 352 'getelementptr' 'a_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 353 [2/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_4, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 353 'load' 'a_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_11_cast160_cast = zext i6 %ib_0_i_i_mid2 to i9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 354 'zext' 'tmp_11_cast160_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (1.91ns)   --->   "%tmp_11 = add i8 %tmp_11_cast160_cast1, -88" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 355 'add' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i8 %tmp_11 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 356 'zext' 'tmp_102_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_102_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 357 'getelementptr' 'b_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (1.82ns)   --->   "%tmp_13 = add i9 %tmp_11_cast160_cast, 210" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 358 'add' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i9 %tmp_13 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 359 'zext' 'tmp_103_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_103_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 360 'getelementptr' 'b_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 361 [1/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_3, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 361 'load' 'b_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 362 [1/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_4, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 362 'load' 'b_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 363 [2/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_5, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 363 'load' 'b_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_10 : Operation 364 [2/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_6, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 364 'load' 'b_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 11 <SV = 8> <Delay = 8.48>
ST_11 : Operation 365 [1/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_3, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 365 'load' 'a_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 366 [1/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_4, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 366 'load' 'a_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 367 [1/1] (1.54ns)   --->   "%a_load_4_mid2 = add i12 %tmp_5, 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 367 'add' 'a_load_4_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%a_load_4_mid2_cast = sext i12 %a_load_4_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 368 'sext' 'a_load_4_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_4_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 369 'getelementptr' 'a_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 370 [2/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_5, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 370 'load' 'a_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 371 [1/1] (1.54ns)   --->   "%a_load_5_mid2 = add i12 %tmp_5, 5" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 371 'add' 'a_load_5_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%a_load_5_mid2_cast = sext i12 %a_load_5_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 372 'sext' 'a_load_5_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_5_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 373 'getelementptr' 'a_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 374 [2/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_6, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 374 'load' 'a_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 375 [1/1] (1.82ns)   --->   "%tmp_98 = add i9 %tmp_11_cast160_cast, 252" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 375 'add' 'tmp_98' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i9 %tmp_98 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 376 'zext' 'tmp_104_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_104_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 377 'getelementptr' 'b_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (1.82ns)   --->   "%tmp_99 = add i9 %tmp_11_cast160_cast, -218" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 378 'add' 'tmp_99' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i9 %tmp_99 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 379 'zext' 'tmp_105_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_105_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 380 'getelementptr' 'b_addr_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 381 [4/4] (8.48ns)   --->   "%temp = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 381 'fmul' 'temp' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [4/4] (8.48ns)   --->   "%temp_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 382 'fmul' 'temp_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_5, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 383 'load' 'b_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 384 [1/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_6, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 384 'load' 'b_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 385 [2/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_7, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 385 'load' 'b_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_11 : Operation 386 [2/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_8, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 386 'load' 'b_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 12 <SV = 9> <Delay = 8.48>
ST_12 : Operation 387 [1/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_5, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 387 'load' 'a_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 388 [1/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_6, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 388 'load' 'a_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 389 [1/1] (1.54ns)   --->   "%a_load_6_mid2 = add i12 %tmp_5, 6" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 389 'add' 'a_load_6_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%a_load_6_mid2_cast = sext i12 %a_load_6_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 390 'sext' 'a_load_6_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_6_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 391 'getelementptr' 'a_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 392 [2/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_7, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 392 'load' 'a_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 393 [1/1] (1.54ns)   --->   "%a_load_7_mid2 = add i12 %tmp_5, 7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 393 'add' 'a_load_7_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%a_load_7_mid2_cast = sext i12 %a_load_7_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 394 'sext' 'a_load_7_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_7_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 395 'getelementptr' 'a_addr_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 396 [2/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_8, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 396 'load' 'a_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 397 [1/1] (1.82ns)   --->   "%tmp_100 = add i9 %tmp_11_cast160_cast, -176" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 397 'add' 'tmp_100' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_106_cast = zext i9 %tmp_100 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 398 'zext' 'tmp_106_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_106_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 399 'getelementptr' 'b_addr_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (1.82ns)   --->   "%tmp_101 = add i9 %tmp_11_cast160_cast, -134" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 400 'add' 'tmp_101' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_107_cast = zext i9 %tmp_101 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 401 'zext' 'tmp_107_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_107_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 402 'getelementptr' 'b_addr_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 403 [3/4] (8.48ns)   --->   "%temp = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 403 'fmul' 'temp' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [3/4] (8.48ns)   --->   "%temp_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 404 'fmul' 'temp_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 405 [4/4] (8.48ns)   --->   "%temp_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 405 'fmul' 'temp_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [4/4] (8.48ns)   --->   "%temp_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 406 'fmul' 'temp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_7, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 407 'load' 'b_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 408 [1/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_8, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 408 'load' 'b_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 409 [2/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_9, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 409 'load' 'b_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_12 : Operation 410 [2/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_10, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 410 'load' 'b_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 13 <SV = 10> <Delay = 8.48>
ST_13 : Operation 411 [1/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_7, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 411 'load' 'a_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 412 [1/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_8, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 412 'load' 'a_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 413 [1/1] (1.54ns)   --->   "%a_load_8_mid2 = add i12 %tmp_5, 8" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 413 'add' 'a_load_8_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%a_load_8_mid2_cast = sext i12 %a_load_8_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 414 'sext' 'a_load_8_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_8_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 415 'getelementptr' 'a_addr_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 416 [2/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_9, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 416 'load' 'a_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 417 [1/1] (1.54ns)   --->   "%a_load_9_mid2 = add i12 %tmp_5, 9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 417 'add' 'a_load_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%a_load_9_mid2_cast = sext i12 %a_load_9_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 418 'sext' 'a_load_9_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_9_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 419 'getelementptr' 'a_addr_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 420 [2/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_10, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 420 'load' 'a_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_11_cast161_cast = zext i6 %ib_0_i_i_mid2 to i10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 421 'zext' 'tmp_11_cast161_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (1.91ns)   --->   "%tmp_102 = add i8 %tmp_11_cast160_cast1, -92" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 422 'add' 'tmp_102' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_108_cast1 = sext i8 %tmp_102 to i9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 423 'sext' 'tmp_108_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i9 %tmp_108_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 424 'zext' 'tmp_108_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_108_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 425 'getelementptr' 'b_addr_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (1.73ns)   --->   "%tmp_103 = add i10 %tmp_11_cast161_cast, 462" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 426 'add' 'tmp_103' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i10 %tmp_103 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 427 'zext' 'tmp_109_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_109_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 428 'getelementptr' 'b_addr_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 429 [2/4] (8.48ns)   --->   "%temp = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 429 'fmul' 'temp' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 430 [2/4] (8.48ns)   --->   "%temp_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 430 'fmul' 'temp_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [3/4] (8.48ns)   --->   "%temp_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 431 'fmul' 'temp_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 432 [3/4] (8.48ns)   --->   "%temp_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 432 'fmul' 'temp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [4/4] (8.48ns)   --->   "%temp_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 433 'fmul' 'temp_4' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [4/4] (8.48ns)   --->   "%temp_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 434 'fmul' 'temp_5' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_9, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 435 'load' 'b_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 436 [1/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_10, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 436 'load' 'b_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 437 [2/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_11, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 437 'load' 'b_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_13 : Operation 438 [2/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_12, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 438 'load' 'b_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 14 <SV = 11> <Delay = 8.48>
ST_14 : Operation 439 [1/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_9, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 439 'load' 'a_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 440 [1/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_10, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 440 'load' 'a_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 441 [1/1] (1.54ns)   --->   "%a_load_10_mid2 = add i12 %tmp_5, 10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 441 'add' 'a_load_10_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%a_load_10_mid2_cast = sext i12 %a_load_10_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 442 'sext' 'a_load_10_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_10_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 443 'getelementptr' 'a_addr_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 444 [2/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_11, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 444 'load' 'a_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 445 [1/1] (1.54ns)   --->   "%a_load_11_mid2 = add i12 %tmp_5, 11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 445 'add' 'a_load_11_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%a_load_11_mid2_cast = sext i12 %a_load_11_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 446 'sext' 'a_load_11_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_11_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 447 'getelementptr' 'a_addr_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 448 [2/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_12, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 448 'load' 'a_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 449 [1/1] (1.73ns)   --->   "%tmp_104 = add i10 %tmp_11_cast161_cast, 504" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 449 'add' 'tmp_104' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_110_cast = zext i10 %tmp_104 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 450 'zext' 'tmp_110_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_110_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 451 'getelementptr' 'b_addr_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (1.73ns)   --->   "%tmp_105 = add i10 %tmp_11_cast161_cast, -478" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 452 'add' 'tmp_105' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_111_cast = zext i10 %tmp_105 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 453 'zext' 'tmp_111_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_111_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 454 'getelementptr' 'b_addr_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 455 [1/4] (8.48ns)   --->   "%temp = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 455 'fmul' 'temp' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/4] (8.48ns)   --->   "%temp_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 456 'fmul' 'temp_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 457 [2/4] (8.48ns)   --->   "%temp_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 457 'fmul' 'temp_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [2/4] (8.48ns)   --->   "%temp_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 458 'fmul' 'temp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 459 [3/4] (8.48ns)   --->   "%temp_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 459 'fmul' 'temp_4' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [3/4] (8.48ns)   --->   "%temp_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 460 'fmul' 'temp_5' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 461 [4/4] (8.48ns)   --->   "%temp_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 461 'fmul' 'temp_6' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 462 [4/4] (8.48ns)   --->   "%temp_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 462 'fmul' 'temp_7' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 463 [1/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_11, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 463 'load' 'b_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 464 [1/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_12, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 464 'load' 'b_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 465 [2/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_13, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 465 'load' 'b_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_14 : Operation 466 [2/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_14, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 466 'load' 'b_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 15 <SV = 12> <Delay = 8.48>
ST_15 : Operation 467 [1/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_11, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 467 'load' 'a_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 468 [1/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_12, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 468 'load' 'a_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 469 [1/1] (1.54ns)   --->   "%a_load_12_mid2 = add i12 %tmp_5, 12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 469 'add' 'a_load_12_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%a_load_12_mid2_cast = sext i12 %a_load_12_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 470 'sext' 'a_load_12_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_12_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 471 'getelementptr' 'a_addr_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 472 [2/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_13, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 472 'load' 'a_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 473 [1/1] (1.54ns)   --->   "%a_load_13_mid2 = add i12 %tmp_5, 13" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 473 'add' 'a_load_13_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%a_load_13_mid2_cast = sext i12 %a_load_13_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 474 'sext' 'a_load_13_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_13_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 475 'getelementptr' 'a_addr_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 476 [2/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_14, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 476 'load' 'a_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 477 [1/1] (1.73ns)   --->   "%tmp_106 = add i10 %tmp_11_cast161_cast, -436" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 477 'add' 'tmp_106' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i10 %tmp_106 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 478 'zext' 'tmp_112_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_112_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 479 'getelementptr' 'b_addr_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (1.73ns)   --->   "%tmp_107 = add i10 %tmp_11_cast161_cast, -394" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 480 'add' 'tmp_107' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_113_cast = zext i10 %tmp_107 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 481 'zext' 'tmp_113_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_113_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 482 'getelementptr' 'b_addr_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 483 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 484 [5/5] (7.36ns)   --->   "%sum = fadd float %temp, 0.000000e+00" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 484 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/4] (8.48ns)   --->   "%temp_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 485 'fmul' 'temp_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/4] (8.48ns)   --->   "%temp_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 486 'fmul' 'temp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [2/4] (8.48ns)   --->   "%temp_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 487 'fmul' 'temp_4' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [2/4] (8.48ns)   --->   "%temp_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 488 'fmul' 'temp_5' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [3/4] (8.48ns)   --->   "%temp_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 489 'fmul' 'temp_6' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 490 [3/4] (8.48ns)   --->   "%temp_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 490 'fmul' 'temp_7' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [4/4] (8.48ns)   --->   "%temp_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 491 'fmul' 'temp_8' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [4/4] (8.48ns)   --->   "%temp_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 492 'fmul' 'temp_9' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_13, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 493 'load' 'b_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 494 [1/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_14, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 494 'load' 'b_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 495 [2/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_15, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 495 'load' 'b_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_15 : Operation 496 [2/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_16, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 496 'load' 'b_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 16 <SV = 13> <Delay = 8.48>
ST_16 : Operation 497 [1/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_13, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 497 'load' 'a_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 498 [1/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_14, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 498 'load' 'a_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 499 [1/1] (1.54ns)   --->   "%a_load_14_mid2 = add i12 %tmp_5, 14" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 499 'add' 'a_load_14_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 500 [1/1] (0.00ns)   --->   "%a_load_14_mid2_cast = sext i12 %a_load_14_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 500 'sext' 'a_load_14_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_14_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 501 'getelementptr' 'a_addr_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 502 [2/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_15, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 502 'load' 'a_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 503 [1/1] (1.54ns)   --->   "%a_load_15_mid2 = add i12 %tmp_5, 15" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 503 'add' 'a_load_15_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%a_load_15_mid2_cast = sext i12 %a_load_15_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 504 'sext' 'a_load_15_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_15_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 505 'getelementptr' 'a_addr_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 506 [2/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_16, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 506 'load' 'a_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 507 [1/1] (1.73ns)   --->   "%tmp_108 = add i10 %tmp_11_cast161_cast, -352" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 507 'add' 'tmp_108' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_114_cast = zext i10 %tmp_108 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 508 'zext' 'tmp_114_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_114_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 509 'getelementptr' 'b_addr_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (1.73ns)   --->   "%tmp_109 = add i10 %tmp_11_cast161_cast, -310" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 510 'add' 'tmp_109' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i10 %tmp_109 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 511 'zext' 'tmp_115_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_115_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 512 'getelementptr' 'b_addr_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 513 [4/5] (7.36ns)   --->   "%sum = fadd float %temp, 0.000000e+00" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 513 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 514 [1/4] (8.48ns)   --->   "%temp_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 514 'fmul' 'temp_4' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [1/4] (8.48ns)   --->   "%temp_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 515 'fmul' 'temp_5' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 516 [2/4] (8.48ns)   --->   "%temp_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 516 'fmul' 'temp_6' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 517 [2/4] (8.48ns)   --->   "%temp_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 517 'fmul' 'temp_7' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 518 [3/4] (8.48ns)   --->   "%temp_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 518 'fmul' 'temp_8' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [3/4] (8.48ns)   --->   "%temp_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 519 'fmul' 'temp_9' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [4/4] (8.48ns)   --->   "%temp_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 520 'fmul' 'temp_s' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 521 [4/4] (8.48ns)   --->   "%temp_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 521 'fmul' 'temp_10' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 522 [1/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_15, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 522 'load' 'b_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 523 [1/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_16, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 523 'load' 'b_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 524 [2/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_17, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 524 'load' 'b_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_16 : Operation 525 [2/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_18, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 525 'load' 'b_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 17 <SV = 14> <Delay = 8.48>
ST_17 : Operation 526 [1/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_15, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 526 'load' 'a_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 527 [1/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_16, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 527 'load' 'a_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 528 [1/1] (1.54ns)   --->   "%a_load_16_mid2 = add i12 %tmp_5, 16" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 528 'add' 'a_load_16_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 529 [1/1] (0.00ns)   --->   "%a_load_16_mid2_cast = sext i12 %a_load_16_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 529 'sext' 'a_load_16_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 530 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_16_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 530 'getelementptr' 'a_addr_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 531 [2/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_17, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 531 'load' 'a_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 532 [1/1] (1.54ns)   --->   "%a_load_17_mid2 = add i12 %tmp_5, 17" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 532 'add' 'a_load_17_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%a_load_17_mid2_cast = sext i12 %a_load_17_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 533 'sext' 'a_load_17_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 534 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_17_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 534 'getelementptr' 'a_addr_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 535 [2/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_18, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 535 'load' 'a_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 536 [1/1] (1.73ns)   --->   "%tmp_110 = add i10 %tmp_11_cast161_cast, -268" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 536 'add' 'tmp_110' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_116_cast = zext i10 %tmp_110 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 537 'zext' 'tmp_116_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 538 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_116_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 538 'getelementptr' 'b_addr_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 539 [1/1] (1.82ns)   --->   "%tmp_111 = add i9 %tmp_11_cast160_cast, -226" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 539 'add' 'tmp_111' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_117_cast1 = sext i9 %tmp_111 to i10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 540 'sext' 'tmp_117_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i10 %tmp_117_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 541 'zext' 'tmp_117_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_117_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 542 'getelementptr' 'b_addr_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 543 [3/5] (7.36ns)   --->   "%sum = fadd float %temp, 0.000000e+00" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 543 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/4] (8.48ns)   --->   "%temp_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 544 'fmul' 'temp_6' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 545 [1/4] (8.48ns)   --->   "%temp_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 545 'fmul' 'temp_7' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 546 [2/4] (8.48ns)   --->   "%temp_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 546 'fmul' 'temp_8' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 547 [2/4] (8.48ns)   --->   "%temp_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 547 'fmul' 'temp_9' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [3/4] (8.48ns)   --->   "%temp_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 548 'fmul' 'temp_s' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 549 [3/4] (8.48ns)   --->   "%temp_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 549 'fmul' 'temp_10' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 550 [4/4] (8.48ns)   --->   "%temp_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 550 'fmul' 'temp_11' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 551 [4/4] (8.48ns)   --->   "%temp_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 551 'fmul' 'temp_12' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_17, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 552 'load' 'b_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 553 [1/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_18, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 553 'load' 'b_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 554 [2/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_19, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 554 'load' 'b_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_17 : Operation 555 [2/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_20, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 555 'load' 'b_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 18 <SV = 15> <Delay = 8.48>
ST_18 : Operation 556 [1/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_17, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 556 'load' 'a_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 557 [1/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_18, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 557 'load' 'a_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 558 [1/1] (1.54ns)   --->   "%a_load_18_mid2 = add i12 %tmp_5, 18" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 558 'add' 'a_load_18_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "%a_load_18_mid2_cast = sext i12 %a_load_18_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 559 'sext' 'a_load_18_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_18_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 560 'getelementptr' 'a_addr_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 561 [2/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_19, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 561 'load' 'a_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 562 [1/1] (1.54ns)   --->   "%a_load_19_mid2 = add i12 %tmp_5, 19" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 562 'add' 'a_load_19_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 563 [1/1] (0.00ns)   --->   "%a_load_19_mid2_cast = sext i12 %a_load_19_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 563 'sext' 'a_load_19_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 564 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_19_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 564 'getelementptr' 'a_addr_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 565 [2/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_20, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 565 'load' 'a_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 566 [1/1] (1.82ns)   --->   "%tmp_112 = add i9 %tmp_11_cast160_cast, -184" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 566 'add' 'tmp_112' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_118_cast1 = sext i9 %tmp_112 to i10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 567 'sext' 'tmp_118_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i10 %tmp_118_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 568 'zext' 'tmp_118_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_118_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 569 'getelementptr' 'b_addr_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (1.82ns)   --->   "%tmp_113 = add i9 %tmp_11_cast160_cast, -142" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 570 'add' 'tmp_113' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_119_cast1 = sext i9 %tmp_113 to i10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 571 'sext' 'tmp_119_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i10 %tmp_119_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 572 'zext' 'tmp_119_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_119_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 573 'getelementptr' 'b_addr_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 574 [2/5] (7.36ns)   --->   "%sum = fadd float %temp, 0.000000e+00" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 574 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 575 [1/4] (8.48ns)   --->   "%temp_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 575 'fmul' 'temp_8' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 576 [1/4] (8.48ns)   --->   "%temp_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 576 'fmul' 'temp_9' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 577 [2/4] (8.48ns)   --->   "%temp_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 577 'fmul' 'temp_s' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 578 [2/4] (8.48ns)   --->   "%temp_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 578 'fmul' 'temp_10' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 579 [3/4] (8.48ns)   --->   "%temp_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 579 'fmul' 'temp_11' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 580 [3/4] (8.48ns)   --->   "%temp_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 580 'fmul' 'temp_12' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 581 [4/4] (8.48ns)   --->   "%temp_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 581 'fmul' 'temp_13' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 582 [4/4] (8.48ns)   --->   "%temp_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 582 'fmul' 'temp_14' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 583 [1/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_19, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 583 'load' 'b_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 584 [1/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_20, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 584 'load' 'b_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 585 [2/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_21, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 585 'load' 'b_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_18 : Operation 586 [2/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_22, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 586 'load' 'b_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 19 <SV = 16> <Delay = 8.48>
ST_19 : Operation 587 [1/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_19, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 587 'load' 'a_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 588 [1/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_20, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 588 'load' 'a_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 589 [1/1] (1.54ns)   --->   "%a_load_20_mid2 = add i12 %tmp_5, 20" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 589 'add' 'a_load_20_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "%a_load_20_mid2_cast = sext i12 %a_load_20_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 590 'sext' 'a_load_20_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 591 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_20_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 591 'getelementptr' 'a_addr_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 592 [2/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_21, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 592 'load' 'a_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 593 [1/1] (1.54ns)   --->   "%a_load_21_mid2 = add i12 %tmp_5, 21" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 593 'add' 'a_load_21_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%a_load_21_mid2_cast = sext i12 %a_load_21_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 594 'sext' 'a_load_21_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_21_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 595 'getelementptr' 'a_addr_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 596 [2/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_22, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 596 'load' 'a_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_11_cast2 = zext i6 %ib_0_i_i_mid2 to i11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 597 'zext' 'tmp_11_cast2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 598 [1/1] (1.91ns)   --->   "%tmp_114 = add i8 %tmp_11_cast160_cast1, -100" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 598 'add' 'tmp_114' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_120_cast1 = sext i8 %tmp_114 to i10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 599 'sext' 'tmp_120_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i10 %tmp_120_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 600 'zext' 'tmp_120_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_120_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 601 'getelementptr' 'b_addr_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (1.63ns)   --->   "%tmp_115 = add i11 %tmp_11_cast2, 966" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 602 'add' 'tmp_115' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i11 %tmp_115 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 603 'zext' 'tmp_121_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_121_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 604 'getelementptr' 'b_addr_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 605 [1/5] (7.36ns)   --->   "%sum = fadd float %temp, 0.000000e+00" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 605 'fadd' 'sum' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 606 [1/4] (8.48ns)   --->   "%temp_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 606 'fmul' 'temp_s' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 607 [1/4] (8.48ns)   --->   "%temp_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 607 'fmul' 'temp_10' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 608 [2/4] (8.48ns)   --->   "%temp_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 608 'fmul' 'temp_11' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [2/4] (8.48ns)   --->   "%temp_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 609 'fmul' 'temp_12' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [3/4] (8.48ns)   --->   "%temp_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 610 'fmul' 'temp_13' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [3/4] (8.48ns)   --->   "%temp_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 611 'fmul' 'temp_14' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 612 [4/4] (8.48ns)   --->   "%temp_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 612 'fmul' 'temp_15' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 613 [4/4] (8.48ns)   --->   "%temp_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 613 'fmul' 'temp_16' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_21, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 614 'load' 'b_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 615 [1/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_22, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 615 'load' 'b_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 616 [2/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_23, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 616 'load' 'b_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_19 : Operation 617 [2/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_24, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 617 'load' 'b_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 20 <SV = 17> <Delay = 8.48>
ST_20 : Operation 618 [1/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_21, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 618 'load' 'a_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 619 [1/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_22, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 619 'load' 'a_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 620 [1/1] (1.54ns)   --->   "%a_load_22_mid2 = add i12 %tmp_5, 22" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 620 'add' 'a_load_22_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 621 [1/1] (0.00ns)   --->   "%a_load_22_mid2_cast = sext i12 %a_load_22_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 621 'sext' 'a_load_22_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 622 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_22_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 622 'getelementptr' 'a_addr_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 623 [2/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_23, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 623 'load' 'a_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 624 [1/1] (1.54ns)   --->   "%a_load_23_mid2 = add i12 %tmp_5, 23" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 624 'add' 'a_load_23_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 625 [1/1] (0.00ns)   --->   "%a_load_23_mid2_cast = sext i12 %a_load_23_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 625 'sext' 'a_load_23_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 626 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_23_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 626 'getelementptr' 'a_addr_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 627 [2/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_24, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 627 'load' 'a_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 628 [1/1] (1.63ns)   --->   "%tmp_116 = add i11 %tmp_11_cast2, 1008" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 628 'add' 'tmp_116' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i11 %tmp_116 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 629 'zext' 'tmp_122_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 630 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_122_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 630 'getelementptr' 'b_addr_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 631 [1/1] (1.63ns)   --->   "%tmp_117 = add i11 %tmp_11_cast2, -998" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 631 'add' 'tmp_117' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i11 %tmp_117 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 632 'zext' 'tmp_123_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 633 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_123_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 633 'getelementptr' 'b_addr_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 634 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 634 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_1, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 635 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 636 [5/5] (7.36ns)   --->   "%sum_1 = fadd float %sum, %temp_1" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 636 'fadd' 'sum_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 637 [1/4] (8.48ns)   --->   "%temp_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 637 'fmul' 'temp_11' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 638 [1/4] (8.48ns)   --->   "%temp_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 638 'fmul' 'temp_12' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 639 [2/4] (8.48ns)   --->   "%temp_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 639 'fmul' 'temp_13' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 640 [2/4] (8.48ns)   --->   "%temp_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 640 'fmul' 'temp_14' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 641 [3/4] (8.48ns)   --->   "%temp_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 641 'fmul' 'temp_15' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 642 [3/4] (8.48ns)   --->   "%temp_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 642 'fmul' 'temp_16' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 643 [4/4] (8.48ns)   --->   "%temp_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 643 'fmul' 'temp_17' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 644 [4/4] (8.48ns)   --->   "%temp_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 644 'fmul' 'temp_18' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 645 [1/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_23, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 645 'load' 'b_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 646 [1/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_24, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 646 'load' 'b_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 647 [2/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_25, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 647 'load' 'b_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_20 : Operation 648 [2/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_26, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 648 'load' 'b_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 21 <SV = 18> <Delay = 8.48>
ST_21 : Operation 649 [1/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_23, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 649 'load' 'a_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 650 [1/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_24, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 650 'load' 'a_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 651 [1/1] (1.54ns)   --->   "%a_load_24_mid2 = add i12 %tmp_5, 24" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 651 'add' 'a_load_24_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 652 [1/1] (0.00ns)   --->   "%a_load_24_mid2_cast = sext i12 %a_load_24_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 652 'sext' 'a_load_24_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 653 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_24_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 653 'getelementptr' 'a_addr_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 654 [2/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_25, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 654 'load' 'a_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 655 [1/1] (1.54ns)   --->   "%a_load_25_mid2 = add i12 %tmp_5, 25" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 655 'add' 'a_load_25_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 656 [1/1] (0.00ns)   --->   "%a_load_25_mid2_cast = sext i12 %a_load_25_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 656 'sext' 'a_load_25_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 657 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_25_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 657 'getelementptr' 'a_addr_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 658 [2/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_26, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 658 'load' 'a_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 659 [1/1] (1.63ns)   --->   "%tmp_118 = add i11 %tmp_11_cast2, -956" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 659 'add' 'tmp_118' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_124_cast = zext i11 %tmp_118 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 660 'zext' 'tmp_124_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 661 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_124_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 661 'getelementptr' 'b_addr_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 662 [1/1] (1.63ns)   --->   "%tmp_119 = add i11 %tmp_11_cast2, -914" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 662 'add' 'tmp_119' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_125_cast = zext i11 %tmp_119 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 663 'zext' 'tmp_125_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 664 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_125_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 664 'getelementptr' 'b_addr_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 665 [4/5] (7.36ns)   --->   "%sum_1 = fadd float %sum, %temp_1" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 665 'fadd' 'sum_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 666 [1/4] (8.48ns)   --->   "%temp_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 666 'fmul' 'temp_13' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 667 [1/4] (8.48ns)   --->   "%temp_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 667 'fmul' 'temp_14' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 668 [2/4] (8.48ns)   --->   "%temp_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 668 'fmul' 'temp_15' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 669 [2/4] (8.48ns)   --->   "%temp_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 669 'fmul' 'temp_16' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 670 [3/4] (8.48ns)   --->   "%temp_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 670 'fmul' 'temp_17' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 671 [3/4] (8.48ns)   --->   "%temp_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 671 'fmul' 'temp_18' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 672 [4/4] (8.48ns)   --->   "%temp_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 672 'fmul' 'temp_19' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 673 [4/4] (8.48ns)   --->   "%temp_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 673 'fmul' 'temp_20' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 674 [1/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_25, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 674 'load' 'b_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 675 [1/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_26, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 675 'load' 'b_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 676 [2/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_27, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 676 'load' 'b_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_21 : Operation 677 [2/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_28, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 677 'load' 'b_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 22 <SV = 19> <Delay = 8.48>
ST_22 : Operation 678 [1/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_25, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 678 'load' 'a_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 679 [1/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_26, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 679 'load' 'a_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 680 [1/1] (1.54ns)   --->   "%a_load_26_mid2 = add i12 %tmp_5, 26" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 680 'add' 'a_load_26_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 681 [1/1] (0.00ns)   --->   "%a_load_26_mid2_cast = sext i12 %a_load_26_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 681 'sext' 'a_load_26_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 682 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_26_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 682 'getelementptr' 'a_addr_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 683 [2/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_27, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 683 'load' 'a_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 684 [1/1] (1.54ns)   --->   "%a_load_27_mid2 = add i12 %tmp_5, 27" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 684 'add' 'a_load_27_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 685 [1/1] (0.00ns)   --->   "%a_load_27_mid2_cast = sext i12 %a_load_27_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 685 'sext' 'a_load_27_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 686 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_27_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 686 'getelementptr' 'a_addr_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 687 [2/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_28, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 687 'load' 'a_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 688 [1/1] (1.63ns)   --->   "%tmp_120 = add i11 %tmp_11_cast2, -872" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 688 'add' 'tmp_120' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i11 %tmp_120 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 689 'zext' 'tmp_126_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 690 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_126_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 690 'getelementptr' 'b_addr_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 691 [1/1] (1.63ns)   --->   "%tmp_121 = add i11 %tmp_11_cast2, -830" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 691 'add' 'tmp_121' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_127_cast = zext i11 %tmp_121 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 692 'zext' 'tmp_127_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_127_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 693 'getelementptr' 'b_addr_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 694 [3/5] (7.36ns)   --->   "%sum_1 = fadd float %sum, %temp_1" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 694 'fadd' 'sum_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 695 [1/4] (8.48ns)   --->   "%temp_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 695 'fmul' 'temp_15' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 696 [1/4] (8.48ns)   --->   "%temp_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 696 'fmul' 'temp_16' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 697 [2/4] (8.48ns)   --->   "%temp_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 697 'fmul' 'temp_17' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 698 [2/4] (8.48ns)   --->   "%temp_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 698 'fmul' 'temp_18' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 699 [3/4] (8.48ns)   --->   "%temp_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 699 'fmul' 'temp_19' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 700 [3/4] (8.48ns)   --->   "%temp_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 700 'fmul' 'temp_20' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 701 [4/4] (8.48ns)   --->   "%temp_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 701 'fmul' 'temp_21' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 702 [4/4] (8.48ns)   --->   "%temp_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 702 'fmul' 'temp_22' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 703 [1/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_27, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 703 'load' 'b_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 704 [1/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_28, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 704 'load' 'b_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 705 [2/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_29, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 705 'load' 'b_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_22 : Operation 706 [2/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_30, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 706 'load' 'b_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 23 <SV = 20> <Delay = 8.48>
ST_23 : Operation 707 [1/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_27, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 707 'load' 'a_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 708 [1/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_28, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 708 'load' 'a_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 709 [1/1] (1.54ns)   --->   "%a_load_28_mid2 = add i12 %tmp_5, 28" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 709 'add' 'a_load_28_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 710 [1/1] (0.00ns)   --->   "%a_load_28_mid2_cast = sext i12 %a_load_28_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 710 'sext' 'a_load_28_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 711 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_28_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 711 'getelementptr' 'a_addr_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 712 [2/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_29, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 712 'load' 'a_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 713 [1/1] (1.54ns)   --->   "%a_load_29_mid2 = add i12 %tmp_5, 29" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 713 'add' 'a_load_29_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 714 [1/1] (0.00ns)   --->   "%a_load_29_mid2_cast = sext i12 %a_load_29_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 714 'sext' 'a_load_29_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_29_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 715 'getelementptr' 'a_addr_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 716 [2/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_30, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 716 'load' 'a_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 717 [1/1] (1.63ns)   --->   "%tmp_122 = add i11 %tmp_11_cast2, -788" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 717 'add' 'tmp_122' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i11 %tmp_122 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 718 'zext' 'tmp_128_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 719 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_128_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 719 'getelementptr' 'b_addr_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 720 [1/1] (1.63ns)   --->   "%tmp_123 = add i11 %tmp_11_cast2, -746" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 720 'add' 'tmp_123' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i11 %tmp_123 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 721 'zext' 'tmp_129_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 722 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_129_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 722 'getelementptr' 'b_addr_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 723 [2/5] (7.36ns)   --->   "%sum_1 = fadd float %sum, %temp_1" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 723 'fadd' 'sum_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 724 [1/4] (8.48ns)   --->   "%temp_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 724 'fmul' 'temp_17' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 725 [1/4] (8.48ns)   --->   "%temp_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 725 'fmul' 'temp_18' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 726 [2/4] (8.48ns)   --->   "%temp_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 726 'fmul' 'temp_19' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 727 [2/4] (8.48ns)   --->   "%temp_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 727 'fmul' 'temp_20' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 728 [3/4] (8.48ns)   --->   "%temp_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 728 'fmul' 'temp_21' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 729 [3/4] (8.48ns)   --->   "%temp_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 729 'fmul' 'temp_22' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 730 [4/4] (8.48ns)   --->   "%temp_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 730 'fmul' 'temp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 731 [4/4] (8.48ns)   --->   "%temp_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 731 'fmul' 'temp_24' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 732 [1/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_29, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 732 'load' 'b_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 733 [1/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_30, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 733 'load' 'b_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 734 [2/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_31, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 734 'load' 'b_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_23 : Operation 735 [2/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_32, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 735 'load' 'b_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 24 <SV = 21> <Delay = 8.48>
ST_24 : Operation 736 [1/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_29, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 736 'load' 'a_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 737 [1/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_30, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 737 'load' 'a_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 738 [1/1] (1.54ns)   --->   "%a_load_30_mid2 = add i12 %tmp_5, 30" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 738 'add' 'a_load_30_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 739 [1/1] (0.00ns)   --->   "%a_load_30_mid2_cast = sext i12 %a_load_30_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 739 'sext' 'a_load_30_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 740 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_30_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 740 'getelementptr' 'a_addr_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 741 [2/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_31, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 741 'load' 'a_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 742 [1/1] (1.54ns)   --->   "%a_load_31_mid2 = add i12 %tmp_5, 31" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 742 'add' 'a_load_31_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 743 [1/1] (0.00ns)   --->   "%a_load_31_mid2_cast = sext i12 %a_load_31_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 743 'sext' 'a_load_31_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 744 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_31_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 744 'getelementptr' 'a_addr_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 745 [2/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_32, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 745 'load' 'a_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 21, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 746 'bitconcatenate' 'tmp_124' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 747 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_124" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 747 'getelementptr' 'b_addr_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 748 [1/1] (1.63ns)   --->   "%tmp_125 = add i11 %tmp_11_cast2, -662" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 748 'add' 'tmp_125' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i11 %tmp_125 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 749 'zext' 'tmp_131_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 750 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_131_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 750 'getelementptr' 'b_addr_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 751 [1/5] (7.36ns)   --->   "%sum_1 = fadd float %sum, %temp_1" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 751 'fadd' 'sum_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 752 [1/4] (8.48ns)   --->   "%temp_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 752 'fmul' 'temp_19' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 753 [1/4] (8.48ns)   --->   "%temp_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 753 'fmul' 'temp_20' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 754 [2/4] (8.48ns)   --->   "%temp_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 754 'fmul' 'temp_21' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 755 [2/4] (8.48ns)   --->   "%temp_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 755 'fmul' 'temp_22' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 756 [3/4] (8.48ns)   --->   "%temp_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 756 'fmul' 'temp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 757 [3/4] (8.48ns)   --->   "%temp_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 757 'fmul' 'temp_24' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 758 [4/4] (8.48ns)   --->   "%temp_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 758 'fmul' 'temp_25' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 759 [4/4] (8.48ns)   --->   "%temp_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 759 'fmul' 'temp_26' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 760 [1/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_31, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 760 'load' 'b_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 761 [1/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_32, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 761 'load' 'b_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 762 [2/2] (3.25ns)   --->   "%b_load_32 = load float* %b_addr_33, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 762 'load' 'b_load_32' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_24 : Operation 763 [2/2] (3.25ns)   --->   "%b_load_33 = load float* %b_addr_34, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 763 'load' 'b_load_33' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 25 <SV = 22> <Delay = 8.48>
ST_25 : Operation 764 [1/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_31, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 764 'load' 'a_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 765 [1/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_32, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 765 'load' 'a_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 766 [1/1] (1.54ns)   --->   "%a_load_32_mid2 = add i12 %tmp_5, 32" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 766 'add' 'a_load_32_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [1/1] (0.00ns)   --->   "%a_load_32_mid2_cast = sext i12 %a_load_32_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 767 'sext' 'a_load_32_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 768 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_32_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 768 'getelementptr' 'a_addr_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 769 [2/2] (3.25ns)   --->   "%a_load_32 = load float* %a_addr_33, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 769 'load' 'a_load_32' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 770 [1/1] (1.54ns)   --->   "%a_load_33_mid2 = add i12 %tmp_5, 33" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 770 'add' 'a_load_33_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 771 [1/1] (0.00ns)   --->   "%a_load_33_mid2_cast = sext i12 %a_load_33_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 771 'sext' 'a_load_33_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 772 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_33_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 772 'getelementptr' 'a_addr_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 773 [2/2] (3.25ns)   --->   "%a_load_33 = load float* %a_addr_34, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 773 'load' 'a_load_33' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 774 [1/1] (1.63ns)   --->   "%tmp_126 = add i11 %tmp_11_cast2, -620" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 774 'add' 'tmp_126' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_132_cast = zext i11 %tmp_126 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 775 'zext' 'tmp_132_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 776 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_132_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 776 'getelementptr' 'b_addr_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 777 [1/1] (1.63ns)   --->   "%tmp_127 = add i11 %tmp_11_cast2, -578" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 777 'add' 'tmp_127' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_133_cast = zext i11 %tmp_127 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 778 'zext' 'tmp_133_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 779 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_133_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 779 'getelementptr' 'b_addr_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 780 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_1, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 780 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_2, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 781 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 782 [5/5] (7.36ns)   --->   "%sum_2 = fadd float %sum_1, %temp_2" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 782 'fadd' 'sum_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 783 [1/4] (8.48ns)   --->   "%temp_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 783 'fmul' 'temp_21' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 784 [1/4] (8.48ns)   --->   "%temp_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 784 'fmul' 'temp_22' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 785 [2/4] (8.48ns)   --->   "%temp_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 785 'fmul' 'temp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 786 [2/4] (8.48ns)   --->   "%temp_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 786 'fmul' 'temp_24' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 787 [3/4] (8.48ns)   --->   "%temp_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 787 'fmul' 'temp_25' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 788 [3/4] (8.48ns)   --->   "%temp_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 788 'fmul' 'temp_26' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 789 [4/4] (8.48ns)   --->   "%temp_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 789 'fmul' 'temp_27' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 790 [4/4] (8.48ns)   --->   "%temp_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 790 'fmul' 'temp_28' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 791 [1/2] (3.25ns)   --->   "%b_load_32 = load float* %b_addr_33, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 791 'load' 'b_load_32' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 792 [1/2] (3.25ns)   --->   "%b_load_33 = load float* %b_addr_34, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 792 'load' 'b_load_33' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 793 [2/2] (3.25ns)   --->   "%b_load_34 = load float* %b_addr_35, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 793 'load' 'b_load_34' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_25 : Operation 794 [2/2] (3.25ns)   --->   "%b_load_35 = load float* %b_addr_36, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 794 'load' 'b_load_35' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 26 <SV = 23> <Delay = 8.48>
ST_26 : Operation 795 [1/2] (3.25ns)   --->   "%a_load_32 = load float* %a_addr_33, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 795 'load' 'a_load_32' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 796 [1/2] (3.25ns)   --->   "%a_load_33 = load float* %a_addr_34, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 796 'load' 'a_load_33' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 797 [1/1] (1.54ns)   --->   "%a_load_34_mid2 = add i12 %tmp_5, 34" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 797 'add' 'a_load_34_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 798 [1/1] (0.00ns)   --->   "%a_load_34_mid2_cast = sext i12 %a_load_34_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 798 'sext' 'a_load_34_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 799 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_34_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 799 'getelementptr' 'a_addr_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 800 [2/2] (3.25ns)   --->   "%a_load_34 = load float* %a_addr_35, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 800 'load' 'a_load_34' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 801 [1/1] (1.54ns)   --->   "%a_load_35_mid2 = add i12 %tmp_5, 35" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 801 'add' 'a_load_35_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 802 [1/1] (0.00ns)   --->   "%a_load_35_mid2_cast = sext i12 %a_load_35_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 802 'sext' 'a_load_35_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 803 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_35_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 803 'getelementptr' 'a_addr_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 804 [2/2] (3.25ns)   --->   "%a_load_35 = load float* %a_addr_36, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 804 'load' 'a_load_35' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 805 [1/1] (1.63ns)   --->   "%tmp_128 = add i11 %tmp_11_cast2, -536" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 805 'add' 'tmp_128' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i11 %tmp_128 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 806 'zext' 'tmp_134_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 807 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_134_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 807 'getelementptr' 'b_addr_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 808 [1/1] (1.73ns)   --->   "%tmp_129 = add i10 %tmp_11_cast161_cast, -494" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 808 'add' 'tmp_129' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_135_cast1 = sext i10 %tmp_129 to i11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 809 'sext' 'tmp_135_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i11 %tmp_135_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 810 'zext' 'tmp_135_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 811 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_135_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 811 'getelementptr' 'b_addr_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 812 [4/5] (7.36ns)   --->   "%sum_2 = fadd float %sum_1, %temp_2" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 812 'fadd' 'sum_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 813 [1/4] (8.48ns)   --->   "%temp_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 813 'fmul' 'temp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 814 [1/4] (8.48ns)   --->   "%temp_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 814 'fmul' 'temp_24' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 815 [2/4] (8.48ns)   --->   "%temp_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 815 'fmul' 'temp_25' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 816 [2/4] (8.48ns)   --->   "%temp_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 816 'fmul' 'temp_26' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 817 [3/4] (8.48ns)   --->   "%temp_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 817 'fmul' 'temp_27' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 818 [3/4] (8.48ns)   --->   "%temp_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 818 'fmul' 'temp_28' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 819 [4/4] (8.48ns)   --->   "%temp_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 819 'fmul' 'temp_29' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 820 [4/4] (8.48ns)   --->   "%temp_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 820 'fmul' 'temp_30' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 821 [1/2] (3.25ns)   --->   "%b_load_34 = load float* %b_addr_35, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 821 'load' 'b_load_34' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 822 [1/2] (3.25ns)   --->   "%b_load_35 = load float* %b_addr_36, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 822 'load' 'b_load_35' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 823 [2/2] (3.25ns)   --->   "%b_load_36 = load float* %b_addr_37, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 823 'load' 'b_load_36' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_26 : Operation 824 [2/2] (3.25ns)   --->   "%b_load_37 = load float* %b_addr_38, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 824 'load' 'b_load_37' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 27 <SV = 24> <Delay = 8.48>
ST_27 : Operation 825 [1/2] (3.25ns)   --->   "%a_load_34 = load float* %a_addr_35, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 825 'load' 'a_load_34' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 826 [1/2] (3.25ns)   --->   "%a_load_35 = load float* %a_addr_36, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 826 'load' 'a_load_35' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 827 [1/1] (1.54ns)   --->   "%a_load_36_mid2 = add i12 %tmp_5, 36" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 827 'add' 'a_load_36_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 828 [1/1] (0.00ns)   --->   "%a_load_36_mid2_cast = sext i12 %a_load_36_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 828 'sext' 'a_load_36_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 829 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_36_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 829 'getelementptr' 'a_addr_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 830 [2/2] (3.25ns)   --->   "%a_load_36 = load float* %a_addr_37, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 830 'load' 'a_load_36' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 831 [1/1] (1.54ns)   --->   "%a_load_37_mid2 = add i12 %tmp_5, 37" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 831 'add' 'a_load_37_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 832 [1/1] (0.00ns)   --->   "%a_load_37_mid2_cast = sext i12 %a_load_37_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 832 'sext' 'a_load_37_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 833 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_37_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 833 'getelementptr' 'a_addr_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 834 [2/2] (3.25ns)   --->   "%a_load_37 = load float* %a_addr_38, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 834 'load' 'a_load_37' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 835 [1/1] (1.73ns)   --->   "%tmp_130 = add i10 %tmp_11_cast161_cast, -452" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 835 'add' 'tmp_130' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_136_cast1 = sext i10 %tmp_130 to i11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 836 'sext' 'tmp_136_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i11 %tmp_136_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 837 'zext' 'tmp_136_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 838 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_136_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 838 'getelementptr' 'b_addr_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 839 [1/1] (1.73ns)   --->   "%tmp_131 = add i10 %tmp_11_cast161_cast, -410" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 839 'add' 'tmp_131' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_137_cast1 = sext i10 %tmp_131 to i11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 840 'sext' 'tmp_137_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_137_cast = zext i11 %tmp_137_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 841 'zext' 'tmp_137_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 842 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_137_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 842 'getelementptr' 'b_addr_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 843 [3/5] (7.36ns)   --->   "%sum_2 = fadd float %sum_1, %temp_2" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 843 'fadd' 'sum_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 844 [1/4] (8.48ns)   --->   "%temp_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 844 'fmul' 'temp_25' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 845 [1/4] (8.48ns)   --->   "%temp_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 845 'fmul' 'temp_26' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [2/4] (8.48ns)   --->   "%temp_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 846 'fmul' 'temp_27' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [2/4] (8.48ns)   --->   "%temp_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 847 'fmul' 'temp_28' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 848 [3/4] (8.48ns)   --->   "%temp_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 848 'fmul' 'temp_29' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 849 [3/4] (8.48ns)   --->   "%temp_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 849 'fmul' 'temp_30' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 850 [4/4] (8.48ns)   --->   "%temp_31 = fmul float %a_load_32, %b_load_32" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 850 'fmul' 'temp_31' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [4/4] (8.48ns)   --->   "%temp_32 = fmul float %a_load_33, %b_load_33" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 851 'fmul' 'temp_32' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [1/2] (3.25ns)   --->   "%b_load_36 = load float* %b_addr_37, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 852 'load' 'b_load_36' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 853 [1/2] (3.25ns)   --->   "%b_load_37 = load float* %b_addr_38, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 853 'load' 'b_load_37' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 854 [2/2] (3.25ns)   --->   "%b_load_38 = load float* %b_addr_39, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 854 'load' 'b_load_38' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_27 : Operation 855 [2/2] (3.25ns)   --->   "%b_load_39 = load float* %b_addr_40, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 855 'load' 'b_load_39' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 28 <SV = 25> <Delay = 8.48>
ST_28 : Operation 856 [1/2] (3.25ns)   --->   "%a_load_36 = load float* %a_addr_37, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 856 'load' 'a_load_36' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 857 [1/2] (3.25ns)   --->   "%a_load_37 = load float* %a_addr_38, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 857 'load' 'a_load_37' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 858 [1/1] (1.54ns)   --->   "%a_load_38_mid2 = add i12 %tmp_5, 38" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 858 'add' 'a_load_38_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 859 [1/1] (0.00ns)   --->   "%a_load_38_mid2_cast = sext i12 %a_load_38_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 859 'sext' 'a_load_38_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 860 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_38_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 860 'getelementptr' 'a_addr_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 861 [2/2] (3.25ns)   --->   "%a_load_38 = load float* %a_addr_39, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 861 'load' 'a_load_38' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 862 [1/1] (1.54ns)   --->   "%a_load_39_mid2 = add i12 %tmp_5, 39" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 862 'add' 'a_load_39_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 863 [1/1] (0.00ns)   --->   "%a_load_39_mid2_cast = sext i12 %a_load_39_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 863 'sext' 'a_load_39_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 864 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_39_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 864 'getelementptr' 'a_addr_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 865 [2/2] (3.25ns)   --->   "%a_load_39 = load float* %a_addr_40, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 865 'load' 'a_load_39' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 866 [1/1] (1.73ns)   --->   "%tmp_132 = add i10 %tmp_11_cast161_cast, -368" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 866 'add' 'tmp_132' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_138_cast1 = sext i10 %tmp_132 to i11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 867 'sext' 'tmp_138_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_138_cast = zext i11 %tmp_138_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 868 'zext' 'tmp_138_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_138_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 869 'getelementptr' 'b_addr_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (1.73ns)   --->   "%tmp_133 = add i10 %tmp_11_cast161_cast, -326" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 870 'add' 'tmp_133' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_139_cast1 = sext i10 %tmp_133 to i11" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 871 'sext' 'tmp_139_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_139_cast = zext i11 %tmp_139_cast1 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 872 'zext' 'tmp_139_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 873 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_139_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 873 'getelementptr' 'b_addr_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 874 [2/5] (7.36ns)   --->   "%sum_2 = fadd float %sum_1, %temp_2" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 874 'fadd' 'sum_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 875 [1/4] (8.48ns)   --->   "%temp_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 875 'fmul' 'temp_27' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 876 [1/4] (8.48ns)   --->   "%temp_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 876 'fmul' 'temp_28' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [2/4] (8.48ns)   --->   "%temp_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 877 'fmul' 'temp_29' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [2/4] (8.48ns)   --->   "%temp_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 878 'fmul' 'temp_30' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [3/4] (8.48ns)   --->   "%temp_31 = fmul float %a_load_32, %b_load_32" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 879 'fmul' 'temp_31' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 880 [3/4] (8.48ns)   --->   "%temp_32 = fmul float %a_load_33, %b_load_33" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 880 'fmul' 'temp_32' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [4/4] (8.48ns)   --->   "%temp_33 = fmul float %a_load_34, %b_load_34" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 881 'fmul' 'temp_33' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [4/4] (8.48ns)   --->   "%temp_34 = fmul float %a_load_35, %b_load_35" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 882 'fmul' 'temp_34' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/2] (3.25ns)   --->   "%b_load_38 = load float* %b_addr_39, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 883 'load' 'b_load_38' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 884 [1/2] (3.25ns)   --->   "%b_load_39 = load float* %b_addr_40, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 884 'load' 'b_load_39' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 885 [2/2] (3.25ns)   --->   "%b_load_40 = load float* %b_addr_41, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 885 'load' 'b_load_40' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 886 [2/2] (3.25ns)   --->   "%b_load_41 = load float* %b_addr_42, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 886 'load' 'b_load_41' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_28 : Operation 887 [1/1] (1.82ns)   --->   "%ib = add i6 %ib_0_i_i_mid2, 1" [./mmult.h:55->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 887 'add' 'ib' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 8.48>
ST_29 : Operation 888 [1/2] (3.25ns)   --->   "%a_load_38 = load float* %a_addr_39, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 888 'load' 'a_load_38' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_29 : Operation 889 [1/2] (3.25ns)   --->   "%a_load_39 = load float* %a_addr_40, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 889 'load' 'a_load_39' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_29 : Operation 890 [1/1] (1.54ns)   --->   "%a_load_40_mid2 = add i12 %tmp_5, 40" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 890 'add' 'a_load_40_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 891 [1/1] (0.00ns)   --->   "%a_load_40_mid2_cast = sext i12 %a_load_40_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 891 'sext' 'a_load_40_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 892 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_40_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 892 'getelementptr' 'a_addr_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 893 [2/2] (3.25ns)   --->   "%a_load_40 = load float* %a_addr_41, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 893 'load' 'a_load_40' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_29 : Operation 894 [1/1] (1.54ns)   --->   "%a_load_41_mid2 = add i12 %tmp_5, 41" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 894 'add' 'a_load_41_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 895 [1/1] (0.00ns)   --->   "%a_load_41_mid2_cast = sext i12 %a_load_41_mid2 to i64" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 895 'sext' 'a_load_41_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 896 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_41_mid2_cast" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 896 'getelementptr' 'a_addr_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 897 [2/2] (3.25ns)   --->   "%a_load_41 = load float* %a_addr_42, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 897 'load' 'a_load_41' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_29 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_11_cast1 = zext i6 %ib_0_i_i_mid2 to i12" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 898 'zext' 'tmp_11_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 899 [1/1] (1.54ns)   --->   "%tmp_134 = add i12 %tmp_11_cast1, %tmp_5" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 899 'add' 'tmp_134' <Predicate = (!exitcond_flatten1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 900 [1/5] (7.36ns)   --->   "%sum_2 = fadd float %sum_1, %temp_2" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 900 'fadd' 'sum_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 901 [1/4] (8.48ns)   --->   "%temp_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 901 'fmul' 'temp_29' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 902 [1/4] (8.48ns)   --->   "%temp_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 902 'fmul' 'temp_30' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 903 [2/4] (8.48ns)   --->   "%temp_31 = fmul float %a_load_32, %b_load_32" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 903 'fmul' 'temp_31' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 904 [2/4] (8.48ns)   --->   "%temp_32 = fmul float %a_load_33, %b_load_33" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 904 'fmul' 'temp_32' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 905 [3/4] (8.48ns)   --->   "%temp_33 = fmul float %a_load_34, %b_load_34" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 905 'fmul' 'temp_33' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 906 [3/4] (8.48ns)   --->   "%temp_34 = fmul float %a_load_35, %b_load_35" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 906 'fmul' 'temp_34' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 907 [4/4] (8.48ns)   --->   "%temp_35 = fmul float %a_load_36, %b_load_36" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 907 'fmul' 'temp_35' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 908 [4/4] (8.48ns)   --->   "%temp_36 = fmul float %a_load_37, %b_load_37" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 908 'fmul' 'temp_36' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 909 [1/2] (3.25ns)   --->   "%b_load_40 = load float* %b_addr_41, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 909 'load' 'b_load_40' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_29 : Operation 910 [1/2] (3.25ns)   --->   "%b_load_41 = load float* %b_addr_42, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 910 'load' 'b_load_41' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 30 <SV = 27> <Delay = 8.48>
ST_30 : Operation 911 [1/2] (3.25ns)   --->   "%a_load_40 = load float* %a_addr_41, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 911 'load' 'a_load_40' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_30 : Operation 912 [1/2] (3.25ns)   --->   "%a_load_41 = load float* %a_addr_42, align 4" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 912 'load' 'a_load_41' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_30 : Operation 913 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_2, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 913 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 914 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_3, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 914 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 915 [5/5] (7.36ns)   --->   "%sum_3 = fadd float %sum_2, %temp_3" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 915 'fadd' 'sum_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 916 [1/4] (8.48ns)   --->   "%temp_31 = fmul float %a_load_32, %b_load_32" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 916 'fmul' 'temp_31' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 917 [1/4] (8.48ns)   --->   "%temp_32 = fmul float %a_load_33, %b_load_33" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 917 'fmul' 'temp_32' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 918 [2/4] (8.48ns)   --->   "%temp_33 = fmul float %a_load_34, %b_load_34" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 918 'fmul' 'temp_33' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 919 [2/4] (8.48ns)   --->   "%temp_34 = fmul float %a_load_35, %b_load_35" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 919 'fmul' 'temp_34' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 920 [3/4] (8.48ns)   --->   "%temp_35 = fmul float %a_load_36, %b_load_36" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 920 'fmul' 'temp_35' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 921 [3/4] (8.48ns)   --->   "%temp_36 = fmul float %a_load_37, %b_load_37" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 921 'fmul' 'temp_36' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 922 [4/4] (8.48ns)   --->   "%temp_37 = fmul float %a_load_38, %b_load_38" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 922 'fmul' 'temp_37' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 923 [4/4] (8.48ns)   --->   "%temp_38 = fmul float %a_load_39, %b_load_39" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 923 'fmul' 'temp_38' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 8.48>
ST_31 : Operation 924 [4/5] (7.36ns)   --->   "%sum_3 = fadd float %sum_2, %temp_3" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 924 'fadd' 'sum_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 925 [1/4] (8.48ns)   --->   "%temp_33 = fmul float %a_load_34, %b_load_34" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 925 'fmul' 'temp_33' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 926 [1/4] (8.48ns)   --->   "%temp_34 = fmul float %a_load_35, %b_load_35" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 926 'fmul' 'temp_34' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 927 [2/4] (8.48ns)   --->   "%temp_35 = fmul float %a_load_36, %b_load_36" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 927 'fmul' 'temp_35' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 928 [2/4] (8.48ns)   --->   "%temp_36 = fmul float %a_load_37, %b_load_37" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 928 'fmul' 'temp_36' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 929 [3/4] (8.48ns)   --->   "%temp_37 = fmul float %a_load_38, %b_load_38" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 929 'fmul' 'temp_37' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 930 [3/4] (8.48ns)   --->   "%temp_38 = fmul float %a_load_39, %b_load_39" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 930 'fmul' 'temp_38' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 931 [4/4] (8.48ns)   --->   "%temp_39 = fmul float %a_load_40, %b_load_40" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 931 'fmul' 'temp_39' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 932 [4/4] (8.48ns)   --->   "%temp_40 = fmul float %a_load_41, %b_load_41" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 932 'fmul' 'temp_40' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 8.48>
ST_32 : Operation 933 [3/5] (7.36ns)   --->   "%sum_3 = fadd float %sum_2, %temp_3" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 933 'fadd' 'sum_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 934 [1/4] (8.48ns)   --->   "%temp_35 = fmul float %a_load_36, %b_load_36" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 934 'fmul' 'temp_35' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 935 [1/4] (8.48ns)   --->   "%temp_36 = fmul float %a_load_37, %b_load_37" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 935 'fmul' 'temp_36' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 936 [2/4] (8.48ns)   --->   "%temp_37 = fmul float %a_load_38, %b_load_38" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 936 'fmul' 'temp_37' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 937 [2/4] (8.48ns)   --->   "%temp_38 = fmul float %a_load_39, %b_load_39" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 937 'fmul' 'temp_38' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 938 [3/4] (8.48ns)   --->   "%temp_39 = fmul float %a_load_40, %b_load_40" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 938 'fmul' 'temp_39' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 939 [3/4] (8.48ns)   --->   "%temp_40 = fmul float %a_load_41, %b_load_41" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 939 'fmul' 'temp_40' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 8.48>
ST_33 : Operation 940 [2/5] (7.36ns)   --->   "%sum_3 = fadd float %sum_2, %temp_3" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 940 'fadd' 'sum_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 941 [1/4] (8.48ns)   --->   "%temp_37 = fmul float %a_load_38, %b_load_38" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 941 'fmul' 'temp_37' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 942 [1/4] (8.48ns)   --->   "%temp_38 = fmul float %a_load_39, %b_load_39" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 942 'fmul' 'temp_38' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 943 [2/4] (8.48ns)   --->   "%temp_39 = fmul float %a_load_40, %b_load_40" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 943 'fmul' 'temp_39' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 944 [2/4] (8.48ns)   --->   "%temp_40 = fmul float %a_load_41, %b_load_41" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 944 'fmul' 'temp_40' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 8.48>
ST_34 : Operation 945 [1/5] (7.36ns)   --->   "%sum_3 = fadd float %sum_2, %temp_3" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 945 'fadd' 'sum_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 946 [1/4] (8.48ns)   --->   "%temp_39 = fmul float %a_load_40, %b_load_40" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 946 'fmul' 'temp_39' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 947 [1/4] (8.48ns)   --->   "%temp_40 = fmul float %a_load_41, %b_load_41" [./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 947 'fmul' 'temp_40' <Predicate = (!exitcond_flatten1)> <Delay = 8.48> <Core = "FMul_nodsp">   --->   Core 130 'FMul_nodsp' <Latency = 3> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 7.36>
ST_35 : Operation 948 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_3, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 948 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 949 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_4, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 949 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 950 [5/5] (7.36ns)   --->   "%sum_4 = fadd float %sum_3, %temp_4" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 950 'fadd' 'sum_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 7.36>
ST_36 : Operation 951 [4/5] (7.36ns)   --->   "%sum_4 = fadd float %sum_3, %temp_4" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 951 'fadd' 'sum_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 7.36>
ST_37 : Operation 952 [3/5] (7.36ns)   --->   "%sum_4 = fadd float %sum_3, %temp_4" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 952 'fadd' 'sum_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 7.36>
ST_38 : Operation 953 [2/5] (7.36ns)   --->   "%sum_4 = fadd float %sum_3, %temp_4" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 953 'fadd' 'sum_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 7.36>
ST_39 : Operation 954 [1/5] (7.36ns)   --->   "%sum_4 = fadd float %sum_3, %temp_4" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 954 'fadd' 'sum_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 7.36>
ST_40 : Operation 955 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_4, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 955 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_5, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 956 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 957 [5/5] (7.36ns)   --->   "%sum_5 = fadd float %sum_4, %temp_5" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 957 'fadd' 'sum_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 7.36>
ST_41 : Operation 958 [4/5] (7.36ns)   --->   "%sum_5 = fadd float %sum_4, %temp_5" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 958 'fadd' 'sum_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 7.36>
ST_42 : Operation 959 [3/5] (7.36ns)   --->   "%sum_5 = fadd float %sum_4, %temp_5" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 959 'fadd' 'sum_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 7.36>
ST_43 : Operation 960 [2/5] (7.36ns)   --->   "%sum_5 = fadd float %sum_4, %temp_5" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 960 'fadd' 'sum_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 7.36>
ST_44 : Operation 961 [1/5] (7.36ns)   --->   "%sum_5 = fadd float %sum_4, %temp_5" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 961 'fadd' 'sum_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 7.36>
ST_45 : Operation 962 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_5, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 962 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 963 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_6, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 963 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 964 [5/5] (7.36ns)   --->   "%sum_6 = fadd float %sum_5, %temp_6" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 964 'fadd' 'sum_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 7.36>
ST_46 : Operation 965 [4/5] (7.36ns)   --->   "%sum_6 = fadd float %sum_5, %temp_6" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 965 'fadd' 'sum_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 7.36>
ST_47 : Operation 966 [3/5] (7.36ns)   --->   "%sum_6 = fadd float %sum_5, %temp_6" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 966 'fadd' 'sum_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 7.36>
ST_48 : Operation 967 [2/5] (7.36ns)   --->   "%sum_6 = fadd float %sum_5, %temp_6" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 967 'fadd' 'sum_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 7.36>
ST_49 : Operation 968 [1/5] (7.36ns)   --->   "%sum_6 = fadd float %sum_5, %temp_6" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 968 'fadd' 'sum_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 7.36>
ST_50 : Operation 969 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_6, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 969 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 970 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_7, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 970 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 971 [5/5] (7.36ns)   --->   "%sum_7 = fadd float %sum_6, %temp_7" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 971 'fadd' 'sum_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 7.36>
ST_51 : Operation 972 [4/5] (7.36ns)   --->   "%sum_7 = fadd float %sum_6, %temp_7" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 972 'fadd' 'sum_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 7.36>
ST_52 : Operation 973 [3/5] (7.36ns)   --->   "%sum_7 = fadd float %sum_6, %temp_7" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 973 'fadd' 'sum_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 7.36>
ST_53 : Operation 974 [2/5] (7.36ns)   --->   "%sum_7 = fadd float %sum_6, %temp_7" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 974 'fadd' 'sum_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 7.36>
ST_54 : Operation 975 [1/5] (7.36ns)   --->   "%sum_7 = fadd float %sum_6, %temp_7" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 975 'fadd' 'sum_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 7.36>
ST_55 : Operation 976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_7, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 976 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_8, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 977 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 978 [5/5] (7.36ns)   --->   "%sum_8 = fadd float %sum_7, %temp_8" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 978 'fadd' 'sum_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 7.36>
ST_56 : Operation 979 [4/5] (7.36ns)   --->   "%sum_8 = fadd float %sum_7, %temp_8" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 979 'fadd' 'sum_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 7.36>
ST_57 : Operation 980 [3/5] (7.36ns)   --->   "%sum_8 = fadd float %sum_7, %temp_8" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 980 'fadd' 'sum_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 7.36>
ST_58 : Operation 981 [2/5] (7.36ns)   --->   "%sum_8 = fadd float %sum_7, %temp_8" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 981 'fadd' 'sum_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 7.36>
ST_59 : Operation 982 [1/5] (7.36ns)   --->   "%sum_8 = fadd float %sum_7, %temp_8" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 982 'fadd' 'sum_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 7.36>
ST_60 : Operation 983 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_8, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 983 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_60 : Operation 984 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_9, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 984 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_60 : Operation 985 [5/5] (7.36ns)   --->   "%sum_9 = fadd float %sum_8, %temp_9" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 985 'fadd' 'sum_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 7.36>
ST_61 : Operation 986 [4/5] (7.36ns)   --->   "%sum_9 = fadd float %sum_8, %temp_9" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 986 'fadd' 'sum_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 7.36>
ST_62 : Operation 987 [3/5] (7.36ns)   --->   "%sum_9 = fadd float %sum_8, %temp_9" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 987 'fadd' 'sum_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 7.36>
ST_63 : Operation 988 [2/5] (7.36ns)   --->   "%sum_9 = fadd float %sum_8, %temp_9" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 988 'fadd' 'sum_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 7.36>
ST_64 : Operation 989 [1/5] (7.36ns)   --->   "%sum_9 = fadd float %sum_8, %temp_9" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 989 'fadd' 'sum_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 7.36>
ST_65 : Operation 990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_9, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 990 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 991 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_s, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 991 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 992 [5/5] (7.36ns)   --->   "%sum_s = fadd float %sum_9, %temp_s" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 992 'fadd' 'sum_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 7.36>
ST_66 : Operation 993 [4/5] (7.36ns)   --->   "%sum_s = fadd float %sum_9, %temp_s" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 993 'fadd' 'sum_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 7.36>
ST_67 : Operation 994 [3/5] (7.36ns)   --->   "%sum_s = fadd float %sum_9, %temp_s" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 994 'fadd' 'sum_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 7.36>
ST_68 : Operation 995 [2/5] (7.36ns)   --->   "%sum_s = fadd float %sum_9, %temp_s" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 995 'fadd' 'sum_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 7.36>
ST_69 : Operation 996 [1/5] (7.36ns)   --->   "%sum_s = fadd float %sum_9, %temp_s" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 996 'fadd' 'sum_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 7.36>
ST_70 : Operation 997 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_s, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 997 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 998 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_10, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 998 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 999 [5/5] (7.36ns)   --->   "%sum_10 = fadd float %sum_s, %temp_10" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 999 'fadd' 'sum_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 68> <Delay = 7.36>
ST_71 : Operation 1000 [4/5] (7.36ns)   --->   "%sum_10 = fadd float %sum_s, %temp_10" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1000 'fadd' 'sum_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 69> <Delay = 7.36>
ST_72 : Operation 1001 [3/5] (7.36ns)   --->   "%sum_10 = fadd float %sum_s, %temp_10" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1001 'fadd' 'sum_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 70> <Delay = 7.36>
ST_73 : Operation 1002 [2/5] (7.36ns)   --->   "%sum_10 = fadd float %sum_s, %temp_10" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1002 'fadd' 'sum_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 71> <Delay = 7.36>
ST_74 : Operation 1003 [1/5] (7.36ns)   --->   "%sum_10 = fadd float %sum_s, %temp_10" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1003 'fadd' 'sum_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 72> <Delay = 7.36>
ST_75 : Operation 1004 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_10, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1004 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_75 : Operation 1005 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_11, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1005 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_75 : Operation 1006 [5/5] (7.36ns)   --->   "%sum_11 = fadd float %sum_10, %temp_11" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1006 'fadd' 'sum_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 73> <Delay = 7.36>
ST_76 : Operation 1007 [4/5] (7.36ns)   --->   "%sum_11 = fadd float %sum_10, %temp_11" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1007 'fadd' 'sum_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 74> <Delay = 7.36>
ST_77 : Operation 1008 [3/5] (7.36ns)   --->   "%sum_11 = fadd float %sum_10, %temp_11" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1008 'fadd' 'sum_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 7.36>
ST_78 : Operation 1009 [2/5] (7.36ns)   --->   "%sum_11 = fadd float %sum_10, %temp_11" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1009 'fadd' 'sum_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 76> <Delay = 7.36>
ST_79 : Operation 1010 [1/5] (7.36ns)   --->   "%sum_11 = fadd float %sum_10, %temp_11" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1010 'fadd' 'sum_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 7.36>
ST_80 : Operation 1011 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_11, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1011 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_80 : Operation 1012 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_12, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1012 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_80 : Operation 1013 [5/5] (7.36ns)   --->   "%sum_12 = fadd float %sum_11, %temp_12" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1013 'fadd' 'sum_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 7.36>
ST_81 : Operation 1014 [4/5] (7.36ns)   --->   "%sum_12 = fadd float %sum_11, %temp_12" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1014 'fadd' 'sum_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 7.36>
ST_82 : Operation 1015 [3/5] (7.36ns)   --->   "%sum_12 = fadd float %sum_11, %temp_12" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1015 'fadd' 'sum_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 7.36>
ST_83 : Operation 1016 [2/5] (7.36ns)   --->   "%sum_12 = fadd float %sum_11, %temp_12" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1016 'fadd' 'sum_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 7.36>
ST_84 : Operation 1017 [1/5] (7.36ns)   --->   "%sum_12 = fadd float %sum_11, %temp_12" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1017 'fadd' 'sum_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 82> <Delay = 7.36>
ST_85 : Operation 1018 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_12, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1018 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_85 : Operation 1019 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_13, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1019 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_85 : Operation 1020 [5/5] (7.36ns)   --->   "%sum_13 = fadd float %sum_12, %temp_13" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1020 'fadd' 'sum_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 83> <Delay = 7.36>
ST_86 : Operation 1021 [4/5] (7.36ns)   --->   "%sum_13 = fadd float %sum_12, %temp_13" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1021 'fadd' 'sum_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 84> <Delay = 7.36>
ST_87 : Operation 1022 [3/5] (7.36ns)   --->   "%sum_13 = fadd float %sum_12, %temp_13" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1022 'fadd' 'sum_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 85> <Delay = 7.36>
ST_88 : Operation 1023 [2/5] (7.36ns)   --->   "%sum_13 = fadd float %sum_12, %temp_13" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1023 'fadd' 'sum_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 86> <Delay = 7.36>
ST_89 : Operation 1024 [1/5] (7.36ns)   --->   "%sum_13 = fadd float %sum_12, %temp_13" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1024 'fadd' 'sum_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 87> <Delay = 7.36>
ST_90 : Operation 1025 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_13, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1025 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_90 : Operation 1026 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_14, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1026 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_90 : Operation 1027 [5/5] (7.36ns)   --->   "%sum_14 = fadd float %sum_13, %temp_14" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1027 'fadd' 'sum_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 88> <Delay = 7.36>
ST_91 : Operation 1028 [4/5] (7.36ns)   --->   "%sum_14 = fadd float %sum_13, %temp_14" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1028 'fadd' 'sum_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 89> <Delay = 7.36>
ST_92 : Operation 1029 [3/5] (7.36ns)   --->   "%sum_14 = fadd float %sum_13, %temp_14" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1029 'fadd' 'sum_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 90> <Delay = 7.36>
ST_93 : Operation 1030 [2/5] (7.36ns)   --->   "%sum_14 = fadd float %sum_13, %temp_14" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1030 'fadd' 'sum_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 91> <Delay = 7.36>
ST_94 : Operation 1031 [1/5] (7.36ns)   --->   "%sum_14 = fadd float %sum_13, %temp_14" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1031 'fadd' 'sum_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 92> <Delay = 7.36>
ST_95 : Operation 1032 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_14, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1032 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_95 : Operation 1033 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_15, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1033 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_95 : Operation 1034 [5/5] (7.36ns)   --->   "%sum_15 = fadd float %sum_14, %temp_15" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1034 'fadd' 'sum_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 93> <Delay = 7.36>
ST_96 : Operation 1035 [4/5] (7.36ns)   --->   "%sum_15 = fadd float %sum_14, %temp_15" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1035 'fadd' 'sum_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 94> <Delay = 7.36>
ST_97 : Operation 1036 [3/5] (7.36ns)   --->   "%sum_15 = fadd float %sum_14, %temp_15" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1036 'fadd' 'sum_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 95> <Delay = 7.36>
ST_98 : Operation 1037 [2/5] (7.36ns)   --->   "%sum_15 = fadd float %sum_14, %temp_15" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1037 'fadd' 'sum_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 96> <Delay = 7.36>
ST_99 : Operation 1038 [1/5] (7.36ns)   --->   "%sum_15 = fadd float %sum_14, %temp_15" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1038 'fadd' 'sum_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 97> <Delay = 7.36>
ST_100 : Operation 1039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_15, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1039 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_100 : Operation 1040 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_16, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1040 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_100 : Operation 1041 [5/5] (7.36ns)   --->   "%sum_16 = fadd float %sum_15, %temp_16" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1041 'fadd' 'sum_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 98> <Delay = 7.36>
ST_101 : Operation 1042 [4/5] (7.36ns)   --->   "%sum_16 = fadd float %sum_15, %temp_16" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1042 'fadd' 'sum_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 99> <Delay = 7.36>
ST_102 : Operation 1043 [3/5] (7.36ns)   --->   "%sum_16 = fadd float %sum_15, %temp_16" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1043 'fadd' 'sum_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 100> <Delay = 7.36>
ST_103 : Operation 1044 [2/5] (7.36ns)   --->   "%sum_16 = fadd float %sum_15, %temp_16" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1044 'fadd' 'sum_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 101> <Delay = 7.36>
ST_104 : Operation 1045 [1/5] (7.36ns)   --->   "%sum_16 = fadd float %sum_15, %temp_16" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1045 'fadd' 'sum_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 102> <Delay = 7.36>
ST_105 : Operation 1046 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_16, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1046 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_105 : Operation 1047 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_17, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1047 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_105 : Operation 1048 [5/5] (7.36ns)   --->   "%sum_17 = fadd float %sum_16, %temp_17" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1048 'fadd' 'sum_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 103> <Delay = 7.36>
ST_106 : Operation 1049 [4/5] (7.36ns)   --->   "%sum_17 = fadd float %sum_16, %temp_17" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1049 'fadd' 'sum_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 104> <Delay = 7.36>
ST_107 : Operation 1050 [3/5] (7.36ns)   --->   "%sum_17 = fadd float %sum_16, %temp_17" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1050 'fadd' 'sum_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 105> <Delay = 7.36>
ST_108 : Operation 1051 [2/5] (7.36ns)   --->   "%sum_17 = fadd float %sum_16, %temp_17" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1051 'fadd' 'sum_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 106> <Delay = 7.36>
ST_109 : Operation 1052 [1/5] (7.36ns)   --->   "%sum_17 = fadd float %sum_16, %temp_17" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1052 'fadd' 'sum_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 107> <Delay = 7.36>
ST_110 : Operation 1053 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_17, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1053 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_110 : Operation 1054 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_18, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1054 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_110 : Operation 1055 [5/5] (7.36ns)   --->   "%sum_18 = fadd float %sum_17, %temp_18" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1055 'fadd' 'sum_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 108> <Delay = 7.36>
ST_111 : Operation 1056 [4/5] (7.36ns)   --->   "%sum_18 = fadd float %sum_17, %temp_18" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1056 'fadd' 'sum_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 109> <Delay = 7.36>
ST_112 : Operation 1057 [3/5] (7.36ns)   --->   "%sum_18 = fadd float %sum_17, %temp_18" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1057 'fadd' 'sum_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 110> <Delay = 7.36>
ST_113 : Operation 1058 [2/5] (7.36ns)   --->   "%sum_18 = fadd float %sum_17, %temp_18" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1058 'fadd' 'sum_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 111> <Delay = 7.36>
ST_114 : Operation 1059 [1/5] (7.36ns)   --->   "%sum_18 = fadd float %sum_17, %temp_18" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1059 'fadd' 'sum_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 112> <Delay = 7.36>
ST_115 : Operation 1060 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_18, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1060 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_115 : Operation 1061 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_19, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1061 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_115 : Operation 1062 [5/5] (7.36ns)   --->   "%sum_19 = fadd float %sum_18, %temp_19" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1062 'fadd' 'sum_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 113> <Delay = 7.36>
ST_116 : Operation 1063 [4/5] (7.36ns)   --->   "%sum_19 = fadd float %sum_18, %temp_19" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1063 'fadd' 'sum_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 114> <Delay = 7.36>
ST_117 : Operation 1064 [3/5] (7.36ns)   --->   "%sum_19 = fadd float %sum_18, %temp_19" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1064 'fadd' 'sum_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 115> <Delay = 7.36>
ST_118 : Operation 1065 [2/5] (7.36ns)   --->   "%sum_19 = fadd float %sum_18, %temp_19" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1065 'fadd' 'sum_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 116> <Delay = 7.36>
ST_119 : Operation 1066 [1/5] (7.36ns)   --->   "%sum_19 = fadd float %sum_18, %temp_19" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1066 'fadd' 'sum_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 117> <Delay = 7.36>
ST_120 : Operation 1067 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_19, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1067 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_120 : Operation 1068 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_20, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1068 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_120 : Operation 1069 [5/5] (7.36ns)   --->   "%sum_20 = fadd float %sum_19, %temp_20" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1069 'fadd' 'sum_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 118> <Delay = 7.36>
ST_121 : Operation 1070 [4/5] (7.36ns)   --->   "%sum_20 = fadd float %sum_19, %temp_20" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1070 'fadd' 'sum_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 119> <Delay = 7.36>
ST_122 : Operation 1071 [3/5] (7.36ns)   --->   "%sum_20 = fadd float %sum_19, %temp_20" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1071 'fadd' 'sum_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 120> <Delay = 7.36>
ST_123 : Operation 1072 [2/5] (7.36ns)   --->   "%sum_20 = fadd float %sum_19, %temp_20" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1072 'fadd' 'sum_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 121> <Delay = 7.36>
ST_124 : Operation 1073 [1/5] (7.36ns)   --->   "%sum_20 = fadd float %sum_19, %temp_20" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1073 'fadd' 'sum_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 122> <Delay = 7.36>
ST_125 : Operation 1074 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_20, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1074 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_125 : Operation 1075 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_21, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1075 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_125 : Operation 1076 [5/5] (7.36ns)   --->   "%sum_21 = fadd float %sum_20, %temp_21" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1076 'fadd' 'sum_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 123> <Delay = 7.36>
ST_126 : Operation 1077 [4/5] (7.36ns)   --->   "%sum_21 = fadd float %sum_20, %temp_21" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1077 'fadd' 'sum_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 124> <Delay = 7.36>
ST_127 : Operation 1078 [3/5] (7.36ns)   --->   "%sum_21 = fadd float %sum_20, %temp_21" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1078 'fadd' 'sum_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 125> <Delay = 7.36>
ST_128 : Operation 1079 [2/5] (7.36ns)   --->   "%sum_21 = fadd float %sum_20, %temp_21" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1079 'fadd' 'sum_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 126> <Delay = 7.36>
ST_129 : Operation 1080 [1/5] (7.36ns)   --->   "%sum_21 = fadd float %sum_20, %temp_21" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1080 'fadd' 'sum_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 127> <Delay = 7.36>
ST_130 : Operation 1081 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_21, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1081 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_130 : Operation 1082 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_22, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1082 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_130 : Operation 1083 [5/5] (7.36ns)   --->   "%sum_22 = fadd float %sum_21, %temp_22" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1083 'fadd' 'sum_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 128> <Delay = 7.36>
ST_131 : Operation 1084 [4/5] (7.36ns)   --->   "%sum_22 = fadd float %sum_21, %temp_22" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1084 'fadd' 'sum_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 129> <Delay = 7.36>
ST_132 : Operation 1085 [3/5] (7.36ns)   --->   "%sum_22 = fadd float %sum_21, %temp_22" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1085 'fadd' 'sum_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 130> <Delay = 7.36>
ST_133 : Operation 1086 [2/5] (7.36ns)   --->   "%sum_22 = fadd float %sum_21, %temp_22" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1086 'fadd' 'sum_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 131> <Delay = 7.36>
ST_134 : Operation 1087 [1/5] (7.36ns)   --->   "%sum_22 = fadd float %sum_21, %temp_22" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1087 'fadd' 'sum_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 132> <Delay = 7.36>
ST_135 : Operation 1088 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_22, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1088 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_135 : Operation 1089 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_23, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1089 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_135 : Operation 1090 [5/5] (7.36ns)   --->   "%sum_23 = fadd float %sum_22, %temp_23" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1090 'fadd' 'sum_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 133> <Delay = 7.36>
ST_136 : Operation 1091 [4/5] (7.36ns)   --->   "%sum_23 = fadd float %sum_22, %temp_23" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1091 'fadd' 'sum_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 134> <Delay = 7.36>
ST_137 : Operation 1092 [3/5] (7.36ns)   --->   "%sum_23 = fadd float %sum_22, %temp_23" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1092 'fadd' 'sum_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 135> <Delay = 7.36>
ST_138 : Operation 1093 [2/5] (7.36ns)   --->   "%sum_23 = fadd float %sum_22, %temp_23" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1093 'fadd' 'sum_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 136> <Delay = 7.36>
ST_139 : Operation 1094 [1/5] (7.36ns)   --->   "%sum_23 = fadd float %sum_22, %temp_23" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1094 'fadd' 'sum_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 137> <Delay = 7.36>
ST_140 : Operation 1095 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_23, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1095 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_140 : Operation 1096 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_24, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1096 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_140 : Operation 1097 [5/5] (7.36ns)   --->   "%sum_24 = fadd float %sum_23, %temp_24" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1097 'fadd' 'sum_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 138> <Delay = 7.36>
ST_141 : Operation 1098 [4/5] (7.36ns)   --->   "%sum_24 = fadd float %sum_23, %temp_24" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1098 'fadd' 'sum_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 139> <Delay = 7.36>
ST_142 : Operation 1099 [3/5] (7.36ns)   --->   "%sum_24 = fadd float %sum_23, %temp_24" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1099 'fadd' 'sum_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 140> <Delay = 7.36>
ST_143 : Operation 1100 [2/5] (7.36ns)   --->   "%sum_24 = fadd float %sum_23, %temp_24" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1100 'fadd' 'sum_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 141> <Delay = 7.36>
ST_144 : Operation 1101 [1/5] (7.36ns)   --->   "%sum_24 = fadd float %sum_23, %temp_24" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1101 'fadd' 'sum_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 142> <Delay = 7.36>
ST_145 : Operation 1102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_24, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1102 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_145 : Operation 1103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_25, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1103 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_145 : Operation 1104 [5/5] (7.36ns)   --->   "%sum_25 = fadd float %sum_24, %temp_25" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1104 'fadd' 'sum_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 143> <Delay = 7.36>
ST_146 : Operation 1105 [4/5] (7.36ns)   --->   "%sum_25 = fadd float %sum_24, %temp_25" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1105 'fadd' 'sum_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 144> <Delay = 7.36>
ST_147 : Operation 1106 [3/5] (7.36ns)   --->   "%sum_25 = fadd float %sum_24, %temp_25" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1106 'fadd' 'sum_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 145> <Delay = 7.36>
ST_148 : Operation 1107 [2/5] (7.36ns)   --->   "%sum_25 = fadd float %sum_24, %temp_25" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1107 'fadd' 'sum_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 146> <Delay = 7.36>
ST_149 : Operation 1108 [1/5] (7.36ns)   --->   "%sum_25 = fadd float %sum_24, %temp_25" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1108 'fadd' 'sum_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 147> <Delay = 7.36>
ST_150 : Operation 1109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_25, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1109 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_150 : Operation 1110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_26, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1110 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_150 : Operation 1111 [5/5] (7.36ns)   --->   "%sum_26 = fadd float %sum_25, %temp_26" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1111 'fadd' 'sum_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 148> <Delay = 7.36>
ST_151 : Operation 1112 [4/5] (7.36ns)   --->   "%sum_26 = fadd float %sum_25, %temp_26" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1112 'fadd' 'sum_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 149> <Delay = 7.36>
ST_152 : Operation 1113 [3/5] (7.36ns)   --->   "%sum_26 = fadd float %sum_25, %temp_26" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1113 'fadd' 'sum_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 150> <Delay = 7.36>
ST_153 : Operation 1114 [2/5] (7.36ns)   --->   "%sum_26 = fadd float %sum_25, %temp_26" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1114 'fadd' 'sum_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 151> <Delay = 7.36>
ST_154 : Operation 1115 [1/5] (7.36ns)   --->   "%sum_26 = fadd float %sum_25, %temp_26" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1115 'fadd' 'sum_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 152> <Delay = 7.36>
ST_155 : Operation 1116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_26, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1116 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_155 : Operation 1117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_27, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1117 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_155 : Operation 1118 [5/5] (7.36ns)   --->   "%sum_27 = fadd float %sum_26, %temp_27" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1118 'fadd' 'sum_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 153> <Delay = 7.36>
ST_156 : Operation 1119 [4/5] (7.36ns)   --->   "%sum_27 = fadd float %sum_26, %temp_27" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1119 'fadd' 'sum_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 154> <Delay = 7.36>
ST_157 : Operation 1120 [3/5] (7.36ns)   --->   "%sum_27 = fadd float %sum_26, %temp_27" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1120 'fadd' 'sum_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 155> <Delay = 7.36>
ST_158 : Operation 1121 [2/5] (7.36ns)   --->   "%sum_27 = fadd float %sum_26, %temp_27" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1121 'fadd' 'sum_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 156> <Delay = 7.36>
ST_159 : Operation 1122 [1/5] (7.36ns)   --->   "%sum_27 = fadd float %sum_26, %temp_27" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1122 'fadd' 'sum_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 157> <Delay = 7.36>
ST_160 : Operation 1123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_27, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1123 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_160 : Operation 1124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_28, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1124 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_160 : Operation 1125 [5/5] (7.36ns)   --->   "%sum_28 = fadd float %sum_27, %temp_28" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1125 'fadd' 'sum_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 158> <Delay = 7.36>
ST_161 : Operation 1126 [4/5] (7.36ns)   --->   "%sum_28 = fadd float %sum_27, %temp_28" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1126 'fadd' 'sum_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 159> <Delay = 7.36>
ST_162 : Operation 1127 [3/5] (7.36ns)   --->   "%sum_28 = fadd float %sum_27, %temp_28" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1127 'fadd' 'sum_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 160> <Delay = 7.36>
ST_163 : Operation 1128 [2/5] (7.36ns)   --->   "%sum_28 = fadd float %sum_27, %temp_28" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1128 'fadd' 'sum_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 161> <Delay = 7.36>
ST_164 : Operation 1129 [1/5] (7.36ns)   --->   "%sum_28 = fadd float %sum_27, %temp_28" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1129 'fadd' 'sum_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 162> <Delay = 7.36>
ST_165 : Operation 1130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_28, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1130 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_165 : Operation 1131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_29, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1131 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_165 : Operation 1132 [5/5] (7.36ns)   --->   "%sum_29 = fadd float %sum_28, %temp_29" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1132 'fadd' 'sum_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 163> <Delay = 7.36>
ST_166 : Operation 1133 [4/5] (7.36ns)   --->   "%sum_29 = fadd float %sum_28, %temp_29" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1133 'fadd' 'sum_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 164> <Delay = 7.36>
ST_167 : Operation 1134 [3/5] (7.36ns)   --->   "%sum_29 = fadd float %sum_28, %temp_29" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1134 'fadd' 'sum_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 165> <Delay = 7.36>
ST_168 : Operation 1135 [2/5] (7.36ns)   --->   "%sum_29 = fadd float %sum_28, %temp_29" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1135 'fadd' 'sum_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 166> <Delay = 7.36>
ST_169 : Operation 1136 [1/5] (7.36ns)   --->   "%sum_29 = fadd float %sum_28, %temp_29" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1136 'fadd' 'sum_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 167> <Delay = 7.36>
ST_170 : Operation 1137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_29, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1137 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_170 : Operation 1138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_30, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1138 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_170 : Operation 1139 [5/5] (7.36ns)   --->   "%sum_30 = fadd float %sum_29, %temp_30" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1139 'fadd' 'sum_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 168> <Delay = 7.36>
ST_171 : Operation 1140 [4/5] (7.36ns)   --->   "%sum_30 = fadd float %sum_29, %temp_30" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1140 'fadd' 'sum_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 169> <Delay = 7.36>
ST_172 : Operation 1141 [3/5] (7.36ns)   --->   "%sum_30 = fadd float %sum_29, %temp_30" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1141 'fadd' 'sum_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 170> <Delay = 7.36>
ST_173 : Operation 1142 [2/5] (7.36ns)   --->   "%sum_30 = fadd float %sum_29, %temp_30" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1142 'fadd' 'sum_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 171> <Delay = 7.36>
ST_174 : Operation 1143 [1/5] (7.36ns)   --->   "%sum_30 = fadd float %sum_29, %temp_30" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1143 'fadd' 'sum_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 172> <Delay = 7.36>
ST_175 : Operation 1144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_30, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1144 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_175 : Operation 1145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_31, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1145 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_175 : Operation 1146 [5/5] (7.36ns)   --->   "%sum_31 = fadd float %sum_30, %temp_31" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1146 'fadd' 'sum_31' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 173> <Delay = 7.36>
ST_176 : Operation 1147 [4/5] (7.36ns)   --->   "%sum_31 = fadd float %sum_30, %temp_31" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1147 'fadd' 'sum_31' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 174> <Delay = 7.36>
ST_177 : Operation 1148 [3/5] (7.36ns)   --->   "%sum_31 = fadd float %sum_30, %temp_31" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1148 'fadd' 'sum_31' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 175> <Delay = 7.36>
ST_178 : Operation 1149 [2/5] (7.36ns)   --->   "%sum_31 = fadd float %sum_30, %temp_31" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1149 'fadd' 'sum_31' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 176> <Delay = 7.36>
ST_179 : Operation 1150 [1/5] (7.36ns)   --->   "%sum_31 = fadd float %sum_30, %temp_31" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1150 'fadd' 'sum_31' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 177> <Delay = 7.36>
ST_180 : Operation 1151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_31, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1151 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_180 : Operation 1152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_32, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1152 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_180 : Operation 1153 [5/5] (7.36ns)   --->   "%sum_32 = fadd float %sum_31, %temp_32" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1153 'fadd' 'sum_32' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 178> <Delay = 7.36>
ST_181 : Operation 1154 [4/5] (7.36ns)   --->   "%sum_32 = fadd float %sum_31, %temp_32" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1154 'fadd' 'sum_32' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 179> <Delay = 7.36>
ST_182 : Operation 1155 [3/5] (7.36ns)   --->   "%sum_32 = fadd float %sum_31, %temp_32" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1155 'fadd' 'sum_32' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 180> <Delay = 7.36>
ST_183 : Operation 1156 [2/5] (7.36ns)   --->   "%sum_32 = fadd float %sum_31, %temp_32" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1156 'fadd' 'sum_32' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 181> <Delay = 7.36>
ST_184 : Operation 1157 [1/5] (7.36ns)   --->   "%sum_32 = fadd float %sum_31, %temp_32" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1157 'fadd' 'sum_32' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 182> <Delay = 7.36>
ST_185 : Operation 1158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_32, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1158 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_185 : Operation 1159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_33, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1159 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_185 : Operation 1160 [5/5] (7.36ns)   --->   "%sum_33 = fadd float %sum_32, %temp_33" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1160 'fadd' 'sum_33' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 183> <Delay = 7.36>
ST_186 : Operation 1161 [4/5] (7.36ns)   --->   "%sum_33 = fadd float %sum_32, %temp_33" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1161 'fadd' 'sum_33' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 184> <Delay = 7.36>
ST_187 : Operation 1162 [3/5] (7.36ns)   --->   "%sum_33 = fadd float %sum_32, %temp_33" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1162 'fadd' 'sum_33' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 185> <Delay = 7.36>
ST_188 : Operation 1163 [2/5] (7.36ns)   --->   "%sum_33 = fadd float %sum_32, %temp_33" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1163 'fadd' 'sum_33' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 186> <Delay = 7.36>
ST_189 : Operation 1164 [1/5] (7.36ns)   --->   "%sum_33 = fadd float %sum_32, %temp_33" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1164 'fadd' 'sum_33' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 187> <Delay = 7.36>
ST_190 : Operation 1165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_33, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1165 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_190 : Operation 1166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_34, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1166 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_190 : Operation 1167 [5/5] (7.36ns)   --->   "%sum_34 = fadd float %sum_33, %temp_34" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1167 'fadd' 'sum_34' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 188> <Delay = 7.36>
ST_191 : Operation 1168 [4/5] (7.36ns)   --->   "%sum_34 = fadd float %sum_33, %temp_34" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1168 'fadd' 'sum_34' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 189> <Delay = 7.36>
ST_192 : Operation 1169 [3/5] (7.36ns)   --->   "%sum_34 = fadd float %sum_33, %temp_34" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1169 'fadd' 'sum_34' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 190> <Delay = 7.36>
ST_193 : Operation 1170 [2/5] (7.36ns)   --->   "%sum_34 = fadd float %sum_33, %temp_34" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1170 'fadd' 'sum_34' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 191> <Delay = 7.36>
ST_194 : Operation 1171 [1/5] (7.36ns)   --->   "%sum_34 = fadd float %sum_33, %temp_34" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1171 'fadd' 'sum_34' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 192> <Delay = 7.36>
ST_195 : Operation 1172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_34, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1172 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_195 : Operation 1173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_35, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1173 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_195 : Operation 1174 [5/5] (7.36ns)   --->   "%sum_35 = fadd float %sum_34, %temp_35" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1174 'fadd' 'sum_35' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 193> <Delay = 7.36>
ST_196 : Operation 1175 [4/5] (7.36ns)   --->   "%sum_35 = fadd float %sum_34, %temp_35" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1175 'fadd' 'sum_35' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 194> <Delay = 7.36>
ST_197 : Operation 1176 [3/5] (7.36ns)   --->   "%sum_35 = fadd float %sum_34, %temp_35" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1176 'fadd' 'sum_35' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 195> <Delay = 7.36>
ST_198 : Operation 1177 [2/5] (7.36ns)   --->   "%sum_35 = fadd float %sum_34, %temp_35" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1177 'fadd' 'sum_35' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 196> <Delay = 7.36>
ST_199 : Operation 1178 [1/5] (7.36ns)   --->   "%sum_35 = fadd float %sum_34, %temp_35" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1178 'fadd' 'sum_35' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 197> <Delay = 7.36>
ST_200 : Operation 1179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_35, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1179 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_200 : Operation 1180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_36, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1180 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_200 : Operation 1181 [5/5] (7.36ns)   --->   "%sum_36 = fadd float %sum_35, %temp_36" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1181 'fadd' 'sum_36' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 198> <Delay = 7.36>
ST_201 : Operation 1182 [4/5] (7.36ns)   --->   "%sum_36 = fadd float %sum_35, %temp_36" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1182 'fadd' 'sum_36' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 199> <Delay = 7.36>
ST_202 : Operation 1183 [3/5] (7.36ns)   --->   "%sum_36 = fadd float %sum_35, %temp_36" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1183 'fadd' 'sum_36' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 200> <Delay = 7.36>
ST_203 : Operation 1184 [2/5] (7.36ns)   --->   "%sum_36 = fadd float %sum_35, %temp_36" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1184 'fadd' 'sum_36' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 201> <Delay = 7.36>
ST_204 : Operation 1185 [1/5] (7.36ns)   --->   "%sum_36 = fadd float %sum_35, %temp_36" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1185 'fadd' 'sum_36' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 202> <Delay = 7.36>
ST_205 : Operation 1186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_36, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1186 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_205 : Operation 1187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_37, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1187 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_205 : Operation 1188 [5/5] (7.36ns)   --->   "%sum_37 = fadd float %sum_36, %temp_37" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1188 'fadd' 'sum_37' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 203> <Delay = 7.36>
ST_206 : Operation 1189 [4/5] (7.36ns)   --->   "%sum_37 = fadd float %sum_36, %temp_37" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1189 'fadd' 'sum_37' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 204> <Delay = 7.36>
ST_207 : Operation 1190 [3/5] (7.36ns)   --->   "%sum_37 = fadd float %sum_36, %temp_37" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1190 'fadd' 'sum_37' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 205> <Delay = 7.36>
ST_208 : Operation 1191 [2/5] (7.36ns)   --->   "%sum_37 = fadd float %sum_36, %temp_37" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1191 'fadd' 'sum_37' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 206> <Delay = 7.36>
ST_209 : Operation 1192 [1/5] (7.36ns)   --->   "%sum_37 = fadd float %sum_36, %temp_37" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1192 'fadd' 'sum_37' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 207> <Delay = 7.36>
ST_210 : Operation 1193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_37, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1193 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_210 : Operation 1194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_38, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1194 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_210 : Operation 1195 [5/5] (7.36ns)   --->   "%sum_38 = fadd float %sum_37, %temp_38" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1195 'fadd' 'sum_38' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 208> <Delay = 7.36>
ST_211 : Operation 1196 [4/5] (7.36ns)   --->   "%sum_38 = fadd float %sum_37, %temp_38" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1196 'fadd' 'sum_38' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 209> <Delay = 7.36>
ST_212 : Operation 1197 [3/5] (7.36ns)   --->   "%sum_38 = fadd float %sum_37, %temp_38" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1197 'fadd' 'sum_38' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 210> <Delay = 7.36>
ST_213 : Operation 1198 [2/5] (7.36ns)   --->   "%sum_38 = fadd float %sum_37, %temp_38" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1198 'fadd' 'sum_38' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 211> <Delay = 7.36>
ST_214 : Operation 1199 [1/5] (7.36ns)   --->   "%sum_38 = fadd float %sum_37, %temp_38" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1199 'fadd' 'sum_38' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 212> <Delay = 7.36>
ST_215 : Operation 1200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_38, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1200 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_215 : Operation 1201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_39, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1201 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_215 : Operation 1202 [5/5] (7.36ns)   --->   "%sum_39 = fadd float %sum_38, %temp_39" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1202 'fadd' 'sum_39' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 213> <Delay = 7.36>
ST_216 : Operation 1203 [4/5] (7.36ns)   --->   "%sum_39 = fadd float %sum_38, %temp_39" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1203 'fadd' 'sum_39' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 214> <Delay = 7.36>
ST_217 : Operation 1204 [3/5] (7.36ns)   --->   "%sum_39 = fadd float %sum_38, %temp_39" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1204 'fadd' 'sum_39' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 215> <Delay = 7.36>
ST_218 : Operation 1205 [2/5] (7.36ns)   --->   "%sum_39 = fadd float %sum_38, %temp_39" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1205 'fadd' 'sum_39' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 216> <Delay = 7.36>
ST_219 : Operation 1206 [1/5] (7.36ns)   --->   "%sum_39 = fadd float %sum_38, %temp_39" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1206 'fadd' 'sum_39' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 217> <Delay = 7.36>
ST_220 : Operation 1207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_39, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1207 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_220 : Operation 1208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_40, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1208 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_220 : Operation 1209 [5/5] (7.36ns)   --->   "%sum_40 = fadd float %sum_39, %temp_40" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1209 'fadd' 'sum_40' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 218> <Delay = 7.36>
ST_221 : Operation 1210 [4/5] (7.36ns)   --->   "%sum_40 = fadd float %sum_39, %temp_40" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1210 'fadd' 'sum_40' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 219> <Delay = 7.36>
ST_222 : Operation 1211 [3/5] (7.36ns)   --->   "%sum_40 = fadd float %sum_39, %temp_40" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1211 'fadd' 'sum_40' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 220> <Delay = 7.36>
ST_223 : Operation 1212 [2/5] (7.36ns)   --->   "%sum_40 = fadd float %sum_39, %temp_40" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1212 'fadd' 'sum_40' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 221> <Delay = 7.36>
ST_224 : Operation 1213 [1/5] (7.36ns)   --->   "%sum_40 = fadd float %sum_39, %temp_40" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1213 'fadd' 'sum_40' <Predicate = (!exitcond_flatten1)> <Delay = 7.36> <Core = "FAddSub_nodsp">   --->   Core 128 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 222> <Delay = 3.25>
ST_225 : Operation 1214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 1214 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind" [./mmult.h:56->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1215 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)" [./mmult.h:56->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1216 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:57->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1217 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_140_cast = sext i12 %tmp_134 to i64" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1218 'sext' 'tmp_140_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1219 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1764 x float]* %out, i64 0, i64 %tmp_140_cast" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1219 'getelementptr' 'out_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1220 'specregionbegin' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1221 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_12)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1221 'specregionend' 'empty_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1222 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1223 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_14)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1223 'specregionend' 'empty_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1224 'specregionbegin' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1225 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_15)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1225 'specregionend' 'empty_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1226 'specregionbegin' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1227 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_16)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1227 'specregionend' 'empty_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1228 'specregionbegin' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1229 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_17)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1229 'specregionend' 'empty_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1230 'specregionbegin' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1231 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_18)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1231 'specregionend' 'empty_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1232 'specregionbegin' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1233 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_19)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1233 'specregionend' 'empty_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1234 'specregionbegin' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1235 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_20)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1235 'specregionend' 'empty_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1236 'specregionbegin' 'tmp_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1237 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_21)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1237 'specregionend' 'empty_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1238 'specregionbegin' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1239 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_22)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1239 'specregionend' 'empty_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1240 'specregionbegin' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1241 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_23)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1241 'specregionend' 'empty_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1242 'specregionbegin' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1243 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_24)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1243 'specregionend' 'empty_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1244 'specregionbegin' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1245 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_25)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1245 'specregionend' 'empty_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1246 'specregionbegin' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1247 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_26)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1247 'specregionend' 'empty_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1248 'specregionbegin' 'tmp_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1249 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_27)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1249 'specregionend' 'empty_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1250 'specregionbegin' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1251 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_28)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1251 'specregionend' 'empty_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1252 'specregionbegin' 'tmp_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1253 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_29)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1253 'specregionend' 'empty_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1254 'specregionbegin' 'tmp_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1255 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_30)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1255 'specregionend' 'empty_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1256 'specregionbegin' 'tmp_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1257 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_31)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1257 'specregionend' 'empty_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1258 'specregionbegin' 'tmp_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1259 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_32)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1259 'specregionend' 'empty_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1260 'specregionbegin' 'tmp_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1261 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_33)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1261 'specregionend' 'empty_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1262 'specregionbegin' 'tmp_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1263 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_34)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1263 'specregionend' 'empty_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1264 'specregionbegin' 'tmp_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1265 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_35)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1265 'specregionend' 'empty_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1266 'specregionbegin' 'tmp_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1267 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_36)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1267 'specregionend' 'empty_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1268 'specregionbegin' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1269 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_37)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1269 'specregionend' 'empty_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1270 'specregionbegin' 'tmp_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1271 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_38)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1271 'specregionend' 'empty_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1272 'specregionbegin' 'tmp_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1273 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_39)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1273 'specregionend' 'empty_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1274 'specregionbegin' 'tmp_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1275 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_40)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1275 'specregionend' 'empty_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1276 'specregionbegin' 'tmp_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1277 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_41)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1277 'specregionend' 'empty_43' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1278 'specregionbegin' 'tmp_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1279 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_42)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1279 'specregionend' 'empty_44' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1280 'specregionbegin' 'tmp_43' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1281 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_43)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1281 'specregionend' 'empty_45' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1282 'specregionbegin' 'tmp_44' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1283 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_44)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1283 'specregionend' 'empty_46' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1284 'specregionbegin' 'tmp_45' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_45)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1285 'specregionend' 'empty_47' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1286 'specregionbegin' 'tmp_46' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1287 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_46)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1287 'specregionend' 'empty_48' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1288 'specregionbegin' 'tmp_47' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1289 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_47)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1289 'specregionend' 'empty_49' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1290 'specregionbegin' 'tmp_48' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1291 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_48)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1291 'specregionend' 'empty_50' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1292 'specregionbegin' 'tmp_49' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1293 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_49)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1293 'specregionend' 'empty_51' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1294 'specregionbegin' 'tmp_50' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1295 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_50)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1295 'specregionend' 'empty_52' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1296 'specregionbegin' 'tmp_51' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1297 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_51)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1297 'specregionend' 'empty_53' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1298 'specregionbegin' 'tmp_52' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1299 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_52)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1299 'specregionend' 'empty_54' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1300 'specregionbegin' 'tmp_53' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1301 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_53)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1301 'specregionend' 'empty_55' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1302 'specregionbegin' 'tmp_54' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1303 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_54)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1303 'specregionend' 'empty_56' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1304 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1305 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_55)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1305 'specregionend' 'empty_57' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1306 'specregionbegin' 'tmp_56' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1307 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_56)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1307 'specregionend' 'empty_58' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1308 'specregionbegin' 'tmp_57' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1309 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_57)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1309 'specregionend' 'empty_59' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1310 'specregionbegin' 'tmp_58' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1311 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_58)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1311 'specregionend' 'empty_60' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1312 'specregionbegin' 'tmp_59' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1313 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_59)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1313 'specregionend' 'empty_61' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1314 'specregionbegin' 'tmp_60' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1315 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_60)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1315 'specregionend' 'empty_62' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1316 'specregionbegin' 'tmp_61' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1317 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_61)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1317 'specregionend' 'empty_63' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1318 'specregionbegin' 'tmp_62' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1319 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_62)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1319 'specregionend' 'empty_64' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1320 'specregionbegin' 'tmp_63' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1321 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_63)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1321 'specregionend' 'empty_65' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1322 'specregionbegin' 'tmp_64' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1323 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_64)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1323 'specregionend' 'empty_66' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1324 'specregionbegin' 'tmp_65' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1325 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_65)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1325 'specregionend' 'empty_67' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1326 'specregionbegin' 'tmp_66' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1327 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_66)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1327 'specregionend' 'empty_68' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1328 'specregionbegin' 'tmp_67' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1329 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_67)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1329 'specregionend' 'empty_69' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1330 'specregionbegin' 'tmp_68' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1331 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_68)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1331 'specregionend' 'empty_70' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1332 'specregionbegin' 'tmp_69' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1333 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_69)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1333 'specregionend' 'empty_71' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1334 'specregionbegin' 'tmp_70' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1335 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_70)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1335 'specregionend' 'empty_72' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1336 'specregionbegin' 'tmp_71' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1337 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_71)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1337 'specregionend' 'empty_73' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1338 'specregionbegin' 'tmp_72' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1339 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_72)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1339 'specregionend' 'empty_74' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1340 'specregionbegin' 'tmp_73' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1341 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_73)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1341 'specregionend' 'empty_75' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1342 'specregionbegin' 'tmp_74' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1343 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_74)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1343 'specregionend' 'empty_76' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1344 'specregionbegin' 'tmp_75' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1345 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_75)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1345 'specregionend' 'empty_77' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1346 'specregionbegin' 'tmp_76' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1347 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_76)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1347 'specregionend' 'empty_78' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1348 'specregionbegin' 'tmp_77' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1349 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_77)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1349 'specregionend' 'empty_79' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1350 'specregionbegin' 'tmp_78' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1351 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_78)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1351 'specregionend' 'empty_80' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1352 'specregionbegin' 'tmp_79' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1353 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_79)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1353 'specregionend' 'empty_81' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1354 'specregionbegin' 'tmp_80' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1355 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_80)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1355 'specregionend' 'empty_82' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1356 'specregionbegin' 'tmp_81' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1357 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_81)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1357 'specregionend' 'empty_83' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1358 'specregionbegin' 'tmp_82' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1359 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_82)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1359 'specregionend' 'empty_84' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1360 'specregionbegin' 'tmp_83' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1361 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_83)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1361 'specregionend' 'empty_85' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1362 'specregionbegin' 'tmp_84' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1363 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_84)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1363 'specregionend' 'empty_86' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1364 'specregionbegin' 'tmp_85' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1365 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_85)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1365 'specregionend' 'empty_87' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1366 'specregionbegin' 'tmp_86' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1367 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_86)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1367 'specregionend' 'empty_88' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1368 'specregionbegin' 'tmp_87' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1369 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_87)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1369 'specregionend' 'empty_89' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1370 'specregionbegin' 'tmp_88' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1371 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_88)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1371 'specregionend' 'empty_90' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1372 'specregionbegin' 'tmp_89' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1373 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_89)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1373 'specregionend' 'empty_91' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1374 'specregionbegin' 'tmp_90' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1375 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_90)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1375 'specregionend' 'empty_92' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1376 'specregionbegin' 'tmp_91' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1377 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_91)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1377 'specregionend' 'empty_93' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1378 'specregionbegin' 'tmp_92' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1379 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_92)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1379 'specregionend' 'empty_94' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1380 'specregionbegin' 'tmp_93' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1381 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_93)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1381 'specregionend' 'empty_95' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1382 'specregionbegin' 'tmp_94' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1383 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_94)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1383 'specregionend' 'empty_96' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)" [./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1384 'specregionbegin' 'tmp_95' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1385 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_95)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1385 'specregionend' 'empty_97' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1386 'specregionbegin' 'tmp_96' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %sum_40, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1387 'specfucore' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1388 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_96)" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1388 'specregionend' 'empty_98' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1389 [1/1] (3.25ns)   --->   "store float %sum_40, float* %out_addr, align 4" [./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1389 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_225 : Operation 1390 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_6)" [./mmult.h:63->./mmult.h:157->mmult_accel.cpp:22]   --->   Operation 1390 'specregionend' 'empty_99' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_225 : Operation 1391 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 1391 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 226 <SV = 6> <Delay = 1.76>
ST_226 : Operation 1392 [1/1] (1.76ns)   --->   "br label %.preheader.i" [./mmult.h:160->mmult_accel.cpp:22]   --->   Operation 1392 'br' <Predicate = true> <Delay = 1.76>

State 227 <SV = 7> <Delay = 4.43>
ST_227 : Operation 1393 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ %indvar_flatten_next2, %"mmult_hw<float, 42>.exit.i" ], [ 0, %.preheader.i.preheader ]"   --->   Operation 1393 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1394 [1/1] (0.00ns)   --->   "%i4_0_i = phi i6 [ %tmp_8_mid2_v_v, %"mmult_hw<float, 42>.exit.i" ], [ 0, %.preheader.i.preheader ]" [./mmult.h:164->mmult_accel.cpp:22]   --->   Operation 1394 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1395 [1/1] (0.00ns)   --->   "%j5_0_i = phi i6 [ %j_2, %"mmult_hw<float, 42>.exit.i" ], [ 0, %.preheader.i.preheader ]"   --->   Operation 1395 'phi' 'j5_0_i' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1396 [1/1] (1.88ns)   --->   "%exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -284"   --->   Operation 1396 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1397 [1/1] (1.63ns)   --->   "%indvar_flatten_next2 = add i11 %indvar_flatten2, 1"   --->   Operation 1397 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1398 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %"wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>.exit", label %"mmult_hw<float, 42>.exit.i""   --->   Operation 1398 'br' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1399 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i4_0_i, 1" [./mmult.h:160->mmult_accel.cpp:22]   --->   Operation 1399 'add' 'i_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1400 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %j5_0_i, -22" [./mmult.h:161->mmult_accel.cpp:22]   --->   Operation 1400 'icmp' 'exitcond_i' <Predicate = (!exitcond_flatten2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1401 [1/1] (1.18ns)   --->   "%j5_0_i_mid2 = select i1 %exitcond_i, i6 0, i6 %j5_0_i" [./mmult.h:161->mmult_accel.cpp:22]   --->   Operation 1401 'select' 'j5_0_i_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1402 [1/1] (1.18ns)   --->   "%tmp_8_mid2_v_v = select i1 %exitcond_i, i6 %i_2, i6 %i4_0_i" [./mmult.h:164->mmult_accel.cpp:22]   --->   Operation 1402 'select' 'tmp_8_mid2_v_v' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1403 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j5_0_i_mid2, 1" [./mmult.h:161->mmult_accel.cpp:22]   --->   Operation 1403 'add' 'j_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 8> <Delay = 9.63>
ST_228 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_8_mid2_v = zext i6 %tmp_8_mid2_v_v to i11" [./mmult.h:164->mmult_accel.cpp:22]   --->   Operation 1404 'zext' 'tmp_8_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_228 : Operation 1405 [1/1] (3.36ns) (grouped into DSP with root node k)   --->   "%tmp_8_mid2 = mul i11 %tmp_8_mid2_v, 42" [./mmult.h:164->mmult_accel.cpp:22]   --->   Operation 1405 'mul' 'tmp_8_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_5_mid2_cast = zext i6 %tmp_8_mid2_v_v to i12" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1406 'zext' 'tmp_5_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_228 : Operation 1407 [1/1] (3.36ns) (grouped into DSP with root node tmp_136)   --->   "%tmp_135 = mul i12 %tmp_5_mid2_cast, 42" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1407 'mul' 'tmp_135' <Predicate = (!exitcond_flatten2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1408 [1/1] (0.00ns)   --->   "%j5_0_i_cast2 = zext i6 %j5_0_i_mid2 to i11" [./mmult.h:161->mmult_accel.cpp:22]   --->   Operation 1408 'zext' 'j5_0_i_cast2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_228 : Operation 1409 [1/1] (3.02ns) (root node of the DSP)   --->   "%k = add i11 %j5_0_i_cast2, %tmp_8_mid2" [./mmult.h:164->mmult_accel.cpp:22]   --->   Operation 1409 'add' 'k' <Predicate = (!exitcond_flatten2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i6 %j5_0_i_mid2 to i12" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1410 'zext' 'tmp_13_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_228 : Operation 1411 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_136 = add i12 %tmp_135, %tmp_13_cast" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1411 'add' 'tmp_136' <Predicate = (!exitcond_flatten2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_142_cast = sext i12 %tmp_136 to i64" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1412 'sext' 'tmp_142_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_228 : Operation 1413 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [1764 x float]* %out, i64 0, i64 %tmp_142_cast" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1413 'getelementptr' 'out_addr_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_228 : Operation 1414 [1/1] (1.88ns)   --->   "%last_assign = icmp eq i11 %k, -285" [./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1414 'icmp' 'last_assign' <Predicate = (!exitcond_flatten2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1415 [2/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1415 'load' 'out_load' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>

State 229 <SV = 9> <Delay = 3.25>
ST_229 : Operation 1416 [1/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1416 'load' 'out_load' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1764> <RAM>
ST_229 : Operation 1417 [1/1] (0.00ns)   --->   "%val_assign = bitcast float %out_load to i32" [./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1417 'bitcast' 'val_assign' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_229 : Operation 1418 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1418 'write' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 230 <SV = 10> <Delay = 0.00>
ST_230 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [./mmult.h:162->mmult_accel.cpp:22]   --->   Operation 1419 'specregionbegin' 'tmp_97' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_230 : Operation 1420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:163->mmult_accel.cpp:22]   --->   Operation 1420 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_230 : Operation 1421 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22]   --->   Operation 1421 'write' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_230 : Operation 1422 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_97)" [./mmult.h:166->mmult_accel.cpp:22]   --->   Operation 1422 'specregionend' 'empty_100' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_230 : Operation 1423 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./mmult.h:161->mmult_accel.cpp:22]   --->   Operation 1423 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 231 <SV = 8> <Delay = 0.00>
ST_231 : Operation 1424 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:24]   --->   Operation 1424 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [38]  (1.77 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./mmult.h:139->mmult_accel.cpp:22) [40]  (0 ns)
	'icmp' operation ('exitcond4_i', ./mmult.h:139->mmult_accel.cpp:22) [46]  (1.43 ns)
	'select' operation ('j_0_i_mid2', ./mmult.h:139->mmult_accel.cpp:22) [47]  (1.19 ns)
	'add' operation ('j', ./mmult.h:139->mmult_accel.cpp:22) [62]  (1.83 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('tmp', ./mmult.h:143->mmult_accel.cpp:22) [50]  (3.36 ns)
	'add' operation of DSP[57] ('tmp_1', ./mmult.h:143->mmult_accel.cpp:22) [57]  (3.02 ns)
	'getelementptr' operation ('a_addr', ./mmult.h:143->mmult_accel.cpp:22) [59]  (0 ns)
	'store' operation (./mmult.h:143->mmult_accel.cpp:22) of variable 'ret', ./mmult.h:84->./mmult.h:143->mmult_accel.cpp:22 on array 'a', ./mmult.h:131->mmult_accel.cpp:22 [60]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [67]  (1.77 ns)

 <State 5>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./mmult.h:149->mmult_accel.cpp:22) [69]  (0 ns)
	'icmp' operation ('exitcond2_i', ./mmult.h:149->mmult_accel.cpp:22) [75]  (1.43 ns)
	'select' operation ('j2_0_i_mid2', ./mmult.h:149->mmult_accel.cpp:22) [76]  (1.19 ns)
	'add' operation ('j', ./mmult.h:149->mmult_accel.cpp:22) [91]  (1.83 ns)

 <State 6>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[86] ('tmp_2', ./mmult.h:153->mmult_accel.cpp:22) [79]  (3.36 ns)
	'add' operation of DSP[86] ('tmp_3', ./mmult.h:153->mmult_accel.cpp:22) [86]  (3.02 ns)
	'getelementptr' operation ('b_addr', ./mmult.h:153->mmult_accel.cpp:22) [88]  (0 ns)
	'store' operation (./mmult.h:153->mmult_accel.cpp:22) of variable 'ret', ./mmult.h:84->./mmult.h:153->mmult_accel.cpp:22 on array 'b', ./mmult.h:132->mmult_accel.cpp:22 [89]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [96]  (1.77 ns)

 <State 8>: 7.74ns
The critical path consists of the following:
	'phi' operation ('ib') with incoming values : ('ib', ./mmult.h:55->./mmult.h:157->mmult_accel.cpp:22) [98]  (0 ns)
	'icmp' operation ('exitcond1_i_i', ./mmult.h:55->./mmult.h:157->mmult_accel.cpp:22) [105]  (1.43 ns)
	'select' operation ('ib_0_i_i_mid2', ./mmult.h:55->./mmult.h:157->mmult_accel.cpp:22) [106]  (1.19 ns)
	'add' operation ('tmp_8', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [288]  (1.87 ns)
	'getelementptr' operation ('b_addr_2', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [290]  (0 ns)
	'load' operation ('b_load_1', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) on array 'b', ./mmult.h:132->mmult_accel.cpp:22 [433]  (3.25 ns)

 <State 9>: 6.99ns
The critical path consists of the following:
	'mul' operation ('tmp_5', ./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22) [109]  (3.74 ns)
	'getelementptr' operation ('a_addr_1', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [111]  (0 ns)
	'load' operation ('a_load', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) on array 'a', ./mmult.h:131->mmult_accel.cpp:22 [112]  (3.25 ns)

 <State 10>: 5.17ns
The critical path consists of the following:
	'add' operation ('tmp_11', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [297]  (1.92 ns)
	'getelementptr' operation ('b_addr_5', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [299]  (0 ns)
	'load' operation ('b_load_4', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) on array 'b', ./mmult.h:132->mmult_accel.cpp:22 [460]  (3.25 ns)

 <State 11>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [425]  (8.48 ns)

 <State 12>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [425]  (8.48 ns)

 <State 13>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [425]  (8.48 ns)

 <State 14>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [425]  (8.48 ns)

 <State 15>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_2', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [443]  (8.48 ns)

 <State 16>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_4', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [461]  (8.48 ns)

 <State 17>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_6', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [479]  (8.48 ns)

 <State 18>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_8', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [497]  (8.48 ns)

 <State 19>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_s', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [515]  (8.48 ns)

 <State 20>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_11', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [533]  (8.48 ns)

 <State 21>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_13', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [551]  (8.48 ns)

 <State 22>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_15', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [569]  (8.48 ns)

 <State 23>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_17', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [587]  (8.48 ns)

 <State 24>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_19', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [605]  (8.48 ns)

 <State 25>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_21', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [623]  (8.48 ns)

 <State 26>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_23', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [641]  (8.48 ns)

 <State 27>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_25', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [659]  (8.48 ns)

 <State 28>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_27', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [677]  (8.48 ns)

 <State 29>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_29', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [695]  (8.48 ns)

 <State 30>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_31', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [713]  (8.48 ns)

 <State 31>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_33', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [731]  (8.48 ns)

 <State 32>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_35', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [749]  (8.48 ns)

 <State 33>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_37', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [767]  (8.48 ns)

 <State 34>: 8.48ns
The critical path consists of the following:
	'fmul' operation ('temp_39', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) [785]  (8.48 ns)

 <State 35>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [465]  (7.36 ns)

 <State 36>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [465]  (7.36 ns)

 <State 37>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [465]  (7.36 ns)

 <State 38>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [465]  (7.36 ns)

 <State 39>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [465]  (7.36 ns)

 <State 40>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [474]  (7.36 ns)

 <State 41>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [474]  (7.36 ns)

 <State 42>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [474]  (7.36 ns)

 <State 43>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [474]  (7.36 ns)

 <State 44>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [474]  (7.36 ns)

 <State 45>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [483]  (7.36 ns)

 <State 46>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [483]  (7.36 ns)

 <State 47>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [483]  (7.36 ns)

 <State 48>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [483]  (7.36 ns)

 <State 49>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [483]  (7.36 ns)

 <State 50>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [492]  (7.36 ns)

 <State 51>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [492]  (7.36 ns)

 <State 52>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [492]  (7.36 ns)

 <State 53>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [492]  (7.36 ns)

 <State 54>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [492]  (7.36 ns)

 <State 55>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [501]  (7.36 ns)

 <State 56>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [501]  (7.36 ns)

 <State 57>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [501]  (7.36 ns)

 <State 58>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [501]  (7.36 ns)

 <State 59>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [501]  (7.36 ns)

 <State 60>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [510]  (7.36 ns)

 <State 61>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [510]  (7.36 ns)

 <State 62>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [510]  (7.36 ns)

 <State 63>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [510]  (7.36 ns)

 <State 64>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [510]  (7.36 ns)

 <State 65>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [519]  (7.36 ns)

 <State 66>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [519]  (7.36 ns)

 <State 67>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [519]  (7.36 ns)

 <State 68>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [519]  (7.36 ns)

 <State 69>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [519]  (7.36 ns)

 <State 70>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [528]  (7.36 ns)

 <State 71>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [528]  (7.36 ns)

 <State 72>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [528]  (7.36 ns)

 <State 73>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [528]  (7.36 ns)

 <State 74>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [528]  (7.36 ns)

 <State 75>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [537]  (7.36 ns)

 <State 76>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [537]  (7.36 ns)

 <State 77>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [537]  (7.36 ns)

 <State 78>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [537]  (7.36 ns)

 <State 79>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [537]  (7.36 ns)

 <State 80>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [546]  (7.36 ns)

 <State 81>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [546]  (7.36 ns)

 <State 82>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [546]  (7.36 ns)

 <State 83>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [546]  (7.36 ns)

 <State 84>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [546]  (7.36 ns)

 <State 85>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [555]  (7.36 ns)

 <State 86>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [555]  (7.36 ns)

 <State 87>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [555]  (7.36 ns)

 <State 88>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [555]  (7.36 ns)

 <State 89>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [555]  (7.36 ns)

 <State 90>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [564]  (7.36 ns)

 <State 91>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [564]  (7.36 ns)

 <State 92>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [564]  (7.36 ns)

 <State 93>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [564]  (7.36 ns)

 <State 94>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [564]  (7.36 ns)

 <State 95>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [573]  (7.36 ns)

 <State 96>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [573]  (7.36 ns)

 <State 97>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [573]  (7.36 ns)

 <State 98>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [573]  (7.36 ns)

 <State 99>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [573]  (7.36 ns)

 <State 100>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [582]  (7.36 ns)

 <State 101>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [582]  (7.36 ns)

 <State 102>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [582]  (7.36 ns)

 <State 103>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [582]  (7.36 ns)

 <State 104>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [582]  (7.36 ns)

 <State 105>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [591]  (7.36 ns)

 <State 106>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [591]  (7.36 ns)

 <State 107>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [591]  (7.36 ns)

 <State 108>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [591]  (7.36 ns)

 <State 109>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [591]  (7.36 ns)

 <State 110>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [600]  (7.36 ns)

 <State 111>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [600]  (7.36 ns)

 <State 112>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [600]  (7.36 ns)

 <State 113>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [600]  (7.36 ns)

 <State 114>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [600]  (7.36 ns)

 <State 115>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [609]  (7.36 ns)

 <State 116>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [609]  (7.36 ns)

 <State 117>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [609]  (7.36 ns)

 <State 118>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [609]  (7.36 ns)

 <State 119>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [609]  (7.36 ns)

 <State 120>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [618]  (7.36 ns)

 <State 121>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [618]  (7.36 ns)

 <State 122>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [618]  (7.36 ns)

 <State 123>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [618]  (7.36 ns)

 <State 124>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [618]  (7.36 ns)

 <State 125>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [627]  (7.36 ns)

 <State 126>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [627]  (7.36 ns)

 <State 127>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [627]  (7.36 ns)

 <State 128>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [627]  (7.36 ns)

 <State 129>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [627]  (7.36 ns)

 <State 130>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [636]  (7.36 ns)

 <State 131>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [636]  (7.36 ns)

 <State 132>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [636]  (7.36 ns)

 <State 133>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [636]  (7.36 ns)

 <State 134>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [636]  (7.36 ns)

 <State 135>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [645]  (7.36 ns)

 <State 136>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [645]  (7.36 ns)

 <State 137>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [645]  (7.36 ns)

 <State 138>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [645]  (7.36 ns)

 <State 139>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [645]  (7.36 ns)

 <State 140>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [654]  (7.36 ns)

 <State 141>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [654]  (7.36 ns)

 <State 142>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [654]  (7.36 ns)

 <State 143>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [654]  (7.36 ns)

 <State 144>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [654]  (7.36 ns)

 <State 145>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [663]  (7.36 ns)

 <State 146>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [663]  (7.36 ns)

 <State 147>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [663]  (7.36 ns)

 <State 148>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [663]  (7.36 ns)

 <State 149>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [663]  (7.36 ns)

 <State 150>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [672]  (7.36 ns)

 <State 151>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [672]  (7.36 ns)

 <State 152>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [672]  (7.36 ns)

 <State 153>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [672]  (7.36 ns)

 <State 154>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [672]  (7.36 ns)

 <State 155>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [681]  (7.36 ns)

 <State 156>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [681]  (7.36 ns)

 <State 157>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [681]  (7.36 ns)

 <State 158>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [681]  (7.36 ns)

 <State 159>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [681]  (7.36 ns)

 <State 160>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [690]  (7.36 ns)

 <State 161>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [690]  (7.36 ns)

 <State 162>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [690]  (7.36 ns)

 <State 163>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [690]  (7.36 ns)

 <State 164>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [690]  (7.36 ns)

 <State 165>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [699]  (7.36 ns)

 <State 166>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [699]  (7.36 ns)

 <State 167>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [699]  (7.36 ns)

 <State 168>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [699]  (7.36 ns)

 <State 169>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [699]  (7.36 ns)

 <State 170>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [708]  (7.36 ns)

 <State 171>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [708]  (7.36 ns)

 <State 172>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [708]  (7.36 ns)

 <State 173>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [708]  (7.36 ns)

 <State 174>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [708]  (7.36 ns)

 <State 175>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_31', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [717]  (7.36 ns)

 <State 176>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_31', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [717]  (7.36 ns)

 <State 177>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_31', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [717]  (7.36 ns)

 <State 178>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_31', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [717]  (7.36 ns)

 <State 179>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_31', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [717]  (7.36 ns)

 <State 180>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_32', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [726]  (7.36 ns)

 <State 181>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_32', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [726]  (7.36 ns)

 <State 182>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_32', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [726]  (7.36 ns)

 <State 183>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_32', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [726]  (7.36 ns)

 <State 184>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_32', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [726]  (7.36 ns)

 <State 185>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_33', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [735]  (7.36 ns)

 <State 186>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_33', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [735]  (7.36 ns)

 <State 187>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_33', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [735]  (7.36 ns)

 <State 188>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_33', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [735]  (7.36 ns)

 <State 189>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_33', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [735]  (7.36 ns)

 <State 190>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_34', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [744]  (7.36 ns)

 <State 191>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_34', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [744]  (7.36 ns)

 <State 192>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_34', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [744]  (7.36 ns)

 <State 193>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_34', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [744]  (7.36 ns)

 <State 194>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_34', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [744]  (7.36 ns)

 <State 195>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_35', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [753]  (7.36 ns)

 <State 196>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_35', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [753]  (7.36 ns)

 <State 197>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_35', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [753]  (7.36 ns)

 <State 198>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_35', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [753]  (7.36 ns)

 <State 199>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_35', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [753]  (7.36 ns)

 <State 200>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_36', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [762]  (7.36 ns)

 <State 201>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_36', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [762]  (7.36 ns)

 <State 202>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_36', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [762]  (7.36 ns)

 <State 203>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_36', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [762]  (7.36 ns)

 <State 204>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_36', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [762]  (7.36 ns)

 <State 205>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_37', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [771]  (7.36 ns)

 <State 206>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_37', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [771]  (7.36 ns)

 <State 207>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_37', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [771]  (7.36 ns)

 <State 208>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_37', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [771]  (7.36 ns)

 <State 209>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_37', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [771]  (7.36 ns)

 <State 210>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_38', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [780]  (7.36 ns)

 <State 211>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_38', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [780]  (7.36 ns)

 <State 212>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_38', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [780]  (7.36 ns)

 <State 213>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_38', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [780]  (7.36 ns)

 <State 214>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_38', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [780]  (7.36 ns)

 <State 215>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_39', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [789]  (7.36 ns)

 <State 216>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_39', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [789]  (7.36 ns)

 <State 217>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_39', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [789]  (7.36 ns)

 <State 218>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_39', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [789]  (7.36 ns)

 <State 219>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_39', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [789]  (7.36 ns)

 <State 220>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_40', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [798]  (7.36 ns)

 <State 221>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_40', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [798]  (7.36 ns)

 <State 222>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_40', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [798]  (7.36 ns)

 <State 223>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_40', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [798]  (7.36 ns)

 <State 224>: 7.36ns
The critical path consists of the following:
	'fadd' operation ('sum_40', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [798]  (7.36 ns)

 <State 225>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', ./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22) [422]  (0 ns)
	'store' operation (./mmult.h:62->./mmult.h:157->mmult_accel.cpp:22) of variable 'sum_40', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22 on array 'out', ./mmult.h:133->mmult_accel.cpp:22 [801]  (3.25 ns)

 <State 226>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next2') [808]  (1.77 ns)

 <State 227>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./mmult.h:161->mmult_accel.cpp:22) [810]  (0 ns)
	'icmp' operation ('exitcond_i', ./mmult.h:161->mmult_accel.cpp:22) [816]  (1.43 ns)
	'select' operation ('j5_0_i_mid2', ./mmult.h:161->mmult_accel.cpp:22) [817]  (1.19 ns)
	'add' operation ('j', ./mmult.h:161->mmult_accel.cpp:22) [836]  (1.83 ns)

 <State 228>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[828] ('tmp_135', ./mmult.h:165->mmult_accel.cpp:22) [822]  (3.36 ns)
	'add' operation of DSP[828] ('tmp_136', ./mmult.h:165->mmult_accel.cpp:22) [828]  (3.02 ns)
	'getelementptr' operation ('v', ./mmult.h:165->mmult_accel.cpp:22) [830]  (0 ns)
	'load' operation ('out_load', ./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22) on array 'out', ./mmult.h:133->mmult_accel.cpp:22 [832]  (3.25 ns)

 <State 229>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_load', ./mmult.h:107->./mmult.h:165->mmult_accel.cpp:22) on array 'out', ./mmult.h:133->mmult_accel.cpp:22 [832]  (3.25 ns)

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
