

================================================================
== Vitis HLS Report for 'FIR8'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.570 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       27|       27|  27.000 us|  27.000 us|   28|   28|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                      |                            |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |               Instance               |           Module           |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51  |FIR8_Pipeline_SHIFTER_LOOP  |       10|       10|  10.000 us|  10.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR8_Pipeline_MACC_LOOP_fu_59     |FIR8_Pipeline_MACC_LOOP     |       13|       13|  13.000 us|  13.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     112|    205|    -|
|Memory           |        0|    -|      16|      1|    0|
|Multiplexer      |        -|    -|       0|     78|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     143|    284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |grp_FIR8_Pipeline_MACC_LOOP_fu_59     |FIR8_Pipeline_MACC_LOOP     |        0|   1|  100|  115|    0|
    |grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51  |FIR8_Pipeline_SHIFTER_LOOP  |        0|   0|   12|   90|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                 |                            |        0|   1|  112|  205|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          6|    1|          6|
    |shift_reg_address0  |  13|          3|    3|          9|
    |shift_reg_ce0       |  13|          3|    1|          3|
    |shift_reg_ce1       |   9|          2|    1|          2|
    |shift_reg_we0       |   9|          2|    1|          2|
    |shift_reg_we1       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  78|         18|    8|         24|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  5|   0|    5|          0|
    |grp_FIR8_Pipeline_MACC_LOOP_fu_59_ap_start_reg     |  1|   0|    1|          0|
    |grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg  |  1|   0|    1|          0|
    |x_read_reg_72                                      |  8|   0|    8|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 15|   0|   15|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|          FIR8|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|          FIR8|  return value|
|y         |  out|   16|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|    8|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

