INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution2 opened at Tue Dec 06 21:00:43 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.361 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.483 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.514 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution2/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute     set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
Execute     set_directive_pipeline ByteXor/ByteXor_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label1 
Execute     set_directive_pipeline ByteCpy/ByteCpy_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label2 
Execute     set_directive_pipeline ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn4/ClefiaGfn4_label3 
Execute     set_directive_pipeline ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn8/ClefiaGfn8_label4 
Execute     set_directive_pipeline ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
Execute     set_directive_pipeline ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaConSet/ClefiaConSet_label6 
Execute     set_directive_pipeline ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet128/ClefiaKeySet128_label7 
Execute     set_directive_pipeline ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet192/ClefiaKeySet192_label8 
Execute     set_directive_pipeline ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet192/ClefiaKeySet192_label9 
Execute     set_directive_pipeline ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet256/ClefiaKeySet256_label10 
Execute     set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
Execute     set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
Command   ap_source done; 0.176 sec.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 913.016 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling clefia.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang clefia.c -foptimization-record-file=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.c.clang.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.c.clang.err.log 
Command       ap_eval done; 0.136 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top clefia -name=clefia 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clang.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.125 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  -directive=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/.systemc_flag -fix-errors D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  -directive=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/all.directive.json -fix-errors D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.clang.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.pp.0.c.clang.err.log 
Command       ap_eval done; 0.147 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc -args  "D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.g.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc -args D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.2.m1.bc -args D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.2.m1.bc > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.832 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.834 sec.
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clefia -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clefia -reflow-float-conversion -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.879 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.884 sec.
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.4.m2.bc -args D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.4.m2.bc > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clefia 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clefia -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.5.gdce.bc > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=clefia -mllvm -hls-db-dir -mllvm D:/tmp/CLEFIA_ip/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/tmp/CLEFIA_ip/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.008 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:452:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' completely with a factor of 32 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' completely with a factor of 28 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet256' completely with a factor of 4 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 32 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 28 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 4 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/tmp/CLEFIA_ip/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top clefia -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.0.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.249 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.1.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.256 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.2.prechk.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.g.1.bc to D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/tmp/CLEFIA_ip/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.1.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:459) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.111' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.112' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
Command         transform done; 1.007 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.1.tmp.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.121' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
Command         transform done; 0.473 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.514 seconds; current allocated memory: 1.100 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.2.bc -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet256_label10' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet192_label9' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
Command         transform done; 1.142 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.338 sec.
Command     elaborate done; 10.167 sec.
Execute     ap_eval exec zip -j D:/tmp/CLEFIA_ip/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.104 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
Execute       ap_set_top_model clefia 
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.121' to 'ClefiaF0Xor_121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3' to 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5' to 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
Command       ap_set_top_model done; 0.106 sec.
Execute       get_model_list clefia -filter all-wo-channel -topdown 
Execute       preproc_iomode -model clefia 
Execute       preproc_iomode -model ClefiaDecrypt.1 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       preproc_iomode -model ClefiaEncrypt.1 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       preproc_iomode -model ClefiaF1Xor.3 
Execute       preproc_iomode -model ClefiaF0Xor 
Execute       preproc_iomode -model ClefiaKeySet128 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       preproc_iomode -model ClefiaF1Xor 
Execute       preproc_iomode -model ClefiaF0Xor.121 
Execute       preproc_iomode -model ClefiaKeySet192 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       preproc_iomode -model ClefiaF1Xor.1 
Execute       preproc_iomode -model ClefiaF0Xor.1 
Execute       preproc_iomode -model ClefiaKeySet256 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       preproc_iomode -model ClefiaDoubleSwap.1 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       preproc_iomode -model ClefiaF1Xor.2 
Execute       preproc_iomode -model ClefiaF0Xor.2 
Execute       get_model_list clefia -filter all-wo-channel 
INFO-FLOW: Model list for configure: ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ClefiaKeySet256_Pipeline_ByteXor_label2 ClefiaKeySet256_Pipeline_ByteXor_label23 ClefiaKeySet256_Pipeline_ByteXor_label24 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_ByteXor_label21 ClefiaKeySet256_Pipeline_ByteXor_label22 ClefiaKeySet256_Pipeline_ByteXor_label25 ClefiaKeySet256 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ClefiaKeySet192_Pipeline_ByteXor_label2 ClefiaKeySet192_Pipeline_ByteXor_label28 ClefiaKeySet192_Pipeline_ByteXor_label29 ClefiaKeySet192_Pipeline_ByteXor_label26 ClefiaKeySet192_Pipeline_ByteXor_label27 ClefiaKeySet192_Pipeline_ByteXor_label210 ClefiaKeySet192 ClefiaF0Xor.121 ClefiaF1Xor ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ClefiaKeySet128 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ClefiaEncrypt.1 ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ClefiaDecrypt.1 clefia
INFO-FLOW: Configuring Module : ClefiaF0Xor.2 ...
Execute       set_default_model ClefiaF0Xor.2 
Execute       apply_spec_resource_limit ClefiaF0Xor.2 
INFO-FLOW: Configuring Module : ClefiaF1Xor.2 ...
Execute       set_default_model ClefiaF1Xor.2 
Execute       apply_spec_resource_limit ClefiaF1Xor.2 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ByteXor_label2 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ByteXor_label2 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ByteXor_label23 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ByteXor_label23 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ByteXor_label24 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ByteXor_label24 
INFO-FLOW: Configuring Module : ClefiaDoubleSwap.1 ...
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       apply_spec_resource_limit ClefiaDoubleSwap.1 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ByteXor_label21 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ByteXor_label21 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ByteXor_label22 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ByteXor_label22 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_ByteXor_label25 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_ByteXor_label25 
INFO-FLOW: Configuring Module : ClefiaKeySet256 ...
Execute       set_default_model ClefiaKeySet256 
Execute       apply_spec_resource_limit ClefiaKeySet256 
INFO-FLOW: Configuring Module : ClefiaF0Xor.1 ...
Execute       set_default_model ClefiaF0Xor.1 
Execute       apply_spec_resource_limit ClefiaF0Xor.1 
INFO-FLOW: Configuring Module : ClefiaF1Xor.1 ...
Execute       set_default_model ClefiaF1Xor.1 
Execute       apply_spec_resource_limit ClefiaF1Xor.1 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ByteXor_label2 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ByteXor_label2 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ByteXor_label28 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ByteXor_label28 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ByteXor_label29 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ByteXor_label29 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ByteXor_label26 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ByteXor_label26 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ByteXor_label27 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ByteXor_label27 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_ByteXor_label210 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_ByteXor_label210 
INFO-FLOW: Configuring Module : ClefiaKeySet192 ...
Execute       set_default_model ClefiaKeySet192 
Execute       apply_spec_resource_limit ClefiaKeySet192 
INFO-FLOW: Configuring Module : ClefiaF0Xor.121 ...
Execute       set_default_model ClefiaF0Xor.121 
Execute       apply_spec_resource_limit ClefiaF0Xor.121 
INFO-FLOW: Configuring Module : ClefiaF1Xor ...
Execute       set_default_model ClefiaF1Xor 
Execute       apply_spec_resource_limit ClefiaF1Xor 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
INFO-FLOW: Configuring Module : ClefiaKeySet128 ...
Execute       set_default_model ClefiaKeySet128 
Execute       apply_spec_resource_limit ClefiaKeySet128 
INFO-FLOW: Configuring Module : ClefiaF0Xor ...
Execute       set_default_model ClefiaF0Xor 
Execute       apply_spec_resource_limit ClefiaF0Xor 
INFO-FLOW: Configuring Module : ClefiaF1Xor.3 ...
Execute       set_default_model ClefiaF1Xor.3 
Execute       apply_spec_resource_limit ClefiaF1Xor.3 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1 ...
Execute       set_default_model ClefiaEncrypt.1 
Execute       apply_spec_resource_limit ClefiaEncrypt.1 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1 ...
Execute       set_default_model ClefiaDecrypt.1 
Execute       apply_spec_resource_limit ClefiaDecrypt.1 
INFO-FLOW: Configuring Module : clefia ...
Execute       set_default_model clefia 
Execute       apply_spec_resource_limit clefia 
INFO-FLOW: Model list for preprocess: ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ClefiaKeySet256_Pipeline_ByteXor_label2 ClefiaKeySet256_Pipeline_ByteXor_label23 ClefiaKeySet256_Pipeline_ByteXor_label24 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_ByteXor_label21 ClefiaKeySet256_Pipeline_ByteXor_label22 ClefiaKeySet256_Pipeline_ByteXor_label25 ClefiaKeySet256 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ClefiaKeySet192_Pipeline_ByteXor_label2 ClefiaKeySet192_Pipeline_ByteXor_label28 ClefiaKeySet192_Pipeline_ByteXor_label29 ClefiaKeySet192_Pipeline_ByteXor_label26 ClefiaKeySet192_Pipeline_ByteXor_label27 ClefiaKeySet192_Pipeline_ByteXor_label210 ClefiaKeySet192 ClefiaF0Xor.121 ClefiaF1Xor ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ClefiaKeySet128 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ClefiaEncrypt.1 ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ClefiaDecrypt.1 clefia
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.2 ...
Execute       set_default_model ClefiaF0Xor.2 
Execute       cdfg_preprocess -model ClefiaF0Xor.2 
Execute       rtl_gen_preprocess ClefiaF0Xor.2 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.2 ...
Execute       set_default_model ClefiaF1Xor.2 
Execute       cdfg_preprocess -model ClefiaF1Xor.2 
Execute       rtl_gen_preprocess ClefiaF1Xor.2 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ByteXor_label2 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label2 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ByteXor_label23 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label23 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ByteXor_label24 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label24 
INFO-FLOW: Preprocessing Module: ClefiaDoubleSwap.1 ...
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       cdfg_preprocess -model ClefiaDoubleSwap.1 
Execute       rtl_gen_preprocess ClefiaDoubleSwap.1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ByteXor_label21 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label21 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ByteXor_label22 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label22 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_ByteXor_label25 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label25 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256 ...
Execute       set_default_model ClefiaKeySet256 
Execute       cdfg_preprocess -model ClefiaKeySet256 
Execute       rtl_gen_preprocess ClefiaKeySet256 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.1 ...
Execute       set_default_model ClefiaF0Xor.1 
Execute       cdfg_preprocess -model ClefiaF0Xor.1 
Execute       rtl_gen_preprocess ClefiaF0Xor.1 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.1 ...
Execute       set_default_model ClefiaF1Xor.1 
Execute       cdfg_preprocess -model ClefiaF1Xor.1 
Execute       rtl_gen_preprocess ClefiaF1Xor.1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ByteXor_label2 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label2 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ByteXor_label28 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label28 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ByteXor_label29 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label29 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ByteXor_label26 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label26 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ByteXor_label27 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label27 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_ByteXor_label210 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label210 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192 ...
Execute       set_default_model ClefiaKeySet192 
Execute       cdfg_preprocess -model ClefiaKeySet192 
Execute       rtl_gen_preprocess ClefiaKeySet192 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.121 ...
Execute       set_default_model ClefiaF0Xor.121 
Execute       cdfg_preprocess -model ClefiaF0Xor.121 
Execute       rtl_gen_preprocess ClefiaF0Xor.121 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor ...
Execute       set_default_model ClefiaF1Xor 
Execute       cdfg_preprocess -model ClefiaF1Xor 
Execute       rtl_gen_preprocess ClefiaF1Xor 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128 ...
Execute       set_default_model ClefiaKeySet128 
Execute       cdfg_preprocess -model ClefiaKeySet128 
Execute       rtl_gen_preprocess ClefiaKeySet128 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor ...
Execute       set_default_model ClefiaF0Xor 
Execute       cdfg_preprocess -model ClefiaF0Xor 
Execute       rtl_gen_preprocess ClefiaF0Xor 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.3 ...
Execute       set_default_model ClefiaF1Xor.3 
Execute       cdfg_preprocess -model ClefiaF1Xor.3 
Execute       rtl_gen_preprocess ClefiaF1Xor.3 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1 ...
Execute       set_default_model ClefiaEncrypt.1 
Execute       cdfg_preprocess -model ClefiaEncrypt.1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1 ...
Execute       set_default_model ClefiaDecrypt.1 
Execute       cdfg_preprocess -model ClefiaDecrypt.1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1 
INFO-FLOW: Preprocessing Module: clefia ...
Execute       set_default_model clefia 
Execute       cdfg_preprocess -model clefia 
Execute       rtl_gen_preprocess clefia 
INFO-FLOW: Model list for synthesis: ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ClefiaKeySet256_Pipeline_ByteXor_label2 ClefiaKeySet256_Pipeline_ByteXor_label23 ClefiaKeySet256_Pipeline_ByteXor_label24 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_ByteXor_label21 ClefiaKeySet256_Pipeline_ByteXor_label22 ClefiaKeySet256_Pipeline_ByteXor_label25 ClefiaKeySet256 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ClefiaKeySet192_Pipeline_ByteXor_label2 ClefiaKeySet192_Pipeline_ByteXor_label28 ClefiaKeySet192_Pipeline_ByteXor_label29 ClefiaKeySet192_Pipeline_ByteXor_label26 ClefiaKeySet192_Pipeline_ByteXor_label27 ClefiaKeySet192_Pipeline_ByteXor_label210 ClefiaKeySet192 ClefiaF0Xor.121 ClefiaF1Xor ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ClefiaKeySet128 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ClefiaEncrypt.1 ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ClefiaDecrypt.1 clefia
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.2 
Execute       schedule -model ClefiaF0Xor.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.184 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.2.
Execute       set_default_model ClefiaF0Xor.2 
Execute       bind -model ClefiaF0Xor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.2 
Execute       schedule -model ClefiaF1Xor.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.2.
Execute       set_default_model ClefiaF1Xor.2 
Execute       bind -model ClefiaF1Xor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       schedule -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.308 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.551 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.
Execute       set_default_model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       bind -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.194 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.298 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       schedule -model ClefiaKeySet256_Pipeline_ByteXor_label2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ByteXor_label2.
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       bind -model ClefiaKeySet256_Pipeline_ByteXor_label2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ByteXor_label2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       schedule -model ClefiaKeySet256_Pipeline_ByteXor_label23 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label23': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ByteXor_label23.
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       bind -model ClefiaKeySet256_Pipeline_ByteXor_label23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ByteXor_label23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       schedule -model ClefiaKeySet256_Pipeline_ByteXor_label24 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label24': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ByteXor_label24.
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       bind -model ClefiaKeySet256_Pipeline_ByteXor_label24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ByteXor_label24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       schedule -model ClefiaDoubleSwap.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.282 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDoubleSwap.1.
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       bind -model ClefiaDoubleSwap.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDoubleSwap.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       schedule -model ClefiaKeySet256_Pipeline_ByteXor_label21 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label21': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ByteXor_label21.
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       bind -model ClefiaKeySet256_Pipeline_ByteXor_label21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ByteXor_label21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       schedule -model ClefiaKeySet256_Pipeline_ByteXor_label22 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet256_Pipeline_ByteXor_label22': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ByteXor_label22.
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       bind -model ClefiaKeySet256_Pipeline_ByteXor_label22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ByteXor_label22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       schedule -model ClefiaKeySet256_Pipeline_ByteXor_label25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_ByteXor_label25.
Execute       set_default_model ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       bind -model ClefiaKeySet256_Pipeline_ByteXor_label25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_ByteXor_label25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256 
Execute       schedule -model ClefiaKeySet256 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ClefiaKeySet256_label10': contains subfunction 'ClefiaKeySet256_Pipeline_ByteXor_label23' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.178 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256.
Execute       set_default_model ClefiaKeySet256 
Execute       bind -model ClefiaKeySet256 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.256 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.391 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.1 
Execute       schedule -model ClefiaF0Xor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.1.
Execute       set_default_model ClefiaF0Xor.1 
Execute       bind -model ClefiaF0Xor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.154 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.1 
Execute       schedule -model ClefiaF1Xor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.1.
Execute       set_default_model ClefiaF1Xor.1 
Execute       bind -model ClefiaF1Xor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.167 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       schedule -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_93', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_68', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_82', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_85', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_91', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.479 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.
Execute       set_default_model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       bind -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.213 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.281 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       schedule -model ClefiaKeySet192_Pipeline_ByteXor_label2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ByteXor_label2.
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       bind -model ClefiaKeySet192_Pipeline_ByteXor_label2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ByteXor_label2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       schedule -model ClefiaKeySet192_Pipeline_ByteXor_label28 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label28': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ByteXor_label28.
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       bind -model ClefiaKeySet192_Pipeline_ByteXor_label28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ByteXor_label28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       schedule -model ClefiaKeySet192_Pipeline_ByteXor_label29 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label29': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ByteXor_label29.
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       bind -model ClefiaKeySet192_Pipeline_ByteXor_label29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ByteXor_label29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       schedule -model ClefiaKeySet192_Pipeline_ByteXor_label26 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label26': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ByteXor_label26.
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       bind -model ClefiaKeySet192_Pipeline_ByteXor_label26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ByteXor_label26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       schedule -model ClefiaKeySet192_Pipeline_ByteXor_label27 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet192_Pipeline_ByteXor_label27': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ByteXor_label27.
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       bind -model ClefiaKeySet192_Pipeline_ByteXor_label27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ByteXor_label27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       schedule -model ClefiaKeySet192_Pipeline_ByteXor_label210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_ByteXor_label210.
Execute       set_default_model ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       bind -model ClefiaKeySet192_Pipeline_ByteXor_label210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_ByteXor_label210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192 
Execute       schedule -model ClefiaKeySet192 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ClefiaKeySet192_label9': contains subfunction 'ClefiaKeySet192_Pipeline_ByteXor_label28' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.241 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192.
Execute       set_default_model ClefiaKeySet192 
Execute       bind -model ClefiaKeySet192 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.274 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.121 
Execute       schedule -model ClefiaF0Xor.121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.121'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.121'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.121.
Execute       set_default_model ClefiaF0Xor.121 
Execute       bind -model ClefiaF0Xor.121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.112 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor 
Execute       schedule -model ClefiaF1Xor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.
Execute       set_default_model ClefiaF1Xor 
Execute       bind -model ClefiaF1Xor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.126 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       schedule -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation ('select_ln197_15', clefia.c:197) and 'call' operation ('call_ret1', clefia.c:194) to 'ClefiaF0Xor.121'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.244 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       bind -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.155 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.224 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       schedule -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'rk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_5', clefia.c:124 on array 'rk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_7', clefia.c:124 on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_21', clefia.c:124 on array 'rk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('rk_addr_13_write_ln124', clefia.c:124) of variable 'xor_ln124_29', clefia.c:124 on array 'rk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.592 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.
Execute       set_default_model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       bind -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128 
Execute       schedule -model ClefiaKeySet128 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128.
Execute       set_default_model ClefiaKeySet128 
Execute       bind -model ClefiaKeySet128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.196 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.327 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor 
Execute       schedule -model ClefiaF0Xor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_24', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.
Execute       set_default_model ClefiaF0Xor 
Execute       bind -model ClefiaF0Xor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.114 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.3 
Execute       schedule -model ClefiaF1Xor.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.3.
Execute       set_default_model ClefiaF1Xor.3 
Execute       bind -model ClefiaF1Xor.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln197_30', clefia.c:197) and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 5 and incompatible II = 2 of 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln197_30', clefia.c:197) and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 2 of 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:195) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret2', clefia.c:194) to 'ClefiaF0Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.326 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       bind -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1 
Execute       schedule -model ClefiaEncrypt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1.
Execute       set_default_model ClefiaEncrypt.1 
Execute       bind -model ClefiaEncrypt.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.209 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.298 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4Inv_label5'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 5 and incompatible II = 2 of 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 2 of 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('call_ret', clefia.c:232) to 'ClefiaF1Xor.3' and 'call' operation ('call_ret3', clefia.c:231) to 'ClefiaF0Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'ClefiaGfn4Inv_label5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       bind -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.183 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.228 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1 
Execute       schedule -model ClefiaDecrypt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1.
Execute       set_default_model ClefiaDecrypt.1 
Execute       bind -model ClefiaDecrypt.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.199 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.289 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clefia 
Execute       schedule -model clefia 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.sched.adb -f 
INFO-FLOW: Finish scheduling clefia.
Execute       set_default_model clefia 
Execute       bind -model clefia 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.607 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.485 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.bind.adb -f 
INFO-FLOW: Finish binding clefia.
Execute       get_model_list clefia -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ClefiaF0Xor.2 
Execute       rtl_gen_preprocess ClefiaF1Xor.2 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       rtl_gen_preprocess ClefiaDoubleSwap.1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       rtl_gen_preprocess ClefiaKeySet256 
Execute       rtl_gen_preprocess ClefiaF0Xor.1 
Execute       rtl_gen_preprocess ClefiaF1Xor.1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       rtl_gen_preprocess ClefiaKeySet192 
Execute       rtl_gen_preprocess ClefiaF0Xor.121 
Execute       rtl_gen_preprocess ClefiaF1Xor 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       rtl_gen_preprocess ClefiaKeySet128 
Execute       rtl_gen_preprocess ClefiaF0Xor 
Execute       rtl_gen_preprocess ClefiaF1Xor.3 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 
Execute       rtl_gen_preprocess ClefiaEncrypt.1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 
Execute       rtl_gen_preprocess ClefiaDecrypt.1 
Execute       rtl_gen_preprocess clefia 
INFO-FLOW: Model list for RTL generation: ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ClefiaKeySet256_Pipeline_ByteXor_label2 ClefiaKeySet256_Pipeline_ByteXor_label23 ClefiaKeySet256_Pipeline_ByteXor_label24 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_ByteXor_label21 ClefiaKeySet256_Pipeline_ByteXor_label22 ClefiaKeySet256_Pipeline_ByteXor_label25 ClefiaKeySet256 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ClefiaKeySet192_Pipeline_ByteXor_label2 ClefiaKeySet192_Pipeline_ByteXor_label28 ClefiaKeySet192_Pipeline_ByteXor_label29 ClefiaKeySet192_Pipeline_ByteXor_label26 ClefiaKeySet192_Pipeline_ByteXor_label27 ClefiaKeySet192_Pipeline_ByteXor_label210 ClefiaKeySet192 ClefiaF0Xor.121 ClefiaF1Xor ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ClefiaKeySet128 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ClefiaEncrypt.1 ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ClefiaDecrypt.1 clefia
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.667 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF0Xor_2 
Execute       gen_rtl ClefiaF0Xor.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF0Xor_2 
Execute       syn_report -csynth -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.186 sec.
Execute       db_write -model ClefiaF0Xor.2 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.adb 
Execute       db_write -model ClefiaF0Xor.2 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.2 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF1Xor_2 
Execute       gen_rtl ClefiaF1Xor.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF1Xor_2 
Execute       syn_report -csynth -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.214 sec.
Execute       db_write -model ClefiaF1Xor.2 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.adb 
Execute       db_write -model ClefiaF1Xor.2 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.2 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.287 sec.
Execute       db_write -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ByteXor_label2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ByteXor_label2 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ByteXor_label2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ByteXor_label2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ByteXor_label2 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label2 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label2 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ByteXor_label2 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ByteXor_label23 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label23' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label23 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label23 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ByteXor_label23 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ByteXor_label23 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ByteXor_label23 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label23_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ByteXor_label23 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label23 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label23 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ByteXor_label23 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ByteXor_label24 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label24' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label24 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label24 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ByteXor_label24 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ByteXor_label24 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ByteXor_label24 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label24_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ByteXor_label24 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label24 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label24 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ByteXor_label24 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDoubleSwap.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDoubleSwap.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaDoubleSwap_1 
Execute       gen_rtl ClefiaDoubleSwap.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaDoubleSwap_1 
Execute       syn_report -csynth -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaDoubleSwap_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaDoubleSwap_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDoubleSwap.1 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.adb 
Execute       db_write -model ClefiaDoubleSwap.1 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDoubleSwap.1 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ByteXor_label21 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label21' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label21 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label21 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ByteXor_label21 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ByteXor_label21 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ByteXor_label21 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ByteXor_label21 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label21 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label21 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ByteXor_label21 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ByteXor_label22 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label22 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label22 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ByteXor_label22 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ByteXor_label22 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ByteXor_label22 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label22_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ByteXor_label22 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label22 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label22 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ByteXor_label22 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_ByteXor_label25 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label25' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label25 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       gen_rtl ClefiaKeySet256_Pipeline_ByteXor_label25 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256_Pipeline_ByteXor_label25 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_ByteXor_label25 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_ByteXor_label25 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_Pipeline_ByteXor_label25_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_ByteXor_label25 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label25 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_ByteXor_label25 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_ByteXor_label25 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet256 
Execute       gen_rtl ClefiaKeySet256 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet256 
Execute       syn_report -csynth -model ClefiaKeySet256 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet256_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.403 sec.
Execute       db_write -model ClefiaKeySet256 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.adb 
Execute       db_write -model ClefiaKeySet256 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF0Xor_1 
Execute       gen_rtl ClefiaF0Xor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF0Xor_1 
Execute       syn_report -csynth -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model ClefiaF0Xor.1 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.adb 
Execute       db_write -model ClefiaF0Xor.1 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.1 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF1Xor_1 
Execute       gen_rtl ClefiaF1Xor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF1Xor_1 
Execute       syn_report -csynth -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.213 sec.
Execute       db_write -model ClefiaF1Xor.1 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.adb 
Execute       db_write -model ClefiaF1Xor.1 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.1 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.287 sec.
Execute       db_write -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ByteXor_label2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ByteXor_label2 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ByteXor_label2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ByteXor_label2 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ByteXor_label2 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label2 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label2 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ByteXor_label2 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ByteXor_label28 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label28 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label28 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ByteXor_label28 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ByteXor_label28 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label28_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ByteXor_label28 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label28_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ByteXor_label28 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label28 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label28 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ByteXor_label28 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ByteXor_label29 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label29' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label29 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label29 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ByteXor_label29 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ByteXor_label29 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label29_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ByteXor_label29 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label29_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ByteXor_label29 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label29 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label29 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ByteXor_label29 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ByteXor_label26 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label26' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label26 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label26 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ByteXor_label26 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ByteXor_label26 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label26_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ByteXor_label26 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label26_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ByteXor_label26 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label26 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label26 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ByteXor_label26 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ByteXor_label27 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label27' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label27 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label27 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ByteXor_label27 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ByteXor_label27 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label27_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ByteXor_label27 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label27_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ByteXor_label27 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label27 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label27 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ByteXor_label27 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_ByteXor_label210 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label210' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label210 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       gen_rtl ClefiaKeySet192_Pipeline_ByteXor_label210 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192_Pipeline_ByteXor_label210 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_ByteXor_label210 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label210_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_ByteXor_label210 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_Pipeline_ByteXor_label210_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_ByteXor_label210 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label210 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_ByteXor_label210 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_ByteXor_label210 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet192 
Execute       gen_rtl ClefiaKeySet192 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet192 
Execute       syn_report -csynth -model ClefiaKeySet192 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet192_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.401 sec.
Execute       db_write -model ClefiaKeySet192 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.adb 
Execute       db_write -model ClefiaKeySet192 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.121 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_121' pipeline 'ClefiaF0Xor.121' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.121 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF0Xor_121 
Execute       gen_rtl ClefiaF0Xor.121 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF0Xor_121 
Execute       syn_report -csynth -model ClefiaF0Xor.121 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_121_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.121 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_121_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.121 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.143 sec.
Execute       db_write -model ClefiaF0Xor.121 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.adb 
Execute       db_write -model ClefiaF0Xor.121 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.121 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF1Xor 
Execute       gen_rtl ClefiaF1Xor -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF1Xor 
Execute       syn_report -csynth -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.164 sec.
Execute       db_write -model ClefiaF1Xor -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.adb 
Execute       db_write -model ClefiaF1Xor -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       gen_rtl ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.243 sec.
Execute       db_write -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.adb 
Execute       db_write -model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       gen_rtl ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.224 sec.
Execute       db_write -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.adb 
Command       db_write done; 0.141 sec.
Execute       db_write -model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaKeySet128 
Execute       gen_rtl ClefiaKeySet128 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaKeySet128 
Execute       syn_report -csynth -model ClefiaKeySet128 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet128_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaKeySet128_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.327 sec.
Execute       db_write -model ClefiaKeySet128 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.adb 
Execute       db_write -model ClefiaKeySet128 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF0Xor 
Execute       gen_rtl ClefiaF0Xor -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF0Xor 
Execute       syn_report -csynth -model ClefiaF0Xor -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF0Xor_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -model ClefiaF0Xor -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.adb 
Execute       db_write -model ClefiaF0Xor -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.3 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.3 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaF1Xor_3 
Execute       gen_rtl ClefiaF1Xor.3 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaF1Xor_3 
Execute       syn_report -csynth -model ClefiaF1Xor.3 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.3 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaF1Xor_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.3 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.153 sec.
Execute       db_write -model ClefiaF1Xor.3 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.adb 
Execute       db_write -model ClefiaF1Xor.3 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.3 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaEncrypt_1 
Execute       gen_rtl ClefiaEncrypt.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaEncrypt_1 
Execute       syn_report -csynth -model ClefiaEncrypt.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaEncrypt_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaEncrypt_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.316 sec.
Execute       db_write -model ClefiaEncrypt.1 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.adb 
Execute       db_write -model ClefiaEncrypt.1 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' pipeline 'ClefiaGfn4Inv_label5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia_ClefiaDecrypt_1 
Execute       gen_rtl ClefiaDecrypt.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia_ClefiaDecrypt_1 
Execute       syn_report -csynth -model ClefiaDecrypt.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaDecrypt_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1 -o D:/tmp/CLEFIA_ip/solution2/syn/report/ClefiaDecrypt_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1 -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.309 sec.
Execute       db_write -model ClefiaDecrypt.1 -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.adb 
Execute       db_write -model ClefiaDecrypt.1 -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1 -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model clefia -top_prefix  -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl clefia -istop -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution2/syn/vhdl/clefia 
Execute       gen_rtl clefia -istop -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution2/syn/verilog/clefia 
Execute       syn_report -csynth -model clefia -o D:/tmp/CLEFIA_ip/solution2/syn/report/clefia_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model clefia -o D:/tmp/CLEFIA_ip/solution2/syn/report/clefia_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model clefia -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.495 sec.
Execute       db_write -model clefia -f -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.adb 
Execute       db_write -model clefia -bindview -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clefia -p D:/tmp/CLEFIA_ip/solution2/.autopilot/db -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia 
Execute       export_constraint_db -f -tool general -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.constraint.tcl 
Execute       syn_report -designview -model clefia -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.design.xml 
Command       syn_report done; 1.017 sec.
Execute       syn_report -csynthDesign -model clefia -o D:/tmp/CLEFIA_ip/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model clefia -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model clefia -o D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks clefia 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain clefia 
INFO-FLOW: Model list for RTL component generation: ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ClefiaKeySet256_Pipeline_ByteXor_label2 ClefiaKeySet256_Pipeline_ByteXor_label23 ClefiaKeySet256_Pipeline_ByteXor_label24 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_ByteXor_label21 ClefiaKeySet256_Pipeline_ByteXor_label22 ClefiaKeySet256_Pipeline_ByteXor_label25 ClefiaKeySet256 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ClefiaKeySet192_Pipeline_ByteXor_label2 ClefiaKeySet192_Pipeline_ByteXor_label28 ClefiaKeySet192_Pipeline_ByteXor_label29 ClefiaKeySet192_Pipeline_ByteXor_label26 ClefiaKeySet192_Pipeline_ByteXor_label27 ClefiaKeySet192_Pipeline_ByteXor_label210 ClefiaKeySet192 ClefiaF0Xor.121 ClefiaF1Xor ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ClefiaKeySet128 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3 ClefiaEncrypt.1 ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5 ClefiaDecrypt.1 clefia
INFO-FLOW: Handling components in module [ClefiaF0Xor_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ClefiaF1Xor_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ClefiaGfn8_label4] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ByteXor_label2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ByteXor_label23] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ByteXor_label24] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDoubleSwap_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ByteXor_label21] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ByteXor_label22] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_ByteXor_label25] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_skey_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_skey_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ClefiaF0Xor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ClefiaGfn8_label4] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ByteXor_label2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ByteXor_label28] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ByteXor_label29] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ByteXor_label26] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ByteXor_label27] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_ByteXor_label210] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ClefiaF0Xor_121] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ClefiaF1Xor] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_ClefiaGfn4_label3] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet128_con128_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ClefiaF0Xor] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor_3] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.compgen.tcl 
INFO-FLOW: Handling components in module [clefia] ... 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.compgen.tcl 
INFO-FLOW: Found component clefia_rk_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_rk_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_control_s_axi.
INFO-FLOW: Append model clefia_control_s_axi
INFO-FLOW: Append model ClefiaF0Xor_2
INFO-FLOW: Append model ClefiaF1Xor_2
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ByteXor_label2
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ByteXor_label23
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ByteXor_label24
INFO-FLOW: Append model ClefiaDoubleSwap_1
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ByteXor_label21
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ByteXor_label22
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_ByteXor_label25
INFO-FLOW: Append model ClefiaKeySet256
INFO-FLOW: Append model ClefiaF0Xor_1
INFO-FLOW: Append model ClefiaF1Xor_1
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ByteXor_label2
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ByteXor_label28
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ByteXor_label29
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ByteXor_label26
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ByteXor_label27
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_ByteXor_label210
INFO-FLOW: Append model ClefiaKeySet192
INFO-FLOW: Append model ClefiaF0Xor_121
INFO-FLOW: Append model ClefiaF1Xor
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7
INFO-FLOW: Append model ClefiaKeySet128
INFO-FLOW: Append model ClefiaF0Xor
INFO-FLOW: Append model ClefiaF1Xor_3
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3
INFO-FLOW: Append model ClefiaEncrypt_1
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5
INFO-FLOW: Append model ClefiaDecrypt_1
INFO-FLOW: Append model clefia
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet256_skey_ROM_AUTO_1R clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet128_con128_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_rk_RAM_AUTO_1R1W clefia_control_s_axi ClefiaF0Xor_2 ClefiaF1Xor_2 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 ClefiaKeySet256_Pipeline_ByteXor_label2 ClefiaKeySet256_Pipeline_ByteXor_label23 ClefiaKeySet256_Pipeline_ByteXor_label24 ClefiaDoubleSwap_1 ClefiaKeySet256_Pipeline_ByteXor_label21 ClefiaKeySet256_Pipeline_ByteXor_label22 ClefiaKeySet256_Pipeline_ByteXor_label25 ClefiaKeySet256 ClefiaF0Xor_1 ClefiaF1Xor_1 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 ClefiaKeySet192_Pipeline_ByteXor_label2 ClefiaKeySet192_Pipeline_ByteXor_label28 ClefiaKeySet192_Pipeline_ByteXor_label29 ClefiaKeySet192_Pipeline_ByteXor_label26 ClefiaKeySet192_Pipeline_ByteXor_label27 ClefiaKeySet192_Pipeline_ByteXor_label210 ClefiaKeySet192 ClefiaF0Xor_121 ClefiaF1Xor ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 ClefiaKeySet128 ClefiaF0Xor ClefiaF1Xor_3 ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 ClefiaEncrypt_1 ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 ClefiaDecrypt_1 clefia
INFO-FLOW: Generating D:/tmp/CLEFIA_ip/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_skey_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_rk_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_control_s_axi
INFO-FLOW: To file: write model ClefiaF0Xor_2
INFO-FLOW: To file: write model ClefiaF1Xor_2
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ClefiaGfn8_label4
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ByteXor_label2
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ByteXor_label23
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ByteXor_label24
INFO-FLOW: To file: write model ClefiaDoubleSwap_1
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ByteXor_label21
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ByteXor_label22
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_ByteXor_label25
INFO-FLOW: To file: write model ClefiaKeySet256
INFO-FLOW: To file: write model ClefiaF0Xor_1
INFO-FLOW: To file: write model ClefiaF1Xor_1
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ClefiaGfn8_label4
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ByteXor_label2
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ByteXor_label28
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ByteXor_label29
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ByteXor_label26
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ByteXor_label27
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_ByteXor_label210
INFO-FLOW: To file: write model ClefiaKeySet192
INFO-FLOW: To file: write model ClefiaF0Xor_121
INFO-FLOW: To file: write model ClefiaF1Xor
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_ClefiaGfn4_label3
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7
INFO-FLOW: To file: write model ClefiaKeySet128
INFO-FLOW: To file: write model ClefiaF0Xor
INFO-FLOW: To file: write model ClefiaF1Xor_3
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3
INFO-FLOW: To file: write model ClefiaEncrypt_1
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5
INFO-FLOW: To file: write model ClefiaDecrypt_1
INFO-FLOW: To file: write model clefia
INFO-FLOW: Generating D:/tmp/CLEFIA_ip/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/tmp/CLEFIA_ip/solution2/.autopilot/db/vhdl' dstVlogDir='D:/tmp/CLEFIA_ip/solution2/.autopilot/db/vlog' tclDir='D:/tmp/CLEFIA_ip/solution2/.autopilot/db' modelList='clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_skey_ROM_AUTO_1R
clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ClefiaF0Xor_2
ClefiaF1Xor_2
ClefiaKeySet256_Pipeline_ClefiaGfn8_label4
ClefiaKeySet256_Pipeline_ByteXor_label2
ClefiaKeySet256_Pipeline_ByteXor_label23
ClefiaKeySet256_Pipeline_ByteXor_label24
ClefiaDoubleSwap_1
ClefiaKeySet256_Pipeline_ByteXor_label21
ClefiaKeySet256_Pipeline_ByteXor_label22
ClefiaKeySet256_Pipeline_ByteXor_label25
ClefiaKeySet256
ClefiaF0Xor_1
ClefiaF1Xor_1
ClefiaKeySet192_Pipeline_ClefiaGfn8_label4
ClefiaKeySet192_Pipeline_ByteXor_label2
ClefiaKeySet192_Pipeline_ByteXor_label28
ClefiaKeySet192_Pipeline_ByteXor_label29
ClefiaKeySet192_Pipeline_ByteXor_label26
ClefiaKeySet192_Pipeline_ByteXor_label27
ClefiaKeySet192_Pipeline_ByteXor_label210
ClefiaKeySet192
ClefiaF0Xor_121
ClefiaF1Xor
ClefiaKeySet128_Pipeline_ClefiaGfn4_label3
ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7
ClefiaKeySet128
ClefiaF0Xor
ClefiaF1Xor_3
ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3
ClefiaEncrypt_1
ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5
ClefiaDecrypt_1
clefia
' expOnly='0'
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_skey_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.109 sec.
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.635 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='clefia_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/tmp/CLEFIA_ip/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_ByteXor_label23_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_skey_ROM_AUTO_1R
clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
clefia_ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ClefiaF0Xor_2
ClefiaF1Xor_2
ClefiaKeySet256_Pipeline_ClefiaGfn8_label4
ClefiaKeySet256_Pipeline_ByteXor_label2
ClefiaKeySet256_Pipeline_ByteXor_label23
ClefiaKeySet256_Pipeline_ByteXor_label24
ClefiaDoubleSwap_1
ClefiaKeySet256_Pipeline_ByteXor_label21
ClefiaKeySet256_Pipeline_ByteXor_label22
ClefiaKeySet256_Pipeline_ByteXor_label25
ClefiaKeySet256
ClefiaF0Xor_1
ClefiaF1Xor_1
ClefiaKeySet192_Pipeline_ClefiaGfn8_label4
ClefiaKeySet192_Pipeline_ByteXor_label2
ClefiaKeySet192_Pipeline_ByteXor_label28
ClefiaKeySet192_Pipeline_ByteXor_label29
ClefiaKeySet192_Pipeline_ByteXor_label26
ClefiaKeySet192_Pipeline_ByteXor_label27
ClefiaKeySet192_Pipeline_ByteXor_label210
ClefiaKeySet192
ClefiaF0Xor_121
ClefiaF1Xor
ClefiaKeySet128_Pipeline_ClefiaGfn4_label3
ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7
ClefiaKeySet128
ClefiaF0Xor
ClefiaF1Xor_3
ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3
ClefiaEncrypt_1
ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5
ClefiaDecrypt_1
clefia
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/top-io-be.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ClefiaGfn8_label4.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label23.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label24.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDoubleSwap_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label21.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label22.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256_Pipeline_ByteXor_label25.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet256.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ClefiaGfn8_label4.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label28.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label29.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label26.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label27.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192_Pipeline_ByteXor_label210.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet192.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor_121.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaGfn4_label3.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaKeySet128.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF0Xor.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaF1Xor_3.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaEncrypt_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/ClefiaDecrypt_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/clefia.constraint.tcl 
Execute       sc_get_clocks clefia 
Execute       source D:/tmp/CLEFIA_ip/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE clefia LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST clefia MODULE2INSTS {clefia clefia ClefiaKeySet256 grp_ClefiaKeySet256_fu_321 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 grp_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_fu_1036 ClefiaF0Xor_2 grp_ClefiaF0Xor_2_fu_722 ClefiaF1Xor_2 grp_ClefiaF1Xor_2_fu_743 ClefiaKeySet256_Pipeline_ByteXor_label2 grp_ClefiaKeySet256_Pipeline_ByteXor_label2_fu_1048 ClefiaKeySet256_Pipeline_ByteXor_label23 grp_ClefiaKeySet256_Pipeline_ByteXor_label23_fu_1056 ClefiaKeySet256_Pipeline_ByteXor_label21 grp_ClefiaKeySet256_Pipeline_ByteXor_label21_fu_1067 ClefiaKeySet256_Pipeline_ByteXor_label25 grp_ClefiaKeySet256_Pipeline_ByteXor_label25_fu_1078 ClefiaKeySet256_Pipeline_ByteXor_label24 grp_ClefiaKeySet256_Pipeline_ByteXor_label24_fu_1086 ClefiaDoubleSwap_1 {grp_ClefiaDoubleSwap_1_fu_1095 grp_ClefiaDoubleSwap_1_fu_1084} ClefiaKeySet256_Pipeline_ByteXor_label22 grp_ClefiaKeySet256_Pipeline_ByteXor_label22_fu_1103 ClefiaKeySet192 grp_ClefiaKeySet192_fu_335 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 grp_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_fu_1025 ClefiaF0Xor_1 grp_ClefiaF0Xor_1_fu_722 ClefiaF1Xor_1 grp_ClefiaF1Xor_1_fu_743 ClefiaKeySet192_Pipeline_ByteXor_label2 grp_ClefiaKeySet192_Pipeline_ByteXor_label2_fu_1037 ClefiaKeySet192_Pipeline_ByteXor_label28 grp_ClefiaKeySet192_Pipeline_ByteXor_label28_fu_1045 ClefiaKeySet192_Pipeline_ByteXor_label26 grp_ClefiaKeySet192_Pipeline_ByteXor_label26_fu_1056 ClefiaKeySet192_Pipeline_ByteXor_label210 grp_ClefiaKeySet192_Pipeline_ByteXor_label210_fu_1067 ClefiaKeySet192_Pipeline_ByteXor_label29 grp_ClefiaKeySet192_Pipeline_ByteXor_label29_fu_1075 ClefiaKeySet192_Pipeline_ByteXor_label27 grp_ClefiaKeySet192_Pipeline_ByteXor_label27_fu_1092 ClefiaKeySet128 grp_ClefiaKeySet128_fu_349 ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309 ClefiaF0Xor_121 grp_ClefiaF0Xor_121_fu_290 ClefiaF1Xor grp_ClefiaF1Xor_fu_309 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335 ClefiaEncrypt_1 grp_ClefiaEncrypt_1_fu_361 ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787 ClefiaF0Xor {grp_ClefiaF0Xor_fu_396 grp_ClefiaF0Xor_fu_404} ClefiaF1Xor_3 {grp_ClefiaF1Xor_3_fu_415 grp_ClefiaF1Xor_3_fu_423} ClefiaDecrypt_1 grp_ClefiaDecrypt_1_fu_376 ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765} INST2MODULE {clefia clefia grp_ClefiaKeySet256_fu_321 ClefiaKeySet256 grp_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_fu_1036 ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 grp_ClefiaF0Xor_2_fu_722 ClefiaF0Xor_2 grp_ClefiaF1Xor_2_fu_743 ClefiaF1Xor_2 grp_ClefiaKeySet256_Pipeline_ByteXor_label2_fu_1048 ClefiaKeySet256_Pipeline_ByteXor_label2 grp_ClefiaKeySet256_Pipeline_ByteXor_label23_fu_1056 ClefiaKeySet256_Pipeline_ByteXor_label23 grp_ClefiaKeySet256_Pipeline_ByteXor_label21_fu_1067 ClefiaKeySet256_Pipeline_ByteXor_label21 grp_ClefiaKeySet256_Pipeline_ByteXor_label25_fu_1078 ClefiaKeySet256_Pipeline_ByteXor_label25 grp_ClefiaKeySet256_Pipeline_ByteXor_label24_fu_1086 ClefiaKeySet256_Pipeline_ByteXor_label24 grp_ClefiaDoubleSwap_1_fu_1095 ClefiaDoubleSwap_1 grp_ClefiaKeySet256_Pipeline_ByteXor_label22_fu_1103 ClefiaKeySet256_Pipeline_ByteXor_label22 grp_ClefiaKeySet192_fu_335 ClefiaKeySet192 grp_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_fu_1025 ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 grp_ClefiaF0Xor_1_fu_722 ClefiaF0Xor_1 grp_ClefiaF1Xor_1_fu_743 ClefiaF1Xor_1 grp_ClefiaKeySet192_Pipeline_ByteXor_label2_fu_1037 ClefiaKeySet192_Pipeline_ByteXor_label2 grp_ClefiaKeySet192_Pipeline_ByteXor_label28_fu_1045 ClefiaKeySet192_Pipeline_ByteXor_label28 grp_ClefiaKeySet192_Pipeline_ByteXor_label26_fu_1056 ClefiaKeySet192_Pipeline_ByteXor_label26 grp_ClefiaKeySet192_Pipeline_ByteXor_label210_fu_1067 ClefiaKeySet192_Pipeline_ByteXor_label210 grp_ClefiaKeySet192_Pipeline_ByteXor_label29_fu_1075 ClefiaKeySet192_Pipeline_ByteXor_label29 grp_ClefiaDoubleSwap_1_fu_1084 ClefiaDoubleSwap_1 grp_ClefiaKeySet192_Pipeline_ByteXor_label27_fu_1092 ClefiaKeySet192_Pipeline_ByteXor_label27 grp_ClefiaKeySet128_fu_349 ClefiaKeySet128 grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309 ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 grp_ClefiaF0Xor_121_fu_290 ClefiaF0Xor_121 grp_ClefiaF1Xor_fu_309 ClefiaF1Xor grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335 ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 grp_ClefiaEncrypt_1_fu_361 ClefiaEncrypt_1 grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787 ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 grp_ClefiaF0Xor_fu_396 ClefiaF0Xor grp_ClefiaF1Xor_3_fu_415 ClefiaF1Xor_3 grp_ClefiaDecrypt_1_fu_376 ClefiaDecrypt_1 grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 grp_ClefiaF0Xor_fu_404 ClefiaF0Xor grp_ClefiaF1Xor_3_fu_423 ClefiaF1Xor_3} INSTDATA {clefia {DEPTH 1 CHILDREN {grp_ClefiaKeySet256_fu_321 grp_ClefiaKeySet192_fu_335 grp_ClefiaKeySet128_fu_349 grp_ClefiaEncrypt_1_fu_361 grp_ClefiaDecrypt_1_fu_376}} grp_ClefiaKeySet256_fu_321 {DEPTH 2 CHILDREN {grp_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_fu_1036 grp_ClefiaKeySet256_Pipeline_ByteXor_label2_fu_1048 grp_ClefiaKeySet256_Pipeline_ByteXor_label23_fu_1056 grp_ClefiaKeySet256_Pipeline_ByteXor_label21_fu_1067 grp_ClefiaKeySet256_Pipeline_ByteXor_label25_fu_1078 grp_ClefiaKeySet256_Pipeline_ByteXor_label24_fu_1086 grp_ClefiaDoubleSwap_1_fu_1095 grp_ClefiaKeySet256_Pipeline_ByteXor_label22_fu_1103}} grp_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_fu_1036 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_2_fu_722 grp_ClefiaF1Xor_2_fu_743}} grp_ClefiaF0Xor_2_fu_722 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_2_fu_743 {DEPTH 4 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_ByteXor_label2_fu_1048 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_ByteXor_label23_fu_1056 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_ByteXor_label21_fu_1067 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_ByteXor_label25_fu_1078 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_ByteXor_label24_fu_1086 {DEPTH 3 CHILDREN {}} grp_ClefiaDoubleSwap_1_fu_1095 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_ByteXor_label22_fu_1103 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_fu_335 {DEPTH 2 CHILDREN {grp_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_fu_1025 grp_ClefiaKeySet192_Pipeline_ByteXor_label2_fu_1037 grp_ClefiaKeySet192_Pipeline_ByteXor_label28_fu_1045 grp_ClefiaKeySet192_Pipeline_ByteXor_label26_fu_1056 grp_ClefiaKeySet192_Pipeline_ByteXor_label210_fu_1067 grp_ClefiaKeySet192_Pipeline_ByteXor_label29_fu_1075 grp_ClefiaDoubleSwap_1_fu_1084 grp_ClefiaKeySet192_Pipeline_ByteXor_label27_fu_1092}} grp_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_fu_1025 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_1_fu_722 grp_ClefiaF1Xor_1_fu_743}} grp_ClefiaF0Xor_1_fu_722 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_1_fu_743 {DEPTH 4 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_ByteXor_label2_fu_1037 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_ByteXor_label28_fu_1045 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_ByteXor_label26_fu_1056 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_ByteXor_label210_fu_1067 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_ByteXor_label29_fu_1075 {DEPTH 3 CHILDREN {}} grp_ClefiaDoubleSwap_1_fu_1084 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_ByteXor_label27_fu_1092 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet128_fu_349 {DEPTH 2 CHILDREN {grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309 grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335}} grp_ClefiaKeySet128_Pipeline_ClefiaGfn4_label3_fu_309 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_121_fu_290 grp_ClefiaF1Xor_fu_309}} grp_ClefiaF0Xor_121_fu_290 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_fu_309 {DEPTH 4 CHILDREN {}} grp_ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7_fu_335 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_fu_361 {DEPTH 2 CHILDREN grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787} grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_fu_396 grp_ClefiaF1Xor_3_fu_415}} grp_ClefiaF0Xor_fu_396 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_3_fu_415 {DEPTH 4 CHILDREN {}} grp_ClefiaDecrypt_1_fu_376 {DEPTH 2 CHILDREN grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765} grp_ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5_fu_765 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_fu_404 grp_ClefiaF1Xor_3_fu_423}} grp_ClefiaF0Xor_fu_404 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_3_fu_423 {DEPTH 4 CHILDREN {}}} MODULEDATA {ClefiaF0Xor_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_322_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_53_fu_341_p2 SOURCE clefia.c:124 VARIABLE add_ln124_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_54_fu_358_p2 SOURCE clefia.c:124 VARIABLE add_ln124_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_55_fu_389_p2 SOURCE clefia.c:124 VARIABLE add_ln124_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_56_fu_368_p2 SOURCE clefia.c:124 VARIABLE add_ln124_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_57_fu_423_p2 SOURCE clefia.c:124 VARIABLE add_ln124_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_378_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_5_fu_403_p2 SOURCE clefia.c:117 VARIABLE add_ln117_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_6_fu_413_p2 SOURCE clefia.c:117 VARIABLE add_ln117_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_796_p2 SOURCE clefia.c:162 VARIABLE add_ln162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_770_p2 SOURCE clefia.c:162 VARIABLE add_ln162_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_58_fu_780_p2 SOURCE clefia.c:124 VARIABLE add_ln124_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_59_fu_827_p2 SOURCE clefia.c:124 VARIABLE add_ln124_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_60_fu_837_p2 SOURCE clefia.c:124 VARIABLE add_ln124_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_61_fu_890_p2 SOURCE clefia.c:124 VARIABLE add_ln124_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_62_fu_868_p2 SOURCE clefia.c:124 VARIABLE add_ln124_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_63_fu_928_p2 SOURCE clefia.c:124 VARIABLE add_ln124_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_322_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_29_fu_341_p2 SOURCE clefia.c:124 VARIABLE add_ln124_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_30_fu_358_p2 SOURCE clefia.c:124 VARIABLE add_ln124_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_31_fu_389_p2 SOURCE clefia.c:124 VARIABLE add_ln124_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_32_fu_368_p2 SOURCE clefia.c:124 VARIABLE add_ln124_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_33_fu_423_p2 SOURCE clefia.c:124 VARIABLE add_ln124_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_378_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_403_p2 SOURCE clefia.c:117 VARIABLE add_ln117_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_413_p2 SOURCE clefia.c:117 VARIABLE add_ln117_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_974_p2 SOURCE clefia.c:185 VARIABLE add_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_936_p2 SOURCE clefia.c:185 VARIABLE add_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_34_fu_946_p2 SOURCE clefia.c:124 VARIABLE add_ln124_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_35_fu_1012_p2 SOURCE clefia.c:124 VARIABLE add_ln124_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_36_fu_1022_p2 SOURCE clefia.c:124 VARIABLE add_ln124_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_37_fu_1063_p2 SOURCE clefia.c:124 VARIABLE add_ln124_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_38_fu_1053_p2 SOURCE clefia.c:124 VARIABLE add_ln124_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_39_fu_1094_p2 SOURCE clefia.c:124 VARIABLE add_ln124_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaKeySet256_Pipeline_ClefiaGfn8_label4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_798_p2 SOURCE clefia.c:215 VARIABLE add_ln215 LOOP ClefiaGfn8_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_783_p2 SOURCE clefia.c:210 VARIABLE add_ln210 LOOP ClefiaGfn8_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 5 URAM 0}} ClefiaKeySet256_Pipeline_ByteXor_label2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_90_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_ByteXor_label23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_142_p2 SOURCE clefia.c:121 VARIABLE add_ln121_1 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet256_Pipeline_ByteXor_label24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_109_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDoubleSwap_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_234_p2 SOURCE clefia.c:246 VARIABLE add_ln246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_253_p2 SOURCE clefia.c:247 VARIABLE add_ln247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_263_p2 SOURCE clefia.c:248 VARIABLE add_ln248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_281_p2 SOURCE clefia.c:249 VARIABLE add_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_291_p2 SOURCE clefia.c:250 VARIABLE add_ln250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_309_p2 SOURCE clefia.c:251 VARIABLE add_ln251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_319_p2 SOURCE clefia.c:252 VARIABLE add_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_333_p2 SOURCE clefia.c:253 VARIABLE add_ln253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_347_p2 SOURCE clefia.c:255 VARIABLE add_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_361_p2 SOURCE clefia.c:256 VARIABLE add_ln256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_375_p2 SOURCE clefia.c:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_389_p2 SOURCE clefia.c:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_403_p2 SOURCE clefia.c:259 VARIABLE add_ln259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_417_p2 SOURCE clefia.c:260 VARIABLE add_ln260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_431_p2 SOURCE clefia.c:261 VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_ByteXor_label21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_148_p2 SOURCE clefia.c:121 VARIABLE add_ln121_2 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet256_Pipeline_ByteXor_label22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_103_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_ByteXor_label25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_122_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:207 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:207 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lk_U SOURCE clefia.c:362 VARIABLE lk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_1134_p2 SOURCE clefia.c:373 VARIABLE add_ln373 LOOP ClefiaKeySet256_label10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln381_fu_1172_p2 SOURCE clefia.c:381 VARIABLE add_ln381 LOOP ClefiaKeySet256_label10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_1180_p2 SOURCE clefia.c:387 VARIABLE add_ln387 LOOP ClefiaKeySet256_label10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 7 URAM 0}} ClefiaF0Xor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_322_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_66_fu_341_p2 SOURCE clefia.c:124 VARIABLE add_ln124_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_67_fu_358_p2 SOURCE clefia.c:124 VARIABLE add_ln124_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_68_fu_389_p2 SOURCE clefia.c:124 VARIABLE add_ln124_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_69_fu_368_p2 SOURCE clefia.c:124 VARIABLE add_ln124_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_70_fu_423_p2 SOURCE clefia.c:124 VARIABLE add_ln124_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_378_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_7_fu_403_p2 SOURCE clefia.c:117 VARIABLE add_ln117_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_8_fu_413_p2 SOURCE clefia.c:117 VARIABLE add_ln117_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_796_p2 SOURCE clefia.c:162 VARIABLE add_ln162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_2_fu_770_p2 SOURCE clefia.c:162 VARIABLE add_ln162_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_71_fu_780_p2 SOURCE clefia.c:124 VARIABLE add_ln124_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_72_fu_827_p2 SOURCE clefia.c:124 VARIABLE add_ln124_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_73_fu_837_p2 SOURCE clefia.c:124 VARIABLE add_ln124_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_74_fu_890_p2 SOURCE clefia.c:124 VARIABLE add_ln124_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_75_fu_868_p2 SOURCE clefia.c:124 VARIABLE add_ln124_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_76_fu_928_p2 SOURCE clefia.c:124 VARIABLE add_ln124_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_322_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_40_fu_341_p2 SOURCE clefia.c:124 VARIABLE add_ln124_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_41_fu_358_p2 SOURCE clefia.c:124 VARIABLE add_ln124_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_42_fu_389_p2 SOURCE clefia.c:124 VARIABLE add_ln124_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_43_fu_368_p2 SOURCE clefia.c:124 VARIABLE add_ln124_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_44_fu_423_p2 SOURCE clefia.c:124 VARIABLE add_ln124_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_378_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_403_p2 SOURCE clefia.c:117 VARIABLE add_ln117_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_4_fu_413_p2 SOURCE clefia.c:117 VARIABLE add_ln117_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_974_p2 SOURCE clefia.c:185 VARIABLE add_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_2_fu_936_p2 SOURCE clefia.c:185 VARIABLE add_ln185_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_45_fu_946_p2 SOURCE clefia.c:124 VARIABLE add_ln124_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_46_fu_1012_p2 SOURCE clefia.c:124 VARIABLE add_ln124_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_47_fu_1022_p2 SOURCE clefia.c:124 VARIABLE add_ln124_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_48_fu_1063_p2 SOURCE clefia.c:124 VARIABLE add_ln124_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_49_fu_1053_p2 SOURCE clefia.c:124 VARIABLE add_ln124_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_50_fu_1094_p2 SOURCE clefia.c:124 VARIABLE add_ln124_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaKeySet192_Pipeline_ClefiaGfn8_label4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_798_p2 SOURCE clefia.c:215 VARIABLE add_ln215 LOOP ClefiaGfn8_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_783_p2 SOURCE clefia.c:210 VARIABLE add_ln210 LOOP ClefiaGfn8_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 5 URAM 0}} ClefiaKeySet192_Pipeline_ByteXor_label2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_90_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_ByteXor_label28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_3_fu_142_p2 SOURCE clefia.c:121 VARIABLE add_ln121_3 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet192_Pipeline_ByteXor_label29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_109_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_ByteXor_label26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_4_fu_148_p2 SOURCE clefia.c:121 VARIABLE add_ln121_4 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet192_Pipeline_ByteXor_label27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_103_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_ByteXor_label210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_122_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:207 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:207 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lk_U SOURCE clefia.c:324 VARIABLE lk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_1123_p2 SOURCE clefia.c:340 VARIABLE add_ln340 LOOP ClefiaKeySet192_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_fu_1161_p2 SOURCE clefia.c:348 VARIABLE add_ln348 LOOP ClefiaKeySet192_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_1169_p2 SOURCE clefia.c:354 VARIABLE add_ln354 LOOP ClefiaKeySet192_label9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME skey256_U SOURCE {} VARIABLE skey256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 7 URAM 0}} ClefiaF0Xor_121 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_227_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_64_fu_201_p2 SOURCE clefia.c:124 VARIABLE add_ln124_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_65_fu_212_p2 SOURCE clefia.c:124 VARIABLE add_ln124_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_210_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_51_fu_221_p2 SOURCE clefia.c:124 VARIABLE add_ln124_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_52_fu_232_p2 SOURCE clefia.c:124 VARIABLE add_ln124_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaKeySet128_Pipeline_ClefiaGfn4_label3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_573_p2 SOURCE clefia.c:196 VARIABLE add_ln196 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_666_p2 SOURCE clefia.c:193 VARIABLE add_ln193 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_751_p2 SOURCE clefia.c:309 VARIABLE add_ln309 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_765_p2 SOURCE clefia.c:310 VARIABLE add_ln310 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_780_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_808_p2 SOURCE clefia.c:124 VARIABLE add_ln124_1 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_2_fu_851_p2 SOURCE clefia.c:124 VARIABLE add_ln124_2 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_3_fu_835_p2 SOURCE clefia.c:124 VARIABLE add_ln124_3 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_4_fu_868_p2 SOURCE clefia.c:124 VARIABLE add_ln124_4 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_5_fu_917_p2 SOURCE clefia.c:124 VARIABLE add_ln124_5 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_6_fu_901_p2 SOURCE clefia.c:124 VARIABLE add_ln124_6 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_7_fu_950_p2 SOURCE clefia.c:124 VARIABLE add_ln124_7 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_8_fu_934_p2 SOURCE clefia.c:124 VARIABLE add_ln124_8 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_9_fu_983_p2 SOURCE clefia.c:124 VARIABLE add_ln124_9 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_10_fu_967_p2 SOURCE clefia.c:124 VARIABLE add_ln124_10 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_11_fu_1000_p2 SOURCE clefia.c:124 VARIABLE add_ln124_11 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_12_fu_1049_p2 SOURCE clefia.c:124 VARIABLE add_ln124_12 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_13_fu_1033_p2 SOURCE clefia.c:124 VARIABLE add_ln124_13 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_14_fu_1082_p2 SOURCE clefia.c:124 VARIABLE add_ln124_14 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_15_fu_1066_p2 SOURCE clefia.c:124 VARIABLE add_ln124_15 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_16_fu_1115_p2 SOURCE clefia.c:124 VARIABLE add_ln124_16 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_17_fu_1099_p2 SOURCE clefia.c:124 VARIABLE add_ln124_17 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_18_fu_1148_p2 SOURCE clefia.c:124 VARIABLE add_ln124_18 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_19_fu_1132_p2 SOURCE clefia.c:124 VARIABLE add_ln124_19 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_20_fu_1181_p2 SOURCE clefia.c:124 VARIABLE add_ln124_20 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_21_fu_1165_p2 SOURCE clefia.c:124 VARIABLE add_ln124_21 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_22_fu_1214_p2 SOURCE clefia.c:124 VARIABLE add_ln124_22 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_23_fu_1198_p2 SOURCE clefia.c:124 VARIABLE add_ln124_23 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_24_fu_1251_p2 SOURCE clefia.c:124 VARIABLE add_ln124_24 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_25_fu_1231_p2 SOURCE clefia.c:124 VARIABLE add_ln124_25 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_26_fu_1281_p2 SOURCE clefia.c:124 VARIABLE add_ln124_26 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_1639_p2 SOURCE clefia.c:315 VARIABLE add_ln315 LOOP ClefiaKeySet128_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet128 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME con128_U SOURCE {} VARIABLE con128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 7 URAM 0}} ClefiaF0Xor {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_217_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_77_fu_191_p2 SOURCE clefia.c:124 VARIABLE add_ln124_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_78_fu_202_p2 SOURCE clefia.c:124 VARIABLE add_ln124_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_196_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_27_fu_207_p2 SOURCE clefia.c:124 VARIABLE add_ln124_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_28_fu_217_p2 SOURCE clefia.c:124 VARIABLE add_ln124_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_647_p2 SOURCE clefia.c:188 VARIABLE add_ln188_1 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_659_p2 SOURCE clefia.c:188 VARIABLE add_ln188 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_ClefiaF0Xor_fu_396_rk_offset SOURCE clefia.c:194 VARIABLE add_ln194 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_ClefiaF1Xor_3_fu_415_rk_offset SOURCE clefia.c:195 VARIABLE add_ln195 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaEncrypt_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_fu_948_p2 SOURCE clefia.c:422 VARIABLE add_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_959_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_79_fu_976_p2 SOURCE clefia.c:124 VARIABLE add_ln124_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_80_fu_992_p2 SOURCE clefia.c:124 VARIABLE add_ln124_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_fu_1014_p2 SOURCE clefia.c:423 VARIABLE add_ln423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_81_fu_1024_p2 SOURCE clefia.c:124 VARIABLE add_ln124_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_82_fu_1040_p2 SOURCE clefia.c:124 VARIABLE add_ln124_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_83_fu_1056_p2 SOURCE clefia.c:124 VARIABLE add_ln124_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_1_fu_654_p2 SOURCE clefia.c:224 VARIABLE add_ln224_1 LOOP ClefiaGfn4Inv_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_ClefiaF0Xor_fu_404_rk_offset SOURCE clefia.c:224 VARIABLE add_ln224 LOOP ClefiaGfn4Inv_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_706_p2 SOURCE clefia.c:233 VARIABLE add_ln233 LOOP ClefiaGfn4Inv_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaDecrypt_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_825_p2 SOURCE clefia.c:432 VARIABLE add_ln432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_836_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_84_fu_847_p2 SOURCE clefia.c:124 VARIABLE add_ln124_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_85_fu_857_p2 SOURCE clefia.c:124 VARIABLE add_ln124_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_867_p2 SOURCE clefia.c:433 VARIABLE add_ln433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_86_fu_877_p2 SOURCE clefia.c:124 VARIABLE add_ln124_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_87_fu_887_p2 SOURCE clefia.c:124 VARIABLE add_ln124_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_88_fu_897_p2 SOURCE clefia.c:124 VARIABLE add_ln124_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} clefia {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rk_U SOURCE clefia.c:460 VARIABLE rk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 30 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.584 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
Execute       syn_report -model clefia -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
Command     autosyn done; 51.35 sec.
Command   csynth_design done; 61.629 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42 seconds. CPU system time: 3 seconds. Elapsed time: 61.629 seconds; current allocated memory: 221.203 MB.
Command ap_source done; 62.674 sec.
Execute cleanup_all 
