Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 16:39:18 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_Control_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_Counter_Tick100/r_tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Debounce_ClearBtn/U_1khz/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Debounce_RunStopBtn/U_1khz/r_1khz_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U_Tick_100hz/state_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U_Tick_100hz/u_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.517        0.000                      0                   76        0.242        0.000                      0                   76        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.517        0.000                      0                   76        0.242        0.000                      0                   76        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.890ns (54.021%)  route 1.609ns (45.979%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X65Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.610     6.185    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[5]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.997 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.114    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.333 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.999     8.332    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_7
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.323     8.655 r  U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.655    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X65Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.858    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X65Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y39         FDCE (Setup_fdce_C_D)        0.075    15.172    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_ClearBtn/U_1khz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.899ns (55.217%)  route 1.540ns (44.783%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.620     5.141    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y27         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.329    U_Debounce_ClearBtn/U_1khz/counter_reg_n_0_[2]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.003 r  U_Debounce_ClearBtn/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.003    U_Debounce_ClearBtn/U_1khz/counter0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_Debounce_ClearBtn/U_1khz/counter0_carry__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    U_Debounce_ClearBtn/U_1khz/counter0_carry__1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.808     8.278    U_Debounce_ClearBtn/U_1khz/counter0_carry__2_n_5
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.302     8.580 r  U_Debounce_ClearBtn/U_1khz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.580    U_Debounce_ClearBtn/U_1khz/counter[15]
    SLICE_X58Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Debounce_ClearBtn/U_1khz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_ClearBtn/U_1khz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.995ns (59.179%)  route 1.376ns (40.821%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.620     5.141    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y27         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.329    U_Debounce_ClearBtn/U_1khz/counter_reg_n_0_[2]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.003 r  U_Debounce_ClearBtn/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.003    U_Debounce_ClearBtn/U_1khz/counter0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_Debounce_ClearBtn/U_1khz/counter0_carry__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    U_Debounce_ClearBtn/U_1khz/counter0_carry__1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.565 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.644     8.209    U_Debounce_ClearBtn/U_1khz/counter0_carry__2_n_6
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.303     8.512 r  U_Debounce_ClearBtn/U_1khz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.512    U_Debounce_ClearBtn/U_1khz/counter[14]
    SLICE_X58Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Debounce_ClearBtn/U_1khz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStopBtn/U_1khz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.878ns (56.056%)  route 1.472ns (43.944%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/Q
                         net (fo=2, routed)           0.828     6.430    U_Debounce_RunStopBtn/U_1khz/counter[3]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.934 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_Debounce_RunStopBtn/U_1khz/counter0_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_Debounce_RunStopBtn/U_1khz/counter0_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_Debounce_RunStopBtn/U_1khz/counter0_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.483 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.644     8.126    U_Debounce_RunStopBtn/U_1khz/counter0_carry__2_n_4
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.307     8.433 r  U_Debounce_RunStopBtn/U_1khz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.433    U_Debounce_RunStopBtn/U_1khz/counter_0[16]
    SLICE_X55Y35         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.447    14.788    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X55Y35         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[16]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y35         FDCE (Setup_fdce_C_D)        0.031    15.044    U_Debounce_RunStopBtn/U_1khz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_ClearBtn/U_1khz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.749ns (52.313%)  route 1.594ns (47.687%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.620     5.141    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y27         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.329    U_Debounce_ClearBtn/U_1khz/counter_reg_n_0_[2]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.003 r  U_Debounce_ClearBtn/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.003    U_Debounce_ClearBtn/U_1khz/counter0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.316 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.179    U_Debounce_ClearBtn/U_1khz/counter0_carry__0_n_4
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.306     8.485 r  U_Debounce_ClearBtn/U_1khz/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.485    U_Debounce_ClearBtn/U_1khz/counter[8]
    SLICE_X58Y28         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.506    14.847    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y28         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[8]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)        0.031    15.117    U_Debounce_ClearBtn/U_1khz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.860ns (56.047%)  route 1.459ns (43.953%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X65Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.610     6.185    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[5]
    SLICE_X64Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.997 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.320 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.849     8.169    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_6
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.306     8.475 r  U_fnd_cntl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.475    U_fnd_cntl/U_Clk_Divider/r_counter[10]
    SLICE_X65Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.517    14.858    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X65Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y39         FDCE (Setup_fdce_C_D)        0.029    15.126    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStopBtn/U_1khz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.770ns (53.900%)  route 1.514ns (46.100%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/Q
                         net (fo=2, routed)           0.828     6.430    U_Debounce_RunStopBtn/U_1khz/counter[3]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.934 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_Debounce_RunStopBtn/U_1khz/counter0_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_Debounce_RunStopBtn/U_1khz/counter0_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_Debounce_RunStopBtn/U_1khz/counter0_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.387 r  U_Debounce_RunStopBtn/U_1khz/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.685     8.072    U_Debounce_RunStopBtn/U_1khz/counter0_carry__2_n_7
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.295     8.367 r  U_Debounce_RunStopBtn/U_1khz/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.367    U_Debounce_RunStopBtn/U_1khz/counter_0[13]
    SLICE_X55Y35         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.447    14.788    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X55Y35         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y35         FDCE (Setup_fdce_C_D)        0.029    15.042    U_Debounce_RunStopBtn/U_1khz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.839ns (26.367%)  route 2.343ns (73.633%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X65Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.835     6.411    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[12]
    SLICE_X65Y39         LUT6 (Prop_lut6_I0_O)        0.296     6.707 f  U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_4/O
                         net (fo=1, routed)           0.641     7.348    U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_4_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.472 r  U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_2/O
                         net (fo=14, routed)          0.867     8.339    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X64Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.515    14.856    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X64Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDCE (Setup_fdce_C_D)       -0.061    15.034    U_fnd_cntl/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_ClearBtn/U_1khz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.765ns (53.275%)  route 1.548ns (46.725%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.620     5.141    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X58Y27         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Debounce_ClearBtn/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.329    U_Debounce_ClearBtn/U_1khz/counter_reg_n_0_[2]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.003 r  U_Debounce_ClearBtn/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.003    U_Debounce_ClearBtn/U_1khz/counter0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_Debounce_ClearBtn/U_1khz/counter0_carry__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.339 r  U_Debounce_ClearBtn/U_1khz/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.816     8.155    U_Debounce_ClearBtn/U_1khz/counter0_carry__1_n_7
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.454 r  U_Debounce_ClearBtn/U_1khz/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.454    U_Debounce_ClearBtn/U_1khz/counter[9]
    SLICE_X60Y29         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.507    14.848    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X60Y29         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.077    15.164    U_Debounce_ClearBtn/U_1khz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.766ns (23.611%)  route 2.478ns (76.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/Q
                         net (fo=2, routed)           0.829     6.431    U_Debounce_RunStopBtn/U_1khz/counter[3]
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.555 r  U_Debounce_RunStopBtn/U_1khz/counter[16]_i_4/O
                         net (fo=18, routed)          1.649     8.204    U_Debounce_RunStopBtn/U_1khz/counter[16]_i_4_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.328 r  U_Debounce_RunStopBtn/U_1khz/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.328    U_Debounce_RunStopBtn/U_1khz/counter_0[6]
    SLICE_X55Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X55Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y32         FDCE (Setup_fdce_C_D)        0.031    15.041    U_Debounce_RunStopBtn/U_1khz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.801%)  route 0.117ns (32.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.472    U_Control_unit/CLK
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.148     1.620 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          0.117     1.737    U_Control_unit/w_clear
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.098     1.835 r  U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y33         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    U_Control_unit/CLK
    SLICE_X60Y33         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDPE (Hold_fdpe_C_D)         0.121     1.593    U_Control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.470    U_Tick_100hz/CLK
    SLICE_X65Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.778    U_Tick_100hz/r_counter[0]
    SLICE_X65Y30         LUT1 (Prop_lut1_I0_O)        0.042     1.820 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    U_Tick_100hz/r_counter_0[0]
    SLICE_X65Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     1.983    U_Tick_100hz/CLK
    SLICE_X65Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDCE (Hold_fdce_C_D)         0.105     1.575    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.472    U_Control_unit/CLK
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_Control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.138     1.775    U_Tick_100hz/w_run_stop
    SLICE_X60Y33         FDCE                                         r  U_Tick_100hz/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    U_Tick_100hz/CLK
    SLICE_X60Y33         FDCE                                         r  U_Tick_100hz/state_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.053     1.525    U_Tick_100hz/state_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.472    U_Control_unit/CLK
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_Control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.185     1.821    U_Control_unit/w_run_stop
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.043     1.864 r  U_Control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_Control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    U_Control_unit/CLK
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.131     1.603    U_Control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.041%)  route 0.185ns (46.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.185     1.794    U_Debounce_RunStopBtn/U_1khz/counter[0]
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  U_Debounce_RunStopBtn/U_1khz/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_Debounce_RunStopBtn/U_1khz/counter_0[6]
    SLICE_X55Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.829     1.956    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X55Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X55Y32         FDCE (Hold_fdce_C_D)         0.092     1.570    U_Debounce_RunStopBtn/U_1khz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.472    U_Control_unit/CLK
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_Control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.185     1.821    U_Control_unit/w_run_stop
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  U_Control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_Control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     1.984    U_Control_unit/CLK
    SLICE_X60Y33         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.120     1.592    U_Control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStopBtn/U_1khz/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.198     1.808    U_Debounce_RunStopBtn/U_1khz/counter[0]
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.043     1.851 r  U_Debounce_RunStopBtn/U_1khz/r_1khz_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_Debounce_RunStopBtn/U_1khz/r_1khz
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.829     1.956    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/r_1khz_reg/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.131     1.576    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.798    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X63Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     1.991    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y38         FDCE (Hold_fdce_C_D)         0.091     1.567    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_Debounce_RunStopBtn/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.198     1.808    U_Debounce_RunStopBtn/U_1khz/counter[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  U_Debounce_RunStopBtn/U_1khz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_Debounce_RunStopBtn/U_1khz/counter_0[3]
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.829     1.956    U_Debounce_RunStopBtn/U_1khz/r_1khz_reg_0
    SLICE_X56Y32         FDCE                                         r  U_Debounce_RunStopBtn/U_1khz/counter_reg[3]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.121     1.566    U_Debounce_RunStopBtn/U_1khz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_Debounce_ClearBtn/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_ClearBtn/U_1khz/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X60Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  U_Debounce_ClearBtn/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.211     1.844    U_Debounce_ClearBtn/U_1khz/counter_reg_n_0_[0]
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.043     1.887 r  U_Debounce_ClearBtn/U_1khz/r_1khz_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    U_Debounce_ClearBtn/U_1khz/r_1khz
    SLICE_X60Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     1.981    U_Debounce_ClearBtn/U_1khz/CLK
    SLICE_X60Y30         FDCE                                         r  U_Debounce_ClearBtn/U_1khz/r_1khz_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.131     1.600    U_Debounce_ClearBtn/U_1khz/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   U_Control_unit/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   U_Control_unit/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   U_Control_unit/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   U_Debounce_ClearBtn/U_1khz/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   U_Debounce_ClearBtn/U_1khz/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   U_Debounce_ClearBtn/U_1khz/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_Debounce_ClearBtn/U_1khz/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   U_Debounce_ClearBtn/U_1khz/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   U_Debounce_ClearBtn/U_1khz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Debounce_ClearBtn/U_1khz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   U_Debounce_ClearBtn/U_1khz/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   U_Debounce_RunStopBtn/U_1khz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   U_Debounce_ClearBtn/U_1khz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U_Debounce_ClearBtn/U_1khz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U_Debounce_ClearBtn/U_1khz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U_Debounce_ClearBtn/U_1khz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Debounce_ClearBtn/U_1khz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Debounce_ClearBtn/U_1khz/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Debounce_ClearBtn/U_1khz/counter_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_Control_unit/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_Control_unit/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_Control_unit/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U_Debounce_ClearBtn/U_1khz/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   U_Debounce_ClearBtn/edge_detect_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   U_Debounce_RunStopBtn/U_1khz/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   U_Debounce_RunStopBtn/U_1khz/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   U_Debounce_RunStopBtn/U_1khz/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   U_Debounce_RunStopBtn/U_1khz/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   U_Tick_100hz/r_counter_reg[14]/C



