Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 02:16:21 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing -file ./report/solution_timing_synth.rpt
| Design       : solution
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 3.776ns (41.482%)  route 5.327ns (58.518%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12463, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
                         RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     3.427 f  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[12]
                         net (fo=2, unplaced)         0.800     4.227    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[12]
                         LUT6 (Prop_lut6_I3_O)        0.124     4.351 f  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[4]_i_3/O
                         net (fo=1, unplaced)         0.000     4.351    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[4]_i_3_n_36
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.598 f  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[4]_i_1/O
                         net (fo=12, unplaced)        1.162     5.760    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.324     6.084 f  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_19/O
                         net (fo=2, unplaced)         0.430     6.514    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_19_n_36
                         LUT5 (Prop_lut5_I1_O)        0.124     6.638 f  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_8__1/O
                         net (fo=3, unplaced)         1.129     7.767    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_8__1_n_36
                         LUT6 (Prop_lut6_I1_O)        0.124     7.891 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, unplaced)        0.904     8.795    count_U/solution_count_ram_U/ram_reg_0_7_10_10/A0
                         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.255     9.050 r  count_U/solution_count_ram_U/ram_reg_0_7_10_10/SP/O
                         net (fo=1, unplaced)         0.902     9.952    count_U/solution_count_ram_U/q00[10]
                         LUT4 (Prop_lut4_I3_O)        0.124    10.076 r  count_U/solution_count_ram_U/q0[10]_i_1__4/O
                         net (fo=1, unplaced)         0.000    10.076    count_U/solution_count_ram_U/p_0_in[10]
                         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12463, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
                         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    count_U/solution_count_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  0.890    




