Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Proyectos\DAvanzadoVHDL\codiseno\P_final\Lab2_TecMIDI_OK\Lab2_TecMIDI_system.qsys --block-symbol-file --output-directory=F:\Proyectos\DAvanzadoVHDL\codiseno\P_final\Lab2_TecMIDI_OK\Lab2_TecMIDI_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab2_TecMIDI_OK/Lab2_TecMIDI_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding RxDecMIDI_0 [RxDecMIDI 1.0]
Progress: Parameterizing module RxDecMIDI_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding codec_0 [codec 1.0]
Progress: Parameterizing module codec_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding sys_clk_timer [altera_avalon_timer 15.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab2_TecMIDI_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Lab2_TecMIDI_system.pll_0: Able to implement PLL with user settings
Info: Lab2_TecMIDI_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab2_TecMIDI_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Lab2_TecMIDI_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Proyectos\DAvanzadoVHDL\codiseno\P_final\Lab2_TecMIDI_OK\Lab2_TecMIDI_system.qsys --synthesis=VHDL --output-directory=F:\Proyectos\DAvanzadoVHDL\codiseno\P_final\Lab2_TecMIDI_OK\Lab2_TecMIDI_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab2_TecMIDI_OK/Lab2_TecMIDI_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding RxDecMIDI_0 [RxDecMIDI 1.0]
Progress: Parameterizing module RxDecMIDI_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding codec_0 [codec 1.0]
Progress: Parameterizing module codec_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding sys_clk_timer [altera_avalon_timer 15.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab2_TecMIDI_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Lab2_TecMIDI_system.pll_0: Able to implement PLL with user settings
Info: Lab2_TecMIDI_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab2_TecMIDI_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Lab2_TecMIDI_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: Lab2_TecMIDI_system: Generating Lab2_TecMIDI_system "Lab2_TecMIDI_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: LEDs: Starting RTL generation for module 'Lab2_TecMIDI_system_LEDs'
Info: LEDs:   Generation command is [exec F:/installs/altera/quartus/bin64/perl/bin/perl.exe -I F:/installs/altera/quartus/bin64/perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab2_TecMIDI_system_LEDs --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0002_LEDs_gen/ --quartus_dir=F:/installs/altera/quartus --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0002_LEDs_gen//Lab2_TecMIDI_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Lab2_TecMIDI_system_LEDs'
Info: LEDs: "Lab2_TecMIDI_system" instantiated altera_avalon_pio "LEDs"
Info: RxDecMIDI_0: "Lab2_TecMIDI_system" instantiated RxDecMIDI "RxDecMIDI_0"
Info: codec_0: "Lab2_TecMIDI_system" instantiated codec "codec_0"
Info: jtag_uart: Starting RTL generation for module 'Lab2_TecMIDI_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec F:/installs/altera/quartus/bin64/perl/bin/perl.exe -I F:/installs/altera/quartus/bin64/perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab2_TecMIDI_system_jtag_uart --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0005_jtag_uart_gen/ --quartus_dir=F:/installs/altera/quartus --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0005_jtag_uart_gen//Lab2_TecMIDI_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Lab2_TecMIDI_system_jtag_uart'
Info: jtag_uart: "Lab2_TecMIDI_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_processor: "Lab2_TecMIDI_system" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'Lab2_TecMIDI_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec F:/installs/altera/quartus/bin64/perl/bin/perl.exe -I F:/installs/altera/quartus/bin64/perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab2_TecMIDI_system_onchip_memory --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0006_onchip_memory_gen/ --quartus_dir=F:/installs/altera/quartus --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0006_onchip_memory_gen//Lab2_TecMIDI_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'Lab2_TecMIDI_system_onchip_memory'
Info: onchip_memory: "Lab2_TecMIDI_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pll_0: "Lab2_TecMIDI_system" instantiated altera_pll "pll_0"
Info: sdram_controller: Starting RTL generation for module 'Lab2_TecMIDI_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec F:/installs/altera/quartus/bin64/perl/bin/perl.exe -I F:/installs/altera/quartus/bin64/perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Lab2_TecMIDI_system_sdram_controller --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0008_sdram_controller_gen/ --quartus_dir=F:/installs/altera/quartus --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0008_sdram_controller_gen//Lab2_TecMIDI_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'Lab2_TecMIDI_system_sdram_controller'
Info: sdram_controller: "Lab2_TecMIDI_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: switches: Starting RTL generation for module 'Lab2_TecMIDI_system_switches'
Info: switches:   Generation command is [exec F:/installs/altera/quartus/bin64/perl/bin/perl.exe -I F:/installs/altera/quartus/bin64/perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab2_TecMIDI_system_switches --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0009_switches_gen/ --quartus_dir=F:/installs/altera/quartus --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0009_switches_gen//Lab2_TecMIDI_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'Lab2_TecMIDI_system_switches'
Info: switches: "Lab2_TecMIDI_system" instantiated altera_avalon_pio "switches"
Info: sys_clk_timer: Starting RTL generation for module 'Lab2_TecMIDI_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec F:/Installs/Altera/quartus/bin64//perl/bin/perl.exe -I F:/Installs/Altera/quartus/bin64//perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/installs/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab2_TecMIDI_system_sys_clk_timer --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0010_sys_clk_timer_gen/ --quartus_dir=F:/installs/altera/quartus --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0010_sys_clk_timer_gen//Lab2_TecMIDI_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'Lab2_TecMIDI_system_sys_clk_timer'
Info: sys_clk_timer: "Lab2_TecMIDI_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Lab2_TecMIDI_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab2_TecMIDI_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Lab2_TecMIDI_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "Lab2_TecMIDI_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "Lab2_TecMIDI_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Lab2_TecMIDI_system_nios2_processor_cpu'
Info: cpu:   Generation command is [exec F:/Installs/Altera/quartus/bin64//eperlcmd.exe -I F:/Installs/Altera/quartus/bin64//perl/lib -I F:/installs/altera/quartus/sopc_builder/bin/europa -I F:/installs/altera/quartus/sopc_builder/bin/perl_lib -I F:/installs/altera/quartus/sopc_builder/bin -I F:/installs/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/installs/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/installs/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/installs/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/installs/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab2_TecMIDI_system_nios2_processor_cpu --dir=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0015_cpu_gen/ --quartus_bindir=F:/Installs/Altera/quartus/bin64/ --verilog --config=C:/Users/raul_/AppData/Local/Temp/alt7586_4500386104523185869.dir/0015_cpu_gen//Lab2_TecMIDI_system_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.24 10:38:16 (*) Starting Nios II generation
Info: cpu: # 2018.02.24 10:38:16 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.24 10:38:20 (*)   Plaintext license not found.
Info: cpu: # 2018.02.24 10:38:20 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.24 10:38:25 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.02.24 10:38:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.24 10:38:25 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.24 10:38:25 (*)     Testbench
Info: cpu: # 2018.02.24 10:38:25 (*)     Instruction decoding
Info: cpu: # 2018.02.24 10:38:25 (*)       Instruction fields
Info: cpu: # 2018.02.24 10:38:25 (*)       Instruction decodes
Info: cpu: # 2018.02.24 10:38:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.24 10:38:26 (*)       Instruction controls
Info: cpu: # 2018.02.24 10:38:26 (*)     Pipeline frontend
Info: cpu: # 2018.02.24 10:38:26 (*)     Pipeline backend
Info: cpu: # 2018.02.24 10:38:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.24 10:38:30 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.24 10:38:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab2_TecMIDI_system_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: nios2_processor_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_processor_data_master_limiter"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: Lab2_TecMIDI_system: Done "Lab2_TecMIDI_system" with 44 modules, 88 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
