Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  4 11:18:28 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file SP_OV_wrapper_control_sets_placed.rpt
| Design       : SP_OV_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   325 |
|    Minimum number of control sets                        |   325 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   783 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   325 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |   115 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     6 |
| >= 16              |   183 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2751 |          798 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            3378 |         1053 |
| Yes          | No                    | No                     |            1340 |          357 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2468 |          723 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                         Enable Signal                                                                         |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DONE_n_0                                                    | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0                       |                1 |              1 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting                                                                                         |                                                                                                                                    |                1 |              2 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                    |                1 |              2 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/waiting_i_1_n_0                                                                                   |                                                                                                                                    |                1 |              2 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                             | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                     |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                           | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                             | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                     |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                           | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                             |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                              | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                      |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                              | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                      |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                             |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                            | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                     | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                             |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                             |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                           | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/T_RDY_U/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | SP_OV_i/T_RDY_U/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                        |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/T_RDY_U/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | SP_OV_i/T_RDY_U/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                        |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                             | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                     |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                            | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                           | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                              | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                      |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                       | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                            | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                              | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                      |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                     | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                            | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                   |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/T_RDY_U/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                          |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                              |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                     | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                   |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                              |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                   |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                       | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                        |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                3 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                        | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                          | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                  |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                  | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr          |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                     | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                      | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                2 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                       | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                            | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                              | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                      |                1 |              4 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00_n_0                       |                4 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                         | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                 |                1 |              4 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/p_1_in                                                                 |                3 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_3/Res[0]                                                          |                1 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_3/Res[0]                                                          |                4 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/util_vector_logic_0/Res[0]                                                          |                2 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D0_1                                                                                            |                                                                                                                                    |                2 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/pipelined_f0[3]_i_1_n_0                                                                           | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_2/Res[0]                                                          |                1 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/pipelined_f1[3]_i_1_n_0                                                                           | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_2/Res[0]                                                          |                1 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                              |                1 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0[3]_i_1_n_0                                                                                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                          |                1 |              4 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d1_2                                                                                            | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                          |                3 |              4 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                       | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                1 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                2 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |                1 |              5 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_2/Res[0]                                                          |                4 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0         |                1 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                  |                2 |              6 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                       | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                2 |              6 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg               |                2 |              6 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | SP_OV_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                    |                1 |              6 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0             |                5 |              7 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0             |                3 |              8 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                    | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                2 |              8 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1[31]_i_2_n_0                                                                                    |                                                                                                                                    |                4 |              8 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                5 |             10 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                    |                2 |             12 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                    |                2 |             12 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/iwaiting24_out                                                                                    | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_2/Res[0]                                                          |                5 |             12 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                    |                6 |             12 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                    |                5 |             12 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                    |                4 |             13 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             13 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                5 |             14 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                    |                2 |             14 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                    |                2 |             14 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                    |                7 |             15 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                    |                4 |             15 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                    |                4 |             15 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                     | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                5 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                              | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                7 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                              | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                7 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                     | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                7 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                              | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                5 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                    |                3 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                              | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                6 |             16 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                7 |             17 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                8 |             17 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                6 |             17 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                7 |             19 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                4 |             19 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                5 |             19 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                8 |             19 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                      |                4 |             19 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/T_RDY_U/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                        |                6 |             20 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                        |                8 |             21 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                               |                9 |             21 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                              |                7 |             21 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                              |               10 |             21 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                              |               10 |             21 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                |               10 |             21 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_3/Res[0]                                                          |                4 |             22 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_buf_reg[0]      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/util_vector_logic_0/Res[0]                                                          |                6 |             22 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/T_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |               10 |             22 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                  | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_3/Res[0]                                                          |                6 |             22 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_3/Res[0]                                                          |                6 |             22 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                  | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/util_vector_logic_3/Res[0]                                                          |                7 |             22 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                  | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/util_vector_logic_0/Res[0]                                                          |                4 |             22 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                9 |             23 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                9 |             24 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                8 |             25 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                    |               13 |             26 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                    |               10 |             26 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_3_in                                                                                            | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                          |               11 |             26 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                               | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                9 |             30 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               13 |             30 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                 | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                7 |             31 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                  | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/CLK |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/SCLR                                                                     |                8 |             32 |
|  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/SCLR                                                                     |                8 |             32 |
|  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/SCLR                                                                     |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                6 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                5 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               16 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                6 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                6 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                4 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               10 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               10 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                  | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               11 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               10 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               14 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               14 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                8 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg_n_0                      |                8 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg_n_0                      |                8 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/rstc_reg_n_0                      |                8 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/rstc_reg_n_0                      |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                7 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               11 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_1[0]                                            |                                                                                                                                    |                7 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_1[0]                                            |                                                                                                                                    |                7 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_1[0]                                            |                                                                                                                                    |                5 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               12 |             32 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/E[0]                                                        |                                                                                                                                    |                6 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/ctr_rst_reg_n_0                                                        |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               11 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ctr_rst_reg_n_0                                                        |                8 |             32 |
|  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/CLK |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/SCLR                                                                     |                8 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ctr_rst                                                                |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                  | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                  | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               10 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                       | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |               10 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                     | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |               13 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |               11 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                7 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                8 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                       | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                 | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               16 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                     | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |               12 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                7 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                     | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                5 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD1_0                                                                                             |                                                                                                                                    |                6 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD2_1                                                                                             |                                                                                                                                    |                7 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD3_2                                                                                             |                                                                                                                                    |                8 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/pD4_3                                                                                             |                                                                                                                                    |               11 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |                9 |             32 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                 | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |                6 |             32 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0                                                                                  |                                                                                                                                    |                6 |             32 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0                                                                               |                                                                                                                                    |                6 |             32 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0                                                                               |                                                                                                                                    |                7 |             32 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0                                                                               |                                                                                                                                    |                5 |             32 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out                                                                                           | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                          |                6 |             33 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                    |                9 |             34 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                    |                8 |             34 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                    |               11 |             35 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                    |                9 |             35 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]                                                                     |                5 |             35 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]                                                                     |                6 |             35 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]                                                                     |                5 |             35 |
|  SP_OV_i/DELAYTIMER_CLK/inst/clk_out2                          |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]                                                                     |                8 |             35 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                    |               14 |             35 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                    |               10 |             35 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                    |                6 |             35 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0        |                5 |             35 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1[3]_i_2_n_0                                                                                   | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/b_D1[3]_i_1_n_0                                                        |               11 |             36 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1[31]_i_2_n_0                                                                                    | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3[31]_i_1_n_0                                                         |                8 |             36 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1[31]_i_2_n_0                                                                                    | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2[31]_i_1_n_0                                                         |                8 |             36 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1[31]_i_2_n_0                                                                                    | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4[31]_i_1_n_0                                                         |               12 |             36 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1[31]_i_2_n_0                                                                                    | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1[31]_i_1_n_0                                                         |               12 |             36 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2            |               15 |             40 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/SDDR_ST_0/U0/D0[3]_i_1_n_0                                                                                     |                                                                                                                                    |               10 |             40 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/D0[3]_i_1_n_0                                                                                     |                                                                                                                                    |               10 |             40 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               |                                                                                                                                    |               20 |             43 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               20 |             46 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |               17 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               21 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               17 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               16 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |               22 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                             |               18 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |               18 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                    |                9 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                    |               12 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               18 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               14 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                    |               17 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               14 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DELAY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                   |               16 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               16 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               15 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               19 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               17 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                              |               19 |             47 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2      |               11 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                    |               11 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                    |               14 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2             |               14 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                    |                9 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2      |               10 |             48 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/gpio_io_o[3]                                                                           |                                                                                                                                    |               11 |             48 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/gpio_io_o[2]                                                                           |                                                                                                                                    |               18 |             48 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/gpio_io_o[1]                                                                           |                                                                                                                                    |               19 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2      |               12 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   | SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                    |               15 |             48 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/gpio_io_o[0]                                                                           |                                                                                                                                    |               15 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2      |                9 |             48 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2             |               17 |             48 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/sclr_i                 |               14 |             50 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/sclr_i                 |               14 |             50 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/sclr_i                 |               14 |             50 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/sclr_i                 |               14 |             50 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                               |               16 |             50 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2       |               17 |             60 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2        |               19 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2        |               13 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2        |               12 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2       |               22 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2            |               28 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2        |               13 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2       |               22 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2            |               23 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2       |               20 |             64 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2        |               15 |             64 |
|  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_out2                      |                                                                                                                                                               | SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/ilistening_i_1_n_0                                                     |               22 |             83 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               | SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst0                            |               32 |            128 |
|  SP_OV_i/REF_CLK/inst/clk_out1                                 |                                                                                                                                                               |                                                                                                                                    |               78 |            264 |
|  SP_OV_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                               |                                                                                                                                    |              701 |           2445 |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


