
---------- Begin Simulation Statistics ----------
final_tick                               945617213500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355309                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701280                       # Number of bytes of host memory used
host_op_rate                                   472077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8593.71                       # Real time elapsed on the host
host_tick_rate                              110035927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3053420885                       # Number of instructions simulated
sim_ops                                    4056897061                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.945617                       # Number of seconds simulated
sim_ticks                                945617213500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 167237891                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1574080870                       # number of cc regfile writes
system.cpu.committedInsts                  3053420885                       # Number of Instructions Simulated
system.cpu.committedOps                    4056897061                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.619382                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.619382                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39442                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22937                       # number of floating regfile writes
system.cpu.idleCycles                          162822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               312299                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 33385743                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.145883                       # Inst execution rate
system.cpu.iew.exec_refs                    982671933                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   63643326                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  489142                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             919643367                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             63656361                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          4060099042                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             919028607                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            318962                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            4058367369                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    919                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7033                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 311187                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10027                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            394                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10233                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         302066                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                4561391945                       # num instructions consuming a value
system.cpu.iew.wb_count                    4058043116                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652376                       # average fanout of values written-back
system.cpu.iew.wb_producers                2975741645                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.145711                       # insts written-back per cycle
system.cpu.iew.wb_sent                     4058047791                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               6547221672                       # number of integer regfile reads
system.cpu.int_regfile_writes              3621386373                       # number of integer regfile writes
system.cpu.ipc                               1.614512                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.614512                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3314450      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2772670291     68.31%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult            300000126      7.39%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3035      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2495      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 672      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1487      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4906      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4341      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2653      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                775      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              26      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            919025706     22.64%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            63638942      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10239      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6167      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4058686331                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45850                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82086                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31041                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79717                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   246486969                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060731                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               230845443     93.65%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     71      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     817      0.00%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2221      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   637      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1016      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    313      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    62      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   23      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 7      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               15616443      6.34%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13356      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2524      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4018      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             4301813000                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        10255186057                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   4058012075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        4063221692                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 4060098532                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                4058686331                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 510                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3201974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            336906                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4385532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1891071606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.146236                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.143044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           153175249      8.10%      8.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           387643105     20.50%     28.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           620446041     32.81%     61.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           516411887     27.31%     88.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           188165785      9.95%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23125048      1.22%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2104352      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 121      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  18      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1891071606                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.146051                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2703451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2223                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            919643367                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            63656361                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              6090501367                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       1891234428                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                33469883                       # Number of BP lookups
system.cpu.branchPred.condPredicted          33433787                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            311515                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30352919                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30348850                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986594                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5707                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5940                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                784                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5156                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          880                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3163032                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            310533                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1890402667                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.146049                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.340527                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       695037672     36.77%     36.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       294650708     15.59%     52.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       270026493     14.28%     66.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15627291      0.83%     67.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       253210411     13.39%     80.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5       211505295     11.19%     92.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        26404154      1.40%     93.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        45006693      2.38%     95.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        78933950      4.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1890402667                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           3053420885                       # Number of instructions committed
system.cpu.commit.opsCommitted             4056897061                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   981712382                       # Number of memory references committed
system.cpu.commit.loads                     918378609                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   33366850                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      22095                       # Number of committed floating point instructions.
system.cpu.commit.integer                  3417579507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2471                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3305783      0.08%      0.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   2771864793     68.32%     68.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult    300000084      7.39%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          979      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2452      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2846      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2353      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          671      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    918373586     22.64%     98.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     63328456      1.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5023      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5317      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   4056897061                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      78933950                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    936125916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        936125916                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    936125916                       # number of overall hits
system.cpu.dcache.overall_hits::total       936125916                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16862                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16862                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16862                       # number of overall misses
system.cpu.dcache.overall_misses::total         16862                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1018584952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1018584952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1018584952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1018584952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    936142778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    936142778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    936142778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    936142778                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60407.125608                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60407.125608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60407.125608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60407.125608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       105705                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1137                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.968338                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3713                       # number of writebacks
system.cpu.dcache.writebacks::total              3713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4739                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    313282452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    313282452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    313282452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    313282452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66107.290990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66107.290990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66107.290990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66107.290990                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3713                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    872793226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       872793226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    949169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    949169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    872808996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    872808996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60188.300571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60188.300571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67135.331144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67135.331144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63332690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63332690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69415452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69415452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     63333782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     63333782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63567.263736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63567.263736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67969952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67969952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62645.117051                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62645.117051                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.932259                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           936130655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4737                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          197620.995356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.932259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          916                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1872290293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1872290293                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                272828425                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             802565165                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 391443496                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             423923333                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 311187                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30341745                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1742                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             4064707384                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3083963                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   919015747                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    63643337                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1298                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             404400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     3069204265                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33469883                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30355341                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1890346239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  625718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  782                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7235                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 734940769                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2244                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1891071606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.154817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.622781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                915775623     48.43%     48.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                147627963      7.81%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 98122350      5.19%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                216331850     11.44%     72.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 49835692      2.64%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                165040718      8.73%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                111632221      5.90%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                105936551      5.60%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 80768638      4.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1891071606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017697                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.622858                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    734936850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        734936850                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    734936850                       # number of overall hits
system.cpu.icache.overall_hits::total       734936850                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3918                       # number of overall misses
system.cpu.icache.overall_misses::total          3918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235732499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235732499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235732499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235732499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    734940768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    734940768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    734940768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    734940768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60166.538795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60166.538795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60166.538795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60166.538795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    25.285714                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2422                       # number of writebacks
system.cpu.icache.writebacks::total              2422                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          983                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          983                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          983                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          983                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2935                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    187818499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187818499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    187818499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187818499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63992.674276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63992.674276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63992.674276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63992.674276                       # average overall mshr miss latency
system.cpu.icache.replacements                   2422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    734936850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       734936850                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235732499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235732499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    734940768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    734940768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60166.538795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60166.538795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          983                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          983                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    187818499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187818499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63992.674276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63992.674276                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980572                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           734939785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          250405.378194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.980572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1469884471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1469884471                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   734941670                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1260                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    46205438                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1264758                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 394                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 322588                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 945617213500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 311187                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                524262677                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                52486512                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7723                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 559131083                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             754872424                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             4061632813                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1532795                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3904937                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              595210390                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  51892                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             782                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          5198249031                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  7773469352                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               6555173925                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77551                       # Number of floating rename lookups
system.cpu.rename.committedMaps            5194917917                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3331105                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     385                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1703762825                       # count of insts added to the skid buffer
system.cpu.rob.reads                       5871525235                       # The number of ROB reads
system.cpu.rob.writes                      8120789435                       # The number of ROB writes
system.cpu.thread_0.numInsts               3053420885                       # Number of Instructions committed
system.cpu.thread_0.numOps                 4056897061                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.890306327500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6134                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6134                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    217                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6134                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.129730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.673822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.386674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            351     94.86%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      3.78%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      0.81%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.449623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              295     79.73%     79.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      3.24%     82.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38     10.27%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      4.05%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.62%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.81%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  490880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               392576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  945617208000                       # Total gap between requests
system.mem_ctrls.avgGap                   68503130.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       176896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       300096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       390272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 187069.352666770166                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 317354.629035631428                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 412716.683271332993                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2933                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4737                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6134                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     97195500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    160874000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21749622474000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33138.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33961.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3545748691.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       187712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       303168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        490880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       187712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       187712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        63680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        63680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2933                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4737                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          995                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           995                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       198507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       320603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           519111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       198507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       198507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        67342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           67342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        67342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       198507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       320603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          586453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7453                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6098                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          536                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               118325750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              37265000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          258069500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15876.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34626.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5438                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4199                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   221.684480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.653388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   237.997455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1527     39.04%     39.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1253     32.04%     71.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          456     11.66%     82.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          221      5.65%     88.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          129      3.30%     91.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           81      2.07%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           48      1.23%     94.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      1.10%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                476992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             390272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.504424                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.412717                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14972580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7950525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28124460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16077600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 74646184080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13841864610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 351460703040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  440015876895                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.321348                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 913591404000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  31576220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    449589500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12973380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6891720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25089960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15753960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 74646184080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13835781000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 351465826080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  440008500180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.313547                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 913604657250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  31576220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    436336250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6588                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          995                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5140                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1084                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1084                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3653                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         8290                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         8290                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13189                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13189                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21479                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       342720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       342720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       540800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       540800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  883520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7674                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000782                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027953                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7668     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7674                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 945617213500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            40827500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15604500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25227500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
