<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR:    Spatial Computing Architectures</AwardTitle>
<AwardEffectiveDate>01/01/2003</AwardEffectiveDate>
<AwardExpirationDate>12/31/2005</AwardExpirationDate>
<AwardTotalIntnAmount>249976.00</AwardTotalIntnAmount>
<AwardAmount>249976</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sol Greenspan</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This project investigates new architectures for domains such as cryptography, signal processing, and error correction, where the applications are highly parallel. Traditional microprocessor architectures will not efficiently scale to exploit the parallelism present in these applications.  Hardware design for these applications is too expensive, risky, and inflexible. Reconfigurable computing, which attempts to combine programmability with hardware performance, has logistical problems that will prevent its widespread adoption.  This project will develop and evaluate architectures that combine the portability and abstraction of software development with the performance of reconfigurable hardware. This will be done by converting a serial representation of an application into a spatial representation, and executing the spatial representation on a fabric of locally interconnected processing elements. The conversion from&lt;br/&gt;serial to spatial representation will be performed at run time, concurrently with execution.  &lt;br/&gt;&lt;br/&gt;The first phase of this project will involve the definition and prototyping of a first generation of this architecture. The second phase of the project will refine the code generation techniques for&lt;br/&gt;the architecture. The third phase of the project will investigate the incorporation of various control-flow operations in the architecture.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/16/2002</MinAmdLetterDate>
<MaxAmdLetterDate>07/13/2004</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0220214</AwardID>
<Investigator>
<FirstName>Herman</FirstName>
<LastName>Schmit</LastName>
<EmailAddress>herman@ece.cmu.edu</EmailAddress>
<StartDate>08/16/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Carnegie-Mellon University</Name>
<CityName>PITTSBURGH</CityName>
<ZipCode>152133815</ZipCode>
<PhoneNumber>4122688746</PhoneNumber>
<StreetAddress>5000 Forbes Avenue</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Pennsylvania</StateName>
<StateCode>PA</StateCode>
</Institution>
<ProgramElement>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1659</Code>
<Text>HIGH END COMPUTING</Text>
</ProgramReference>
<ProgramReference>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
