// Library - Board_lib, Cell - count_4, View - schematic
// LAST TIME SAVED: Jul 18 12:22:22 2018
// NETLIST TIME: Oct 15 16:34:26 2019
`timescale 1ns / 10ps 

module count_4 ( D0, D1, TC, CE, Clk, Clr );

output  D0, D1, TC;

input  CE, Clk, Clr;


specify 
    specparam CDS_LIBNAME  = "Board_lib";
    specparam CDS_CELLNAME = "count_4";
    specparam CDS_VIEWNAME = "schematic";
endspecify

