Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 24 12:34:53 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.915        0.000                      0                26635        0.024        0.000                      0                26635       11.250        0.000                       0                  9328  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.915        0.000                      0                25829        0.024        0.000                      0                25829       11.250        0.000                       0                  9328  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              17.142        0.000                      0                  806        0.508        0.000                      0                  806  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[146]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.642ns  (logic 10.245ns (45.247%)  route 12.397ns (54.753%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.956    24.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X64Y67         LUT5 (Prop_lut5_I3_O)        0.373    24.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[146]_i_2/O
                         net (fo=1, routed)           0.640    25.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[146]_i_2_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    25.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[146]_i_1/O
                         net (fo=1, routed)           0.000    25.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[146]
    SLICE_X64Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X64Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[146]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X64Y67         FDCE (Setup_fdce_C_D)        0.031    27.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[146]
  -------------------------------------------------------------------
                         required time                         27.495    
                         arrival time                         -25.580    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[151]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.390ns  (logic 10.245ns (45.757%)  route 12.145ns (54.243%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.807    24.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X64Y68         LUT5 (Prop_lut5_I3_O)        0.373    24.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[151]_i_4/O
                         net (fo=1, routed)           0.537    25.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[151]_i_4_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I4_O)        0.124    25.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[151]_i_1/O
                         net (fo=1, routed)           0.000    25.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[151]
    SLICE_X64Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X64Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[151]/C
                         clock pessimism              0.129    27.839    
                         clock uncertainty           -0.377    27.462    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)        0.031    27.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[151]
  -------------------------------------------------------------------
                         required time                         27.493    
                         arrival time                         -25.328    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.353ns  (logic 10.245ns (45.833%)  route 12.108ns (54.167%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.803    24.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X64Y71         LUT5 (Prop_lut5_I3_O)        0.373    24.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[160]_i_2/O
                         net (fo=1, routed)           0.504    25.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[160]_i_2_n_0
    SLICE_X65Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[160]_i_1/O
                         net (fo=1, routed)           0.000    25.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[160]
    SLICE_X65Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.529    27.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X65Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[160]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X65Y71         FDCE (Setup_fdce_C_D)        0.029    27.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[160]
  -------------------------------------------------------------------
                         required time                         27.489    
                         arrival time                         -25.291    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.342ns  (logic 10.245ns (45.855%)  route 12.097ns (54.145%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.806    24.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X64Y71         LUT5 (Prop_lut5_I3_O)        0.373    24.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[163]_i_4/O
                         net (fo=1, routed)           0.490    25.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[163]_i_4_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.280 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[163]_i_1/O
                         net (fo=1, routed)           0.000    25.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[163]
    SLICE_X64Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.529    27.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X64Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.031    27.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]
  -------------------------------------------------------------------
                         required time                         27.491    
                         arrival time                         -25.280    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[137]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.331ns  (logic 10.245ns (45.877%)  route 12.086ns (54.123%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.549    24.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X54Y65         LUT5 (Prop_lut5_I3_O)        0.373    24.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[137]_i_2/O
                         net (fo=1, routed)           0.736    25.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[137]_i_2_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    25.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[137]_i_1/O
                         net (fo=1, routed)           0.000    25.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[137]
    SLICE_X60Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X60Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[137]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X60Y65         FDCE (Setup_fdce_C_D)        0.029    27.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[137]
  -------------------------------------------------------------------
                         required time                         27.494    
                         arrival time                         -25.269    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.322ns  (logic 10.245ns (45.896%)  route 12.077ns (54.104%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.481    23.968    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.373    24.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[156]_i_2/O
                         net (fo=1, routed)           0.795    25.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[156]_i_2_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124    25.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[156]_i_1/O
                         net (fo=1, routed)           0.000    25.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[156]
    SLICE_X56Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[156]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X56Y62         FDCE (Setup_fdce_C_D)        0.029    27.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[156]
  -------------------------------------------------------------------
                         required time                         27.493    
                         arrival time                         -25.260    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.304ns  (logic 10.245ns (45.934%)  route 12.059ns (54.066%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.955    24.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y62         LUT5 (Prop_lut5_I3_O)        0.373    24.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[144]_i_2/O
                         net (fo=1, routed)           0.303    25.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[144]_i_2_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124    25.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[144]_i_1/O
                         net (fo=1, routed)           0.000    25.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[144]
    SLICE_X56Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[144]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X56Y61         FDCE (Setup_fdce_C_D)        0.029    27.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[144]
  -------------------------------------------------------------------
                         required time                         27.494    
                         arrival time                         -25.242    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[147]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.353ns  (logic 10.245ns (45.834%)  route 12.108ns (54.166%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.735    24.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y62         LUT5 (Prop_lut5_I3_O)        0.373    24.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_4/O
                         net (fo=1, routed)           0.571    25.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_4_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124    25.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_1/O
                         net (fo=1, routed)           0.000    25.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[147]
    SLICE_X58Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X58Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[147]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X58Y62         FDCE (Setup_fdce_C_D)        0.079    27.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[147]
  -------------------------------------------------------------------
                         required time                         27.543    
                         arrival time                         -25.291    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.239ns  (logic 10.121ns (45.510%)  route 12.118ns (54.490%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 27.663 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         2.317    24.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X51Y47         LUT5 (Prop_lut5_I3_O)        0.373    25.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[15]_i_1/O
                         net (fo=1, routed)           0.000    25.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[15]
    SLICE_X51Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.483    27.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]/C
                         clock pessimism              0.115    27.777    
                         clock uncertainty           -0.377    27.401    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.031    27.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]
  -------------------------------------------------------------------
                         required time                         27.432    
                         arrival time                         -25.177    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.250ns  (logic 10.245ns (46.044%)  route 12.005ns (53.956%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.644     2.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=5, routed)           0.544     3.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.301     4.261 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.589     4.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.150     5.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.991     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.332     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200/O
                         net (fo=1, routed)           0.000     7.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_200_n_0
    SLICE_X64Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     7.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X64Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           0.988     8.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.316     8.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X65Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.219    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.299    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.344    12.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    12.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.001    13.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.574    18.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.329    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.911    19.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.622    19.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.009    20.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.760    24.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X60Y70         LUT5 (Prop_lut5_I3_O)        0.373    24.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[157]_i_2/O
                         net (fo=1, routed)           0.445    25.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[157]_i_2_n_0
    SLICE_X63Y70         LUT5 (Prop_lut5_I4_O)        0.124    25.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[157]_i_1/O
                         net (fo=1, routed)           0.000    25.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[157]
    SLICE_X63Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.529    27.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X63Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X63Y70         FDCE (Setup_fdce_C_D)        0.029    27.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]
  -------------------------------------------------------------------
                         required time                         27.489    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                  2.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.408%)  route 0.214ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.565     0.901    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1074]/Q
                         net (fo=1, routed)           0.214     1.278    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X2Y9          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.872     1.238    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.254    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.305%)  route 0.152ns (37.695%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X39Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/Q
                         net (fo=2, routed)           0.152     1.186    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[10]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.231 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[11]_i_3/O
                         net (fo=1, routed)           0.000     1.231    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[11]_i_3_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.297 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.297    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[11]_i_1_n_5
    SLICE_X41Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X41Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.843%)  route 0.219ns (57.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.565     0.901    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/Q
                         net (fo=1, routed)           0.219     1.283    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X2Y9          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.872     1.238    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     1.254    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.906%)  route 0.228ns (55.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/Q
                         net (fo=2, routed)           0.228     1.267    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0[12]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.312    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata1_out[12]
    SLICE_X46Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X46Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     1.280    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.768%)  route 0.194ns (54.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]/Q
                         net (fo=1, routed)           0.194     1.251    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[33]
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.052     1.218    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.588     0.924    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.120    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X22Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.854     1.220    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X22Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X14Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X14Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y38          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.155    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X6Y38          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X6Y38          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y38          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.118    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.586     0.922    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y33         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.118    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X26Y33         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.852     1.218    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X26Y33         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X26Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X22Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.863     1.229    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X22Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X41Y17    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y24    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y24    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y24    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X40Y24    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y14    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y14    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y14    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y14    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.142ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.580ns (8.653%)  route 6.123ns (91.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 27.635 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.691     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X52Y81         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.456    27.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][12]/C
                         clock pessimism              0.129    27.764    
                         clock uncertainty           -0.377    27.387    
    SLICE_X52Y81         FDCE (Recov_fdce_C_CLR)     -0.405    26.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][12]
  -------------------------------------------------------------------
                         required time                         26.982    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 17.142    

Slack (MET) :             17.146ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 0.580ns (8.658%)  route 6.119ns (91.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 27.635 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.687     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y81         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.456    27.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/C
                         clock pessimism              0.129    27.764    
                         clock uncertainty           -0.377    27.387    
    SLICE_X53Y81         FDCE (Recov_fdce_C_CLR)     -0.405    26.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]
  -------------------------------------------------------------------
                         required time                         26.982    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 17.146    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.541     9.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.455    27.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]/C
                         clock pessimism              0.129    27.763    
                         clock uncertainty           -0.377    27.386    
    SLICE_X53Y80         FDCE (Recov_fdce_C_CLR)     -0.405    26.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][29]
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.541     9.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.455    27.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]/C
                         clock pessimism              0.129    27.763    
                         clock uncertainty           -0.377    27.386    
    SLICE_X53Y80         FDCE (Recov_fdce_C_CLR)     -0.405    26.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][10]
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.541     9.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.455    27.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]/C
                         clock pessimism              0.129    27.763    
                         clock uncertainty           -0.377    27.386    
    SLICE_X53Y80         FDCE (Recov_fdce_C_CLR)     -0.405    26.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][11]
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.580ns (8.851%)  route 5.973ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 27.634 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.541     9.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X53Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.455    27.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/C
                         clock pessimism              0.129    27.763    
                         clock uncertainty           -0.377    27.386    
    SLICE_X53Y80         FDCE (Recov_fdce_C_CLR)     -0.405    26.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.580ns (8.811%)  route 6.003ns (91.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.571     9.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X56Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.552    27.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X56Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/C
                         clock pessimism              0.115    27.846    
                         clock uncertainty           -0.377    27.470    
    SLICE_X56Y39         FDCE (Recov_fdce_C_CLR)     -0.405    27.065    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         27.065    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 17.345    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.580ns (8.811%)  route 6.003ns (91.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.571     9.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X56Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.552    27.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X56Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/C
                         clock pessimism              0.115    27.846    
                         clock uncertainty           -0.377    27.470    
    SLICE_X56Y39         FDCE (Recov_fdce_C_CLR)     -0.405    27.065    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         27.065    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 17.345    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.580ns (8.811%)  route 6.003ns (91.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.571     9.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X56Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.552    27.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X56Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/C
                         clock pessimism              0.115    27.846    
                         clock uncertainty           -0.377    27.470    
    SLICE_X56Y39         FDCE (Recov_fdce_C_CLR)     -0.405    27.065    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         27.065    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 17.345    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.580ns (8.811%)  route 6.003ns (91.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.432     5.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124     5.149 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        4.571     9.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X56Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        1.552    27.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X56Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/C
                         clock pessimism              0.115    27.846    
                         clock uncertainty           -0.377    27.470    
    SLICE_X56Y39         FDCE (Recov_fdce_C_CLR)     -0.405    27.065    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         27.065    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 17.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[236]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.796%)  route 0.336ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.336     1.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X54Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[236]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X54Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[236]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[239]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.063%)  route 0.347ns (67.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.347     1.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X54Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[239]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X54Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[239]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.796%)  route 0.336ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.336     1.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X55Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[235]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[237]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.796%)  route 0.336ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.336     1.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[237]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X55Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[237]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.660%)  route 0.389ns (70.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.389     1.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X54Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.844     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[232]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.660%)  route 0.389ns (70.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.389     1.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.844     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[232]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X55Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[241]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.943%)  route 0.423ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.423     1.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X54Y91         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[241]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.844     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[241]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[241]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.406%)  route 0.413ns (71.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.413     1.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y95         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X55Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[238]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[246]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.406%)  route 0.413ns (71.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.413     1.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y95         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[246]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X55Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[246]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[240]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.943%)  route 0.423ns (72.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.423     1.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y91         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9329, routed)        0.844     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[240]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X55Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[240]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.621    





