// Seed: 769486958
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  id_3 :
  assert property (@(posedge id_3) 1)
  else;
  uwire id_4 = id_1;
  wire  id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.type_3 = 0;
  wire id_6;
  assign id_4 = 1'b0;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    output logic id_3,
    input uwire id_4,
    output supply1 id_5
);
  id_7 :
  assert property (@(id_4 * 1 or negedge 1) 1)
  else id_3 <= 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  initial begin : LABEL_0
    id_5 = 1;
  end
  wire id_8;
endmodule
