# TCL File Generated by Component Editor 11.1sp1
# Wed Feb 15 22:08:42 CET 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | vga_controller "VGA/DMA Controller" v0.1
# | Darius Kellermann, Maximilian Stolze 2012.02.15.22:08:42
# | This IP includes a VGA Core with DMA Capabilities to access a framebuffer in RAM
# | 
# | F:/Sandbox/Quartus/vga_controller/vga_controller.vhd
# | 
# |    ./vga_controller.vhd syn, sim
# |    ./dma_read_master.vhd syn, sim
# |    ./vga_controll_slave.vhd syn, sim
# |    ./vga_logic.vhd syn, sim
# |    ./vga_px_clk_pll.qip syn
# |    ./vga_px_clk_pll.vhd syn, sim
# |    ./vga_signals.vhd syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module vga_controller
# | 
set_module_property DESCRIPTION "This IP includes a VGA Core with DMA capabilities to access a framebuffer located in RAM or ROM."
set_module_property NAME vga_controller
set_module_property VERSION 0.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Peripherals/Display
set_module_property AUTHOR "Darius Kellermann, Maximilian Stolze"
set_module_property DISPLAY_NAME "VGA/DMA Controller"
set_module_property ICON_PATH "logo.jpg"
set_module_property TOP_LEVEL_HDL_FILE vga_controller.vhd
set_module_property TOP_LEVEL_HDL_MODULE vga_controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME vga_controller
set_module_property FIX_110_VIP_PATH false
set_module_property VALIDATION_CALLBACK bufferwidth_callback
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file vga_controller.vhd {SYNTHESIS SIMULATION}
add_file dma_read_master.vhd {SYNTHESIS SIMULATION}
add_file vga_controll_slave.vhd {SYNTHESIS SIMULATION}
add_file vga_logic.vhd {SYNTHESIS SIMULATION}
add_file vga_px_clk_pll.qip SYNTHESIS
add_file vga_px_clk_pll.vhd {SYNTHESIS SIMULATION}
add_file vga_signals.vhd {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter DATAWIDTH INTEGER 64 "Number of bits that are read within one DMA transfer"
set_parameter_property DATAWIDTH DEFAULT_VALUE 64
set_parameter_property DATAWIDTH DISPLAY_NAME Datawidth
set_parameter_property DATAWIDTH TYPE INTEGER
set_parameter_property DATAWIDTH UNITS None
set_parameter_property DATAWIDTH DESCRIPTION "Number of bits that are read within one DMA transfer"
set_parameter_property DATAWIDTH AFFECTS_GENERATION false
set_parameter_property DATAWIDTH HDL_PARAMETER true
set_parameter_property DATAWIDTH ALLOWED_RANGES {16,32,64,128}
add_parameter BUFFERWIDTH INTEGER 32 "Number of transfered words the internal buffer can hold"
set_parameter_property BUFFERWIDTH DEFAULT_VALUE 32
set_parameter_property BUFFERWIDTH DISPLAY_NAME "Internal buffer size"
set_parameter_property BUFFERWIDTH DESCRIPTION "Number of transfered words the internal buffer can hold"
set_parameter_property BUFFERWIDTH TYPE INTEGER
set_parameter_property BUFFERWIDTH UNITS None
set_parameter_property BUFFERWIDTH AFFECTS_GENERATION false
set_parameter_property BUFFERWIDTH HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | validation callbacks
# | 
proc bufferwidth_callback {} {
	set bw [get_parameter_value BUFFERWIDTH]
	if {$bw < 1} {
		send_message error "The current size of the internal buffer is not sufficient to hold the data read within one transfer!"
	}
	if {($bw > 0) && ($bw < 16)} {
		send_message warning "The current size of the internal buffer is quite low, a size >= 16 is recommended."
	}
}
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clk_snk_reset
# | 
add_interface clk_snk_reset reset end
set_interface_property clk_snk_reset associatedClock clk_snk
set_interface_property clk_snk_reset synchronousEdges DEASSERT

set_interface_property clk_snk_reset ENABLED true

add_interface_port clk_snk_reset csi_clk_snk_reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clk_snk
# | 
add_interface clk_snk clock end
set_interface_property clk_snk clockRate 0

set_interface_property clk_snk ENABLED true

add_interface_port clk_snk csi_clk_snk_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point controll
# | 
add_interface controll avalon end
set_interface_property controll addressUnits WORDS
set_interface_property controll associatedClock clk_snk
set_interface_property controll associatedReset clk_snk_reset
set_interface_property controll bitsPerSymbol 8
set_interface_property controll burstOnBurstBoundariesOnly false
set_interface_property controll burstcountUnits WORDS
set_interface_property controll explicitAddressSpan 0
set_interface_property controll holdTime 0
set_interface_property controll linewrapBursts false
set_interface_property controll maximumPendingReadTransactions 0
set_interface_property controll readLatency 0
set_interface_property controll readWaitTime 1
set_interface_property controll setupTime 0
set_interface_property controll timingUnits Cycles
set_interface_property controll writeWaitTime 0

set_interface_property controll ENABLED true

add_interface_port controll avs_controll_write write Input 1
add_interface_port controll avs_controll_address address Input 1
add_interface_port controll avs_controll_writedata writedata Input 32
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point dma
# | 
add_interface dma avalon start
set_interface_property dma addressUnits SYMBOLS
set_interface_property dma associatedClock clk_snk
set_interface_property dma associatedReset clk_snk_reset
set_interface_property dma bitsPerSymbol 8
set_interface_property dma burstOnBurstBoundariesOnly false
set_interface_property dma burstcountUnits WORDS
set_interface_property dma doStreamReads false
set_interface_property dma doStreamWrites false
set_interface_property dma holdTime 0
set_interface_property dma linewrapBursts false
set_interface_property dma maximumPendingReadTransactions 0
set_interface_property dma readLatency 0
set_interface_property dma readWaitTime 1
set_interface_property dma setupTime 0
set_interface_property dma timingUnits Cycles
set_interface_property dma writeWaitTime 0

set_interface_property dma ENABLED true

add_interface_port dma avm_dma_waitrequest waitrequest Input 1
add_interface_port dma avm_dma_readdata readdata Input datawidth
add_interface_port dma avm_dma_address address Output 32
add_interface_port dma avm_dma_read read Output 1
add_interface_port dma avm_dma_byteenable byteenable Output datawidth/8
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point vga_hs
# | 
add_interface vga_hs conduit end

set_interface_property vga_hs ENABLED true

add_interface_port vga_hs coe_vga_hs_export export Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point vga_vs
# | 
add_interface vga_vs conduit end

set_interface_property vga_vs ENABLED true

add_interface_port vga_vs coe_vga_vs_export export Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point vga_r
# | 
add_interface vga_r conduit end

set_interface_property vga_r ENABLED true

add_interface_port vga_r coe_vga_r_export export Output 4
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point vga_g
# | 
add_interface vga_g conduit end

set_interface_property vga_g ENABLED true

add_interface_port vga_g coe_vga_g_export export Output 4
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point vga_b
# | 
add_interface vga_b conduit end

set_interface_property vga_b ENABLED true

add_interface_port vga_b coe_vga_b_export export Output 4
# | 
# +-----------------------------------
