

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer'
================================================================
* Date:           Mon Apr 17 17:20:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.336 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clear_bucket_pointer  |       16|       16|         1|          1|          1|    16|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 4 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %n"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc177"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_1 = load i5 %n" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 7 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.63ns)   --->   "%icmp_ln167 = icmp_eq  i5 %n_1, i5 16" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 9 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln167 = add i5 %n_1, i5 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 11 'add' 'add_ln167' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc177.split, void %for.inc180.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 12 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_cast = zext i5 %n_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 13 'zext' 'n_cast' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 14 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bucket_pointer0_addr = getelementptr i32 %bucket_pointer0, i64 0, i64 %n_cast" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168]   --->   Operation 15 'getelementptr' 'bucket_pointer0_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%store_ln168 = store i32 0, i4 %bucket_pointer0_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168]   --->   Operation 16 'store' 'store_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bucket_pointer1_addr = getelementptr i32 %bucket_pointer1, i64 0, i64 %n_cast" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169]   --->   Operation 17 'getelementptr' 'bucket_pointer1_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%store_ln169 = store i32 0, i4 %bucket_pointer1_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169]   --->   Operation 18 'store' 'store_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bucket_pointer2_addr = getelementptr i32 %bucket_pointer2, i64 0, i64 %n_cast" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170]   --->   Operation 19 'getelementptr' 'bucket_pointer2_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%store_ln170 = store i32 0, i4 %bucket_pointer2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170]   --->   Operation 20 'store' 'store_ln170' <Predicate = (!icmp_ln167)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bucket_pointer3_addr = getelementptr i1 %bucket_pointer3, i64 0, i64 %n_cast" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171]   --->   Operation 21 'getelementptr' 'bucket_pointer3_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%store_ln171 = store i1 0, i4 %bucket_pointer3_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171]   --->   Operation 22 'store' 'store_ln171' <Predicate = (!icmp_ln167)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln167 = store i5 %add_ln167, i5 %n" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 23 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc177" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167]   --->   Operation 24 'br' 'br_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('n') [5]  (0 ns)
	'load' operation ('n', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) on local variable 'n' [9]  (0 ns)
	'add' operation ('add_ln167', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) [13]  (0.707 ns)
	'store' operation ('store_ln167', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) of variable 'add_ln167', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167 on local variable 'n' [26]  (0.387 ns)
	blocking operation 0.242 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
