/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlconstant_v1_1_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xlconstant_v1_1_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlconstant_v1_1_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work xlconstant_v1_1_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlconstant_v1_1_5/.cxl.verilog.xlconstant_v1_1_5.xlconstant_v1_1_5.lin64.cmf
