Info: Starting: Create simulation model
Info: qsys-generate /home/home/fpgaworkspace/riscv_cpu/deb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/home/fpgaworkspace/riscv_cpu/deb/simulation --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading riscv_cpu/deb.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: deb: Generating deb "deb" for SIM_VERILOG
Info: in_system_sources_probes_0: "deb" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: deb: Done "deb" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/home/fpgaworkspace/riscv_cpu/deb/deb.spd --output-directory=/home/home/fpgaworkspace/riscv_cpu/deb/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/home/fpgaworkspace/riscv_cpu/deb/deb.spd --output-directory=/home/home/fpgaworkspace/riscv_cpu/deb/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/home/fpgaworkspace/riscv_cpu/deb/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/home/fpgaworkspace/riscv_cpu/deb/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/home/fpgaworkspace/riscv_cpu/deb/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/home/fpgaworkspace/riscv_cpu/deb/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/home/fpgaworkspace/riscv_cpu/deb/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/home/fpgaworkspace/riscv_cpu/deb/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/home/fpgaworkspace/riscv_cpu/deb.qsys --block-symbol-file --output-directory=/home/home/fpgaworkspace/riscv_cpu/deb --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading riscv_cpu/deb.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/home/fpgaworkspace/riscv_cpu/deb.qsys --synthesis=VERILOG --output-directory=/home/home/fpgaworkspace/riscv_cpu/deb/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading riscv_cpu/deb.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: deb: Generating deb "deb" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "deb" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: deb: Done "deb" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
