verilog work "a_full_adder.v"
verilog work "a_n_rca.v"
