#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 26 20:01:26 2021
# Process ID: 1368
# Current directory: D:/桌面/CPU_test4fromcsdn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17380 D:\桌面\CPU_test4fromcsdn\CPU_test4fromcsdn.xpr
# Log file: D:/桌面/CPU_test4fromcsdn/vivado.log
# Journal file: D:/桌面/CPU_test4fromcsdn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.715 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 20:02:47 2021...
nching behavioral simulation in 'D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADR.V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADR.V_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DFileFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1_sa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_sa
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_2to1_sa.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/DataSelector_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/InstructionMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PCAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/SignExtend.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2458] undeclared symbol ALUSrcA, assumed default net type wire [D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sources_1/new/Main.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1054.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim'
"xelab -wto 089daefb52a94c4da4b04556ae6ccd5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADR.V_behav xil_defaultlib.ADR.V xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 089daefb52a94c4da4b04556ae6ccd5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADR.V_behav xil_defaultlib.ADR.V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.ADR.V in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/桌面/CPU_test4fromcsdn/CPU_test4fromcsdn.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.766 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 20:02:40 2021...
