{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 19:04:36 2024 " "Info: Processing started: Tue May 14 19:04:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_parallel_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_parallel_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file machine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 machine_v1 " "Info: Found entity 1: machine_v1" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine_v1 " "Info: Elaborating entity \"machine_v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1784 -232 -184 -1752 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24_decoder.bdf 1 1 " "Warning: Using design file 24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "machine_v1.bdf" "inst2" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1816 -352 -256 -1688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "machine_v1.bdf" "MAR" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -968 2368 2592 -872 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "G:/Project/machine_v5启停电路版/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "38_decoder.bdf 1 1 " "Warning: Using design file 38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 38_decoder:inst11 " "Info: Elaborating entity \"38_decoder\" for hierarchy \"38_decoder:inst11\"" {  } { { "machine_v1.bdf" "inst11" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1664 1624 1816 -1568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "start_stop_selection.bdf 1 1 " "Warning: Using design file start_stop_selection.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop_selection " "Info: Found entity 1: start_stop_selection" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_stop_selection start_stop_selection:inst22 " "Info: Elaborating entity \"start_stop_selection\" for hierarchy \"start_stop_selection:inst22\"" {  } { { "machine_v1.bdf" "inst22" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1472 -536 -376 -1344 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst4 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst4\"" {  } { { "machine_v1.bdf" "inst4" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -960 744 1160 -864 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:A_selector " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:A_selector\"" {  } { { "machine_v1.bdf" "A_selector" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -464 536 888 -368 "A_selector" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:pc " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:pc\"" {  } { { "machine_v1.bdf" "pc" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -968 1720 1976 -872 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "micro_address_generator.bdf 1 1 " "Warning: Using design file micro_address_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_address_generator " "Info: Found entity 1: micro_address_generator" {  } { { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_address_generator micro_address_generator:inst12 " "Info: Elaborating entity \"micro_address_generator\" for hierarchy \"micro_address_generator:inst12\"" {  } { { "machine_v1.bdf" "inst12" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 256 2328 2472 608 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8_4inputs.bdf 1 1 " "Warning: Using design file mux4-8_4inputs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8_4inputs " "Info: Found entity 1: mux4-8_4inputs" {  } { { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux4-8_4inputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8_4inputs micro_address_generator:inst12\|mux4-8_4inputs:inst23 " "Info: Elaborating entity \"mux4-8_4inputs\" for hierarchy \"micro_address_generator:inst12\|mux4-8_4inputs:inst23\"" {  } { { "micro_address_generator.bdf" "inst23" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 1432 4760 4856 2072 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register_4x.bdf 1 1 " "Warning: Using design file register_4x.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_4x " "Info: Found entity 1: register_4x" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4x register_4x:inst8 " "Info: Elaborating entity \"register_4x\" for hierarchy \"register_4x:inst8\"" {  } { { "machine_v1.bdf" "inst8" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -968 1336 1656 -808 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8.bdf 1 1 " "Warning: Using design file mux4-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8 " "Info: Found entity 1: mux4-8" {  } { { "mux4-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux4-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8 register_4x:inst8\|mux4-8:inst6 " "Info: Elaborating entity \"mux4-8\" for hierarchy \"register_4x:inst8\|mux4-8:inst6\"" {  } { { "register_4x.bdf" "inst6" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 440 2112 2208 1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_NEW.bdf 1 1 " "Warning: Using design file MBR_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_NEW " "Info: Found entity 1: MBR_NEW" {  } { { "MBR_NEW.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/MBR_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_NEW MBR_NEW:MDR " "Info: Elaborating entity \"MBR_NEW\" for hierarchy \"MBR_NEW:MDR\"" {  } { { "machine_v1.bdf" "MDR" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -944 2848 3168 -808 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "start_stop_selection:inst22\|inst24 start_stop_selection:inst22\|inst24~_emulated start_stop_selection:inst22\|inst24~latch " "Warning (13310): Register \"start_stop_selection:inst22\|inst24\" is converted into an equivalent circuit using register \"start_stop_selection:inst22\|inst24~_emulated\" and latch \"start_stop_selection:inst22\|inst24~latch\"" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Info: Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Info: Implemented 191 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 19:04:44 2024 " "Info: Processing ended: Tue May 14 19:04:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 19:04:45 2024 " "Info: Processing started: Tue May 14 19:04:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "machine_v1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"machine_v1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 95 " "Warning: No exact pin location assignment(s) for 4 pins of 95 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LA_7 " "Info: Pin LA_7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA_7 } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 624 1784 1960 640 "LA_7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LA_6 " "Info: Pin LA_6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA_6 } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 656 1784 1960 672 "LA_6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LA_5 " "Info: Pin LA_5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA_5 } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 464 2584 2760 480 "LA_5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LA_4 " "Info: Pin LA_4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA_4 } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 496 2584 2760 512 "LA_4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst5  " "Info: Automatically promoted node register_4x:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst7  " "Info: Automatically promoted node register_4x:inst8\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst8  " "Info: Automatically promoted node register_4x:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst9  " "Info: Automatically promoted node register_4x:inst8\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_stop_selection:inst22\|inst3  " "Info: Automatically promoted node start_stop_selection:inst22\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38_decoder:inst11\|inst11~104 " "Info: Destination node 38_decoder:inst11\|inst11~104" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38_decoder:inst11|inst11~104 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_4x:inst8\|inst5 " "Info: Destination node register_4x:inst8\|inst5" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1536 -152 24 -1520 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1552 -152 24 -1536 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop_selection:inst22|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 14 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 4 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 30 5 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 22 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load_lr " "Warning: Node \"load_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "load_lr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.066 ns register register " "Info: Estimated most critical path is register to register delay of 13.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LAB_X18_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y10; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.647 ns) 1.594 ns mux2-8:B_sclector\|inst25~126 2 COMB LAB_X15_Y10 1 " "Info: 2: + IC(0.947 ns) + CELL(0.647 ns) = 1.594 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.405 ns mux2-8:B_sclector\|inst25~127 3 COMB LAB_X15_Y10 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.405 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.216 ns mux2-8:B_sclector\|inst25~128 4 COMB LAB_X15_Y10 2 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.216 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.027 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LAB_X15_Y10 3 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 4.027 ns; Loc. = LAB_X15_Y10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.838 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LAB_X15_Y10 2 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 4.838 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 5.649 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LAB_X15_Y10 4 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 5.649 ns; Loc. = LAB_X15_Y10; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 6.767 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LAB_X16_Y10 3 " "Info: 8: + IC(0.467 ns) + CELL(0.651 ns) = 6.767 ns; Loc. = LAB_X16_Y10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.370 ns) 8.305 ns ALU_parallel_8b:inst4\|74181:inst1\|74~46 9 COMB LAB_X15_Y12 1 " "Info: 9: + IC(1.168 ns) + CELL(0.370 ns) = 8.305 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 9.116 ns ALU_parallel_8b:inst4\|74181:inst1\|78~27 10 COMB LAB_X15_Y12 2 " "Info: 10: + IC(0.160 ns) + CELL(0.651 ns) = 9.116 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|74~46 ALU_parallel_8b:inst4|74181:inst1|78~27 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 10.654 ns micro_address_generator:inst12\|inst10~105 11 COMB LAB_X16_Y10 4 " "Info: 11: + IC(0.914 ns) + CELL(0.624 ns) = 10.654 ns; Loc. = LAB_X16_Y10; Fanout = 4; COMB Node = 'micro_address_generator:inst12\|inst10~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { ALU_parallel_8b:inst4|74181:inst1|78~27 micro_address_generator:inst12|inst10~105 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 2416 3064 3128 2496 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 11.464 ns micro_address_generator:inst12\|inst25~16 12 COMB LAB_X16_Y10 9 " "Info: 12: + IC(0.160 ns) + CELL(0.650 ns) = 11.464 ns; Loc. = LAB_X16_Y10; Fanout = 9; COMB Node = 'micro_address_generator:inst12\|inst25~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst25~16 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 2504 3728 3792 2552 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.206 ns) 12.958 ns ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\|75~10 13 COMB LAB_X18_Y10 1 " "Info: 13: + IC(1.288 ns) + CELL(0.206 ns) = 12.958 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\|75~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { micro_address_generator:inst12|inst25~16 ripple_counter_256_advanced:pc|74161:inst1|f74161:sub|75~10 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.066 ns ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\|9 14 REG LAB_X18_Y10 7 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 13.066 ns; Loc. = LAB_X18_Y10; Fanout = 7; REG Node = 'ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:pc|74161:inst1|f74161:sub|75~10 ripple_counter_256_advanced:pc|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.128 ns ( 46.90 % ) " "Info: Total cell delay = 6.128 ns ( 46.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.938 ns ( 53.10 % ) " "Info: Total interconnect delay = 6.938 ns ( 53.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.066 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|74~46 ALU_parallel_8b:inst4|74181:inst1|78~27 micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst25~16 ripple_counter_256_advanced:pc|74161:inst1|f74161:sub|75~10 ripple_counter_256_advanced:pc|74161:inst1|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 666 " "Info: 1 (of 666) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Warning: Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD0 0 " "Info: Pin \"LD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD1 0 " "Info: Pin \"LD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD2 0 " "Info: Pin \"LD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD3 0 " "Info: Pin \"LD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD4 0 " "Info: Pin \"LD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD5 0 " "Info: Pin \"LD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD6 0 " "Info: Pin \"LD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD7 0 " "Info: Pin \"LD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA8 0 " "Info: Pin \"LA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA9 0 " "Info: Pin \"LA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA10 0 " "Info: Pin \"LA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA11 0 " "Info: Pin \"LA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA12 0 " "Info: Pin \"LA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA13 0 " "Info: Pin \"LA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA14 0 " "Info: Pin \"LA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA15 0 " "Info: Pin \"LA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR0 0 " "Info: Pin \"LR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR1 0 " "Info: Pin \"LR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR2 0 " "Info: Pin \"LR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR3 0 " "Info: Pin \"LR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR4 0 " "Info: Pin \"LR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR5 0 " "Info: Pin \"LR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR6 0 " "Info: Pin \"LR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR7 0 " "Info: Pin \"LR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD8 0 " "Info: Pin \"LD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD9 0 " "Info: Pin \"LD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD10 0 " "Info: Pin \"LD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD11 0 " "Info: Pin \"LD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD12 0 " "Info: Pin \"LD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD13 0 " "Info: Pin \"LD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD14 0 " "Info: Pin \"LD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD15 0 " "Info: Pin \"LD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_7 0 " "Info: Pin \"LA_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_6 0 " "Info: Pin \"LA_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_5 0 " "Info: Pin \"LA_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA_4 0 " "Info: Pin \"LA_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN " "Info: Following pins have the same output enable: EN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2872 2888 -352 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2904 2920 -352 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2936 2952 -352 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2968 2984 -352 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3000 3016 -352 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3032 3048 -352 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3064 3080 -352 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3096 3112 -352 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 19:04:49 2024 " "Info: Processing ended: Tue May 14 19:04:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 19:04:50 2024 " "Info: Processing started: Tue May 14 19:04:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 19:04:53 2024 " "Info: Processing ended: Tue May 14 19:04:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 19:04:54 2024 " "Info: Processing started: Tue May 14 19:04:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_stop_selection:inst22\|inst24~latch " "Warning: Node \"start_stop_selection:inst22\|inst24~latch\" is a latch" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Consistant " "Info: Assuming node \"CK_Consistant\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Single " "Info: Assuming node \"CK_Single\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst22\|inst24~latch " "Info: Detected ripple clock \"start_stop_selection:inst22\|inst24~latch\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~104 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~104\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst22\|inst24~_emulated " "Info: Detected ripple clock \"start_stop_selection:inst22\|inst24~_emulated\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst22\|inst24~head_lut " "Info: Detected gated clock \"start_stop_selection:inst22\|inst24~head_lut\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst22\|inst31 " "Info: Detected gated clock \"start_stop_selection:inst22\|inst31\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst22\|inst3 " "Info: Detected gated clock \"start_stop_selection:inst22\|inst3\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 53.71 MHz 18.617 ns Internal " "Info: Clock \"START\" has Internal fmax of 53.71 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 18.617 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.080 ns - Smallest " "Info: - Smallest clock skew is -10.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 7.560 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 7.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.206 ns) 3.627 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(2.447 ns) + CELL(0.206 ns) = 3.627 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { START start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 4.391 ns inst16 3 COMB LCCOMB_X33_Y10_N20 8 " "Info: 3: + IC(0.394 ns) + CELL(0.370 ns) = 4.391 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 7.560 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X17_Y11_N19 3 " "Info: 4: + IC(2.503 ns) + CELL(0.666 ns) = 7.560 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 29.31 % ) " "Info: Total cell delay = 2.216 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 70.69 % ) " "Info: Total interconnect delay = 5.344 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.447ns 0.394ns 2.503ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 17.640 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 17.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.206 ns) 3.625 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(2.445 ns) + CELL(0.206 ns) = 3.625 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { START start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 4.319 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 4.319 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 5.067 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 5.067 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 5.831 ns inst16 5 COMB LCCOMB_X33_Y10_N20 8 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 5.831 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 9.304 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X17_Y11_N5 18 " "Info: 6: + IC(2.503 ns) + CELL(0.970 ns) = 9.304 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 12.184 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X33_Y10_N2 1 " "Info: 7: + IC(2.229 ns) + CELL(0.651 ns) = 12.184 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 13.178 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X33_Y10_N4 1 " "Info: 8: + IC(0.370 ns) + CELL(0.624 ns) = 13.178 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 16.119 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.941 ns) + CELL(0.000 ns) = 16.119 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 17.640 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X18_Y10_N9 3 " "Info: 10: + IC(0.855 ns) + CELL(0.666 ns) = 17.640 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.146 ns ( 29.17 % ) " "Info: Total cell delay = 5.146 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.494 ns ( 70.83 % ) " "Info: Total interconnect delay = 12.494 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.640 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.640 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.445ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.447ns 0.394ns 2.503ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.640 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.640 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.445ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.447ns 0.394ns 2.503ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.640 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.640 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.445ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 58.22 MHz 17.177 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 58.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 17.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.640 ns - Smallest " "Info: - Smallest clock skew is -8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.052 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 10.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.580 ns) 4.677 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(3.093 ns) + CELL(0.580 ns) = 4.677 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 5.371 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 6.119 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 6.119 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.883 ns inst16 5 COMB LCCOMB_X33_Y10_N20 8 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 10.052 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X17_Y11_N19 3 " "Info: 6: + IC(2.503 ns) + CELL(0.666 ns) = 10.052 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.305 ns ( 32.88 % ) " "Info: Total cell delay = 3.305 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.747 ns ( 67.12 % ) " "Info: Total interconnect delay = 6.747 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.052 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.052 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 18.692 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 18.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.580 ns) 4.677 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(3.093 ns) + CELL(0.580 ns) = 4.677 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 5.371 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 6.119 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 6.119 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.883 ns inst16 5 COMB LCCOMB_X33_Y10_N20 8 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 10.356 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X17_Y11_N5 18 " "Info: 6: + IC(2.503 ns) + CELL(0.970 ns) = 10.356 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 13.236 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X33_Y10_N2 1 " "Info: 7: + IC(2.229 ns) + CELL(0.651 ns) = 13.236 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 14.230 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X33_Y10_N4 1 " "Info: 8: + IC(0.370 ns) + CELL(0.624 ns) = 14.230 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 17.171 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.941 ns) + CELL(0.000 ns) = 17.171 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 18.692 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X18_Y10_N9 3 " "Info: 10: + IC(0.855 ns) + CELL(0.666 ns) = 18.692 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.550 ns ( 29.69 % ) " "Info: Total cell delay = 5.550 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.142 ns ( 70.31 % ) " "Info: Total interconnect delay = 13.142 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.052 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.052 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.052 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.052 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Consistant register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 58.22 MHz 17.177 ns Internal " "Info: Clock \"CK_Consistant\" has Internal fmax of 58.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 17.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.640 ns - Smallest " "Info: - Smallest clock skew is -8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 7.023 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Consistant\" to destination register is 7.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.624 ns) 2.342 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X33_Y10_N8 2 " "Info: 2: + IC(0.568 ns) + CELL(0.624 ns) = 2.342 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 3.090 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X33_Y10_N16 9 " "Info: 3: + IC(0.382 ns) + CELL(0.366 ns) = 3.090 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.854 ns inst16 4 COMB LCCOMB_X33_Y10_N20 8 " "Info: 4: + IC(0.394 ns) + CELL(0.370 ns) = 3.854 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 7.023 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X17_Y11_N19 3 " "Info: 5: + IC(2.503 ns) + CELL(0.666 ns) = 7.023 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.176 ns ( 45.22 % ) " "Info: Total cell delay = 3.176 ns ( 45.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.847 ns ( 54.78 % ) " "Info: Total interconnect delay = 3.847 ns ( 54.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 15.663 ns - Longest register " "Info: - Longest clock path from clock \"CK_Consistant\" to source register is 15.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.624 ns) 2.342 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X33_Y10_N8 2 " "Info: 2: + IC(0.568 ns) + CELL(0.624 ns) = 2.342 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 3.090 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X33_Y10_N16 9 " "Info: 3: + IC(0.382 ns) + CELL(0.366 ns) = 3.090 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.854 ns inst16 4 COMB LCCOMB_X33_Y10_N20 8 " "Info: 4: + IC(0.394 ns) + CELL(0.370 ns) = 3.854 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.327 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X17_Y11_N5 18 " "Info: 5: + IC(2.503 ns) + CELL(0.970 ns) = 7.327 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 10.207 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X33_Y10_N2 1 " "Info: 6: + IC(2.229 ns) + CELL(0.651 ns) = 10.207 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 11.201 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X33_Y10_N4 1 " "Info: 7: + IC(0.370 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 14.142 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.941 ns) + CELL(0.000 ns) = 14.142 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 15.663 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X18_Y10_N9 3 " "Info: 9: + IC(0.855 ns) + CELL(0.666 ns) = 15.663 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.421 ns ( 34.61 % ) " "Info: Total cell delay = 5.421 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.242 ns ( 65.39 % ) " "Info: Total interconnect delay = 10.242 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.663 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.663 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.663 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.663 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.663 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.663 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Single register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 58.22 MHz 17.177 ns Internal " "Info: Clock \"CK_Single\" has Internal fmax of 58.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 17.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.640 ns - Smallest " "Info: - Smallest clock skew is -8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 6.250 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Single\" to destination register is 6.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.589 ns) 2.317 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(0.578 ns) + CELL(0.589 ns) = 2.317 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.081 ns inst16 3 COMB LCCOMB_X33_Y10_N20 8 " "Info: 3: + IC(0.394 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.250 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X17_Y11_N19 3 " "Info: 4: + IC(2.503 ns) + CELL(0.666 ns) = 6.250 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.775 ns ( 44.40 % ) " "Info: Total cell delay = 2.775 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 55.60 % ) " "Info: Total interconnect delay = 3.475 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 14.890 ns - Longest register " "Info: - Longest clock path from clock \"CK_Single\" to source register is 14.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.589 ns) 2.317 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(0.578 ns) + CELL(0.589 ns) = 2.317 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.081 ns inst16 3 COMB LCCOMB_X33_Y10_N20 8 " "Info: 3: + IC(0.394 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 6.554 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X17_Y11_N5 18 " "Info: 4: + IC(2.503 ns) + CELL(0.970 ns) = 6.554 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 9.434 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X33_Y10_N2 1 " "Info: 5: + IC(2.229 ns) + CELL(0.651 ns) = 9.434 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 10.428 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X33_Y10_N4 1 " "Info: 6: + IC(0.370 ns) + CELL(0.624 ns) = 10.428 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 13.369 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(2.941 ns) + CELL(0.000 ns) = 13.369 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 14.890 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X18_Y10_N9 3 " "Info: 8: + IC(0.855 ns) + CELL(0.666 ns) = 14.890 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.020 ns ( 33.71 % ) " "Info: Total cell delay = 5.020 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.870 ns ( 66.29 % ) " "Info: Total interconnect delay = 9.870 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.890 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.890 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.890 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.890 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.890 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.890 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 58.22 MHz 17.177 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 58.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 17.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.640 ns - Smallest " "Info: - Smallest clock skew is -8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 6.959 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 6.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.499 ns) 3.790 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.307 ns) + CELL(0.499 ns) = 3.790 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.959 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X17_Y11_N19 3 " "Info: 3: + IC(2.503 ns) + CELL(0.666 ns) = 6.959 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 30.88 % ) " "Info: Total cell delay = 2.149 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.810 ns ( 69.12 % ) " "Info: Total interconnect delay = 4.810 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.959 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.307ns 2.503ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 15.599 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 15.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.499 ns) 3.790 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.307 ns) + CELL(0.499 ns) = 3.790 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.263 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.970 ns) = 7.263 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 10.143 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N2 1 " "Info: 4: + IC(2.229 ns) + CELL(0.651 ns) = 10.143 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 11.137 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N4 1 " "Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 11.137 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 14.078 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.941 ns) + CELL(0.000 ns) = 14.078 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 15.599 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X18_Y10_N9 3 " "Info: 7: + IC(0.855 ns) + CELL(0.666 ns) = 15.599 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.394 ns ( 28.17 % ) " "Info: Total cell delay = 4.394 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.205 ns ( 71.83 % ) " "Info: Total interconnect delay = 11.205 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.599 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.599 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.307ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.959 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.307ns 2.503ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.599 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.599 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.307ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.959 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.307ns 2.503ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.599 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.599 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.307ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 58.22 MHz 17.177 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 58.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 17.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.640 ns - Smallest " "Info: - Smallest clock skew is -8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 6.716 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 6.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.206 ns) 3.547 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.347 ns) + CELL(0.206 ns) = 3.547 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.716 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X17_Y11_N19 3 " "Info: 3: + IC(2.503 ns) + CELL(0.666 ns) = 6.716 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 27.78 % ) " "Info: Total cell delay = 1.866 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.850 ns ( 72.22 % ) " "Info: Total interconnect delay = 4.850 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.716 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.347ns 2.503ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 15.356 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 15.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.206 ns) 3.547 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.347 ns) + CELL(0.206 ns) = 3.547 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.020 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.970 ns) = 7.020 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 9.900 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N2 1 " "Info: 4: + IC(2.229 ns) + CELL(0.651 ns) = 9.900 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 10.894 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N4 1 " "Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 10.894 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 13.835 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.941 ns) + CELL(0.000 ns) = 13.835 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 15.356 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X18_Y10_N9 3 " "Info: 7: + IC(0.855 ns) + CELL(0.666 ns) = 15.356 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.111 ns ( 26.77 % ) " "Info: Total cell delay = 4.111 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.245 ns ( 73.23 % ) " "Info: Total interconnect delay = 11.245 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.356 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.356 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.347ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.716 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.347ns 2.503ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.356 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.356 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.347ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.716 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.347ns 2.503ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.356 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.356 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.347ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 58.22 MHz 17.177 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 58.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 17.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.273 ns + Longest register register " "Info: + Longest register to register delay is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 4.601 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X15_Y10_N2 4 " "Info: 7: + IC(0.385 ns) + CELL(0.370 ns) = 4.601 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 5.506 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X16_Y10_N6 3 " "Info: 8: + IC(0.699 ns) + CELL(0.206 ns) = 5.506 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 6.094 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X16_Y10_N12 1 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 6.094 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.668 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X16_Y10_N14 10 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 6.668 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 8.165 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X17_Y11_N18 1 " "Info: 11: + IC(1.127 ns) + CELL(0.370 ns) = 8.165 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.273 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X17_Y11_N19 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.273 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 32.15 % ) " "Info: Total cell delay = 2.660 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 67.85 % ) " "Info: Total interconnect delay = 5.613 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.640 ns - Smallest " "Info: - Smallest clock skew is -8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 6.955 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 6.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.308 ns) + CELL(0.494 ns) 3.786 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.308 ns) + CELL(0.494 ns) = 3.786 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.955 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X17_Y11_N19 3 " "Info: 3: + IC(2.503 ns) + CELL(0.666 ns) = 6.955 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 30.83 % ) " "Info: Total cell delay = 2.144 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.811 ns ( 69.17 % ) " "Info: Total interconnect delay = 4.811 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.308ns 2.503ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 15.595 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 15.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.308 ns) + CELL(0.494 ns) 3.786 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.308 ns) + CELL(0.494 ns) = 3.786 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.259 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.970 ns) = 7.259 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 10.139 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N2 1 " "Info: 4: + IC(2.229 ns) + CELL(0.651 ns) = 10.139 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 11.133 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N4 1 " "Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 11.133 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 14.074 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.941 ns) + CELL(0.000 ns) = 14.074 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 15.595 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X18_Y10_N9 3 " "Info: 7: + IC(0.855 ns) + CELL(0.666 ns) = 15.595 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.389 ns ( 28.14 % ) " "Info: Total cell delay = 4.389 ns ( 28.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.206 ns ( 71.86 % ) " "Info: Total interconnect delay = 11.206 ns ( 71.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.595 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.595 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.308ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.308ns 2.503ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.595 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.595 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.308ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.385ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.308ns 2.503ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.595 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.595 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.308ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 START 6.405 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87\" for clock \"START\" (Hold time is 6.405 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.748 ns + Largest " "Info: + Largest clock skew is 8.748 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 16.308 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 16.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.206 ns) 3.625 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(2.445 ns) + CELL(0.206 ns) = 3.625 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { START start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 4.319 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 4.319 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 5.067 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 5.067 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 14.767 ns start_stop_selection:inst22\|inst3~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(9.700 ns) + CELL(0.000 ns) = 14.767 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 16.308 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 6 REG LCFF_X16_Y10_N17 5 " "Info: 6: + IC(0.875 ns) + CELL(0.666 ns) = 16.308 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.531 ns ( 15.52 % ) " "Info: Total cell delay = 2.531 ns ( 15.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.777 ns ( 84.48 % ) " "Info: Total interconnect delay = 13.777 ns ( 84.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.308 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.308 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.445ns 0.375ns 0.382ns 9.700ns 0.875ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 7.560 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 7.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.206 ns) 3.627 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(2.447 ns) + CELL(0.206 ns) = 3.627 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { START start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 4.391 ns inst16 3 COMB LCCOMB_X33_Y10_N20 8 " "Info: 3: + IC(0.394 ns) + CELL(0.370 ns) = 4.391 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 7.560 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X17_Y11_N15 1 " "Info: 4: + IC(2.503 ns) + CELL(0.666 ns) = 7.560 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 29.31 % ) " "Info: Total cell delay = 2.216 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 70.69 % ) " "Info: Total interconnect delay = 5.344 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.447ns 0.394ns 2.503ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.308 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.308 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.445ns 0.375ns 0.382ns 9.700ns 0.875ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.447ns 0.394ns 2.503ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.345 ns - Shortest register register " "Info: - Shortest register to register delay is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 1 REG LCFF_X17_Y11_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.650 ns) 2.237 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105 2 COMB LCCOMB_X16_Y10_N16 1 " "Info: 2: + IC(1.587 ns) + CELL(0.650 ns) = 2.237 ns; Loc. = LCCOMB_X16_Y10_N16; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.345 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y10_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.345 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 32.32 % ) " "Info: Total cell delay = 0.758 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 67.68 % ) " "Info: Total interconnect delay = 1.587 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.308 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.308 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.445ns 0.375ns 0.382ns 9.700ns 0.875ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.560 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.560 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.447ns 0.394ns 2.503ns } { 0.000ns 0.974ns 0.206ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 CLR 4.965 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87\" for clock \"CLR\" (Hold time is 4.965 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.308 ns + Largest " "Info: + Largest clock skew is 7.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 17.360 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 17.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.580 ns) 4.677 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(3.093 ns) + CELL(0.580 ns) = 4.677 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 5.371 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 6.119 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 6.119 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 15.819 ns start_stop_selection:inst22\|inst3~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(9.700 ns) + CELL(0.000 ns) = 15.819 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 17.360 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 6 REG LCFF_X16_Y10_N17 5 " "Info: 6: + IC(0.875 ns) + CELL(0.666 ns) = 17.360 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.935 ns ( 16.91 % ) " "Info: Total cell delay = 2.935 ns ( 16.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.425 ns ( 83.09 % ) " "Info: Total interconnect delay = 14.425 ns ( 83.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.360 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.360 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 9.700ns 0.875ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.052 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 10.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.580 ns) 4.677 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(3.093 ns) + CELL(0.580 ns) = 4.677 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 5.371 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 6.119 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 6.119 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.883 ns inst16 5 COMB LCCOMB_X33_Y10_N20 8 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 10.052 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 6 REG LCFF_X17_Y11_N15 1 " "Info: 6: + IC(2.503 ns) + CELL(0.666 ns) = 10.052 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.305 ns ( 32.88 % ) " "Info: Total cell delay = 3.305 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.747 ns ( 67.12 % ) " "Info: Total interconnect delay = 6.747 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.052 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.052 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.360 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.360 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 9.700ns 0.875ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.052 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.052 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.345 ns - Shortest register register " "Info: - Shortest register to register delay is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 1 REG LCFF_X17_Y11_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.650 ns) 2.237 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105 2 COMB LCCOMB_X16_Y10_N16 1 " "Info: 2: + IC(1.587 ns) + CELL(0.650 ns) = 2.237 ns; Loc. = LCCOMB_X16_Y10_N16; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.345 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y10_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.345 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 32.32 % ) " "Info: Total cell delay = 0.758 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 67.68 % ) " "Info: Total interconnect delay = 1.587 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.360 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.360 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 9.700ns 0.875ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.052 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.052 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Consistant 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CK_Consistant\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 CK_Consistant 4.965 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87\" for clock \"CK_Consistant\" (Hold time is 4.965 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.308 ns + Largest " "Info: + Largest clock skew is 7.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 14.331 ns + Longest register " "Info: + Longest clock path from clock \"CK_Consistant\" to destination register is 14.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.624 ns) 2.342 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X33_Y10_N8 2 " "Info: 2: + IC(0.568 ns) + CELL(0.624 ns) = 2.342 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 3.090 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X33_Y10_N16 9 " "Info: 3: + IC(0.382 ns) + CELL(0.366 ns) = 3.090 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 12.790 ns start_stop_selection:inst22\|inst3~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(9.700 ns) + CELL(0.000 ns) = 12.790 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 14.331 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 5 REG LCFF_X16_Y10_N17 5 " "Info: 5: + IC(0.875 ns) + CELL(0.666 ns) = 14.331 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 19.58 % ) " "Info: Total cell delay = 2.806 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.525 ns ( 80.42 % ) " "Info: Total interconnect delay = 11.525 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.331 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.331 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 9.700ns 0.875ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 7.023 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Consistant\" to source register is 7.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.624 ns) 2.342 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X33_Y10_N8 2 " "Info: 2: + IC(0.568 ns) + CELL(0.624 ns) = 2.342 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 3.090 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X33_Y10_N16 9 " "Info: 3: + IC(0.382 ns) + CELL(0.366 ns) = 3.090 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.854 ns inst16 4 COMB LCCOMB_X33_Y10_N20 8 " "Info: 4: + IC(0.394 ns) + CELL(0.370 ns) = 3.854 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 7.023 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 5 REG LCFF_X17_Y11_N15 1 " "Info: 5: + IC(2.503 ns) + CELL(0.666 ns) = 7.023 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.176 ns ( 45.22 % ) " "Info: Total cell delay = 3.176 ns ( 45.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.847 ns ( 54.78 % ) " "Info: Total interconnect delay = 3.847 ns ( 54.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.331 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.331 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 9.700ns 0.875ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.345 ns - Shortest register register " "Info: - Shortest register to register delay is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 1 REG LCFF_X17_Y11_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.650 ns) 2.237 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105 2 COMB LCCOMB_X16_Y10_N16 1 " "Info: 2: + IC(1.587 ns) + CELL(0.650 ns) = 2.237 ns; Loc. = LCCOMB_X16_Y10_N16; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.345 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y10_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.345 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 32.32 % ) " "Info: Total cell delay = 0.758 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 67.68 % ) " "Info: Total interconnect delay = 1.587 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.331 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.331 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 9.700ns 0.875ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.023 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.568ns 0.382ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.624ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Single 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CK_Single\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 CK_Single 4.965 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87\" for clock \"CK_Single\" (Hold time is 4.965 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.308 ns + Largest " "Info: + Largest clock skew is 7.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 13.558 ns + Longest register " "Info: + Longest clock path from clock \"CK_Single\" to destination register is 13.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.589 ns) 2.317 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(0.578 ns) + CELL(0.589 ns) = 2.317 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 12.017 ns start_stop_selection:inst22\|inst3~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(9.700 ns) + CELL(0.000 ns) = 12.017 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 13.558 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 4 REG LCFF_X16_Y10_N17 5 " "Info: 4: + IC(0.875 ns) + CELL(0.666 ns) = 13.558 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 17.74 % ) " "Info: Total cell delay = 2.405 ns ( 17.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.153 ns ( 82.26 % ) " "Info: Total interconnect delay = 11.153 ns ( 82.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.558 ns" { CK_Single start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.558 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.578ns 9.700ns 0.875ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 6.250 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Single\" to source register is 6.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.589 ns) 2.317 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(0.578 ns) + CELL(0.589 ns) = 2.317 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.081 ns inst16 3 COMB LCCOMB_X33_Y10_N20 8 " "Info: 3: + IC(0.394 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.250 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X17_Y11_N15 1 " "Info: 4: + IC(2.503 ns) + CELL(0.666 ns) = 6.250 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.775 ns ( 44.40 % ) " "Info: Total cell delay = 2.775 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 55.60 % ) " "Info: Total interconnect delay = 3.475 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.558 ns" { CK_Single start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.558 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.578ns 9.700ns 0.875ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.345 ns - Shortest register register " "Info: - Shortest register to register delay is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 1 REG LCFF_X17_Y11_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N15; Fanout = 1; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.650 ns) 2.237 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105 2 COMB LCCOMB_X16_Y10_N16 1 " "Info: 2: + IC(1.587 ns) + CELL(0.650 ns) = 2.237 ns; Loc. = LCCOMB_X16_Y10_N16; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|92~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.345 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y10_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.345 ns; Loc. = LCFF_X16_Y10_N17; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 32.32 % ) " "Info: Total cell delay = 0.758 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 67.68 % ) " "Info: Total interconnect delay = 1.587 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.558 ns" { CK_Single start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.558 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.578ns 9.700ns 0.875ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|92~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|87 {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 uIR4 3.566 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"uIR4\" (Hold time is 3.566 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.659 ns + Largest " "Info: + Largest clock skew is 8.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 15.618 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 15.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.499 ns) 3.790 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.307 ns) + CELL(0.499 ns) = 3.790 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.263 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.970 ns) = 7.263 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 10.143 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N2 1 " "Info: 4: + IC(2.229 ns) + CELL(0.651 ns) = 10.143 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 11.137 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N4 1 " "Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 11.137 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 14.078 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.941 ns) + CELL(0.000 ns) = 14.078 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 15.618 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X14_Y10_N1 3 " "Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 15.618 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.394 ns ( 28.13 % ) " "Info: Total cell delay = 4.394 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.224 ns ( 71.87 % ) " "Info: Total interconnect delay = 11.224 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.618 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.618 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.307ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 6.959 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 6.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.499 ns) 3.790 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.307 ns) + CELL(0.499 ns) = 3.790 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.959 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.666 ns) = 6.959 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 30.88 % ) " "Info: Total cell delay = 2.149 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.810 ns ( 69.12 % ) " "Info: Total interconnect delay = 4.810 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.959 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.307ns 2.503ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.618 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.618 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.307ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.959 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.307ns 2.503ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.095 ns - Shortest register register " "Info: - Shortest register to register delay is 5.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X17_Y11_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.651 ns) 1.849 ns mux2-8:B_sclector\|inst19~146 2 COMB LCCOMB_X15_Y11_N26 1 " "Info: 2: + IC(1.198 ns) + CELL(0.651 ns) = 1.849 ns; Loc. = LCCOMB_X15_Y11_N26; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 2.418 ns mux2-8:B_sclector\|inst19~147 3 COMB LCCOMB_X15_Y11_N28 2 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 2.418 ns; Loc. = LCCOMB_X15_Y11_N28; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst19~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.998 ns ALU_parallel_8b:inst4\|74181:inst\|45~119 4 COMB LCCOMB_X15_Y11_N6 2 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.998 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.206 ns) 4.217 ns ALU_parallel_8b:inst4\|74181:inst\|82 5 COMB LCCOMB_X14_Y10_N8 10 " "Info: 5: + IC(1.013 ns) + CELL(0.206 ns) = 4.217 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 4.987 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 6 COMB LCCOMB_X14_Y10_N0 1 " "Info: 6: + IC(0.400 ns) + CELL(0.370 ns) = 4.987 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.095 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X14_Y10_N1 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.095 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 34.29 % ) " "Info: Total cell delay = 1.747 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.348 ns ( 65.71 % ) " "Info: Total interconnect delay = 3.348 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~146 {} mux2-8:B_sclector|inst19~147 {} ALU_parallel_8b:inst4|74181:inst|45~119 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.198ns 0.363ns 0.374ns 1.013ns 0.400ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.618 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.618 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.307ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.959 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.307ns 2.503ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~146 mux2-8:B_sclector|inst19~147 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~146 {} mux2-8:B_sclector|inst19~147 {} ALU_parallel_8b:inst4|74181:inst|45~119 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 1.198ns 0.363ns 0.374ns 1.013ns 0.400ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 uIR6 4.327 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"uIR6\" (Hold time is 4.327 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.354 ns + Largest " "Info: + Largest clock skew is 7.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 15.375 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 15.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.206 ns) 3.547 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.347 ns) + CELL(0.206 ns) = 3.547 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.020 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.970 ns) = 7.020 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 9.900 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N2 1 " "Info: 4: + IC(2.229 ns) + CELL(0.651 ns) = 9.900 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 10.894 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N4 1 " "Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 10.894 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 13.835 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.941 ns) + CELL(0.000 ns) = 13.835 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 15.375 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X14_Y10_N1 3 " "Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 15.375 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.111 ns ( 26.74 % ) " "Info: Total cell delay = 4.111 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.264 ns ( 73.26 % ) " "Info: Total interconnect delay = 11.264 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.375 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.375 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.347ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 8.021 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 8.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(0.202 ns) 3.540 ns register_4x:inst8\|inst5 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(2.344 ns) + CELL(0.202 ns) = 3.540 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { uIR6 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 6.481 ns register_4x:inst8\|inst5~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.941 ns) + CELL(0.000 ns) = 6.481 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 8.021 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 4 REG LCFF_X14_Y10_N1 3 " "Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 8.021 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 23.21 % ) " "Info: Total cell delay = 1.862 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.159 ns ( 76.79 % ) " "Info: Total interconnect delay = 6.159 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.021 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.344ns 2.941ns 0.874ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.375 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.375 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.347ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.021 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.344ns 2.941ns 0.874ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.029 ns - Shortest register register " "Info: - Shortest register to register delay is 3.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X14_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns ALU_parallel_8b:inst4\|74181:inst\|45~118 2 COMB LCCOMB_X14_Y10_N4 2 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 ALU_parallel_8b:inst4|74181:inst|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 1.394 ns ALU_parallel_8b:inst4\|74181:inst\|48~256 3 COMB LCCOMB_X14_Y10_N14 2 " "Info: 3: + IC(0.388 ns) + CELL(0.370 ns) = 1.394 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|48~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|48~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 2.151 ns ALU_parallel_8b:inst4\|74181:inst\|82 4 COMB LCCOMB_X14_Y10_N8 10 " "Info: 4: + IC(0.387 ns) + CELL(0.370 ns) = 2.151 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { ALU_parallel_8b:inst4|74181:inst|48~256 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 2.921 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 5 COMB LCCOMB_X14_Y10_N0 1 " "Info: 5: + IC(0.400 ns) + CELL(0.370 ns) = 2.921 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.029 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 6 REG LCFF_X14_Y10_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.029 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 47.01 % ) " "Info: Total cell delay = 1.424 ns ( 47.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 52.99 % ) " "Info: Total interconnect delay = 1.605 ns ( 52.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|48~256 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|48~256 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.430ns 0.388ns 0.387ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.375 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.375 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.347ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.021 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.344ns 2.941ns 0.874ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|48~256 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|48~256 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.430ns 0.388ns 0.387ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 uIR5 3.617 ns " "Info: Found hold time violation between source  pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" for clock \"uIR5\" (Hold time is 3.617 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.644 ns + Largest " "Info: + Largest clock skew is 6.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 15.614 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 15.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.308 ns) + CELL(0.494 ns) 3.786 ns inst16 2 COMB LCCOMB_X33_Y10_N20 8 " "Info: 2: + IC(2.308 ns) + CELL(0.494 ns) = 3.786 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 7.259 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X17_Y11_N5 18 " "Info: 3: + IC(2.503 ns) + CELL(0.970 ns) = 7.259 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 10.139 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X33_Y10_N2 1 " "Info: 4: + IC(2.229 ns) + CELL(0.651 ns) = 10.139 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 11.133 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X33_Y10_N4 1 " "Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 11.133 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 14.074 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.941 ns) + CELL(0.000 ns) = 14.074 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 15.614 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X14_Y10_N1 3 " "Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 15.614 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.389 ns ( 28.11 % ) " "Info: Total cell delay = 4.389 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.225 ns ( 71.89 % ) " "Info: Total interconnect delay = 11.225 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.614 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.614 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.308ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 8.970 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 8.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.206 ns) 3.495 ns register_4x:inst8\|inst5~28 2 COMB LCCOMB_X33_Y10_N2 1 " "Info: 2: + IC(2.305 ns) + CELL(0.206 ns) = 3.495 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { uIR5 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.489 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X33_Y10_N4 1 " "Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 4.489 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 7.430 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.941 ns) + CELL(0.000 ns) = 7.430 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 8.970 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 5 REG LCFF_X14_Y10_N1 3 " "Info: 5: + IC(0.874 ns) + CELL(0.666 ns) = 8.970 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 27.65 % ) " "Info: Total cell delay = 2.480 ns ( 27.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.490 ns ( 72.35 % ) " "Info: Total interconnect delay = 6.490 ns ( 72.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.970 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.970 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.305ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.614 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.614 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.308ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.970 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.970 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.305ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.029 ns - Shortest register register " "Info: - Shortest register to register delay is 3.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X14_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns ALU_parallel_8b:inst4\|74181:inst\|45~118 2 COMB LCCOMB_X14_Y10_N4 2 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 ALU_parallel_8b:inst4|74181:inst|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 1.394 ns ALU_parallel_8b:inst4\|74181:inst\|48~256 3 COMB LCCOMB_X14_Y10_N14 2 " "Info: 3: + IC(0.388 ns) + CELL(0.370 ns) = 1.394 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|48~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|48~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 2.151 ns ALU_parallel_8b:inst4\|74181:inst\|82 4 COMB LCCOMB_X14_Y10_N8 10 " "Info: 4: + IC(0.387 ns) + CELL(0.370 ns) = 2.151 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { ALU_parallel_8b:inst4|74181:inst|48~256 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 2.921 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2 5 COMB LCCOMB_X14_Y10_N0 1 " "Info: 5: + IC(0.400 ns) + CELL(0.370 ns) = 2.921 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.029 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 6 REG LCFF_X14_Y10_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.029 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 47.01 % ) " "Info: Total cell delay = 1.424 ns ( 47.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 52.99 % ) " "Info: Total interconnect delay = 1.605 ns ( 52.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|48~256 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|48~256 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.430ns 0.388ns 0.387ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.614 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.614 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.308ns 2.503ns 2.229ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.970 ns" { uIR5 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.970 ns" { uIR5 {} uIR5~combout {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.305ns 0.370ns 2.941ns 0.874ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|48~256 ALU_parallel_8b:inst4|74181:inst|82 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|48~256 {} ALU_parallel_8b:inst4|74181:inst|82 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.430ns 0.388ns 0.387ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst A_PC CK_Single 10.774 ns register " "Info: tsu for register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (data pin = \"A_PC\", clock pin = \"CK_Single\") is 10.774 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.064 ns + Longest pin register " "Info: + Longest pin to register delay is 17.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns A_PC 1 PIN PIN_108 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 8; PIN Node = 'A_PC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PC } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -288 -88 80 -272 "A_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.413 ns) + CELL(0.651 ns) 10.069 ns ALU_parallel_8b:inst4\|74181:inst\|45~118 2 COMB LCCOMB_X14_Y10_N4 2 " "Info: 2: + IC(8.413 ns) + CELL(0.651 ns) = 10.069 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.064 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.650 ns) 11.741 ns ALU_parallel_8b:inst4\|74181:inst\|45~119 3 COMB LCCOMB_X15_Y11_N6 2 " "Info: 3: + IC(1.022 ns) + CELL(0.650 ns) = 11.741 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.624 ns) 13.392 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 4 COMB LCCOMB_X15_Y10_N2 4 " "Info: 4: + IC(1.027 ns) + CELL(0.624 ns) = 13.392 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.206 ns) 14.297 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 5 COMB LCCOMB_X16_Y10_N6 3 " "Info: 5: + IC(0.699 ns) + CELL(0.206 ns) = 14.297 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 14.885 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 6 COMB LCCOMB_X16_Y10_N12 1 " "Info: 6: + IC(0.382 ns) + CELL(0.206 ns) = 14.885 ns; Loc. = LCCOMB_X16_Y10_N12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 15.459 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 7 COMB LCCOMB_X16_Y10_N14 10 " "Info: 7: + IC(0.368 ns) + CELL(0.206 ns) = 15.459 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.370 ns) 16.956 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 8 COMB LCCOMB_X17_Y11_N18 1 " "Info: 8: + IC(1.127 ns) + CELL(0.370 ns) = 16.956 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 17.064 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 9 REG LCFF_X17_Y11_N19 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 17.064 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.026 ns ( 23.59 % ) " "Info: Total cell delay = 4.026 ns ( 23.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.038 ns ( 76.41 % ) " "Info: Total interconnect delay = 13.038 ns ( 76.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.064 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.064 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|45~119 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 8.413ns 1.022ns 1.027ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 1.005ns 0.651ns 0.650ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 6.250 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Single\" to destination register is 6.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.589 ns) 2.317 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X33_Y10_N16 9 " "Info: 2: + IC(0.578 ns) + CELL(0.589 ns) = 2.317 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.081 ns inst16 3 COMB LCCOMB_X33_Y10_N20 8 " "Info: 3: + IC(0.394 ns) + CELL(0.370 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.666 ns) 6.250 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X17_Y11_N19 3 " "Info: 4: + IC(2.503 ns) + CELL(0.666 ns) = 6.250 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.775 ns ( 44.40 % ) " "Info: Total cell delay = 2.775 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 55.60 % ) " "Info: Total interconnect delay = 3.475 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.064 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.064 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|45~119 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 8.413ns 1.022ns 1.027ns 0.699ns 0.382ns 0.368ns 1.127ns 0.000ns } { 0.000ns 1.005ns 0.651ns 0.650ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.578ns 0.394ns 2.503ns } { 0.000ns 1.150ns 0.589ns 0.370ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LA_5 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 34.613 ns register " "Info: tco from clock \"CLR\" to destination pin \"LA_5\" through register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" is 34.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 18.692 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 18.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.580 ns) 4.677 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(3.093 ns) + CELL(0.580 ns) = 4.677 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 5.371 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 6.119 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 6.119 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.883 ns inst16 5 COMB LCCOMB_X33_Y10_N20 8 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 10.356 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X17_Y11_N5 18 " "Info: 6: + IC(2.503 ns) + CELL(0.970 ns) = 10.356 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 13.236 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X33_Y10_N2 1 " "Info: 7: + IC(2.229 ns) + CELL(0.651 ns) = 13.236 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 14.230 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X33_Y10_N4 1 " "Info: 8: + IC(0.370 ns) + CELL(0.624 ns) = 14.230 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 17.171 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.941 ns) + CELL(0.000 ns) = 17.171 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 18.692 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X18_Y10_N9 3 " "Info: 10: + IC(0.855 ns) + CELL(0.666 ns) = 18.692 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.550 ns ( 29.69 % ) " "Info: Total cell delay = 5.550 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.142 ns ( 70.31 % ) " "Info: Total interconnect delay = 13.142 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.617 ns + Longest register pin " "Info: + Longest register to pin delay is 15.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X18_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.936 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X15_Y10_N22 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.936 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.509 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X15_Y10_N0 2 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.509 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.087 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LCCOMB_X15_Y10_N4 3 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X15_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 3.846 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.623 ns) 5.156 ns ALU_parallel_8b:inst4\|74181:inst\|82 7 COMB LCCOMB_X14_Y10_N8 10 " "Info: 7: + IC(0.687 ns) + CELL(0.623 ns) = 5.156 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.651 ns) 6.899 ns inst10~105 8 COMB LCCOMB_X16_Y10_N24 1 " "Info: 8: + IC(1.092 ns) + CELL(0.651 ns) = 6.899 ns; Loc. = LCCOMB_X16_Y10_N24; Fanout = 1; COMB Node = 'inst10~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { ALU_parallel_8b:inst4|74181:inst|82 inst10~105 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 7.947 ns inst10~106 9 COMB LCCOMB_X16_Y10_N10 2 " "Info: 9: + IC(0.397 ns) + CELL(0.651 ns) = 7.947 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 2; COMB Node = 'inst10~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { inst10~105 inst10~106 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.651 ns) 9.009 ns micro_address_generator:inst12\|inst10~105 10 COMB LCCOMB_X16_Y10_N28 4 " "Info: 10: + IC(0.411 ns) + CELL(0.651 ns) = 9.009 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 4; COMB Node = 'micro_address_generator:inst12\|inst10~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { inst10~106 micro_address_generator:inst12|inst10~105 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 2416 3064 3128 2496 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 9.606 ns micro_address_generator:inst12\|inst12 11 COMB LCCOMB_X16_Y10_N22 9 " "Info: 11: + IC(0.391 ns) + CELL(0.206 ns) = 9.606 ns; Loc. = LCCOMB_X16_Y10_N22; Fanout = 9; COMB Node = 'micro_address_generator:inst12\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst12 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 2128 4176 4240 2176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.925 ns) + CELL(3.086 ns) 15.617 ns LA_5 12 PIN PIN_10 0 " "Info: 12: + IC(2.925 ns) + CELL(3.086 ns) = 15.617 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'LA_5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { micro_address_generator:inst12|inst12 LA_5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 464 2584 2760 480 "LA_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.062 ns ( 45.22 % ) " "Info: Total cell delay = 7.062 ns ( 45.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.555 ns ( 54.78 % ) " "Info: Total interconnect delay = 8.555 ns ( 54.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.617 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|82 inst10~105 inst10~106 micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst12 LA_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.617 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|82 {} inst10~105 {} inst10~106 {} micro_address_generator:inst12|inst10~105 {} micro_address_generator:inst12|inst12 {} LA_5 {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.687ns 1.092ns 0.397ns 0.411ns 0.391ns 2.925ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.623ns 0.651ns 0.651ns 0.651ns 0.206ns 3.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.617 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|82 inst10~105 inst10~106 micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst12 LA_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.617 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|43~119 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|82 {} inst10~105 {} inst10~106 {} micro_address_generator:inst12|inst10~105 {} micro_address_generator:inst12|inst12 {} LA_5 {} } { 0.000ns 1.159ns 0.365ns 0.367ns 0.372ns 0.389ns 0.687ns 1.092ns 0.397ns 0.411ns 0.391ns 2.925ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.623ns 0.651ns 0.651ns 0.651ns 0.206ns 3.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A_PC LA_5 24.348 ns Longest " "Info: Longest tpd from source pin \"A_PC\" to destination pin \"LA_5\" is 24.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns A_PC 1 PIN PIN_108 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 8; PIN Node = 'A_PC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PC } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -288 -88 80 -272 "A_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.413 ns) + CELL(0.651 ns) 10.069 ns ALU_parallel_8b:inst4\|74181:inst\|45~118 2 COMB LCCOMB_X14_Y10_N4 2 " "Info: 2: + IC(8.413 ns) + CELL(0.651 ns) = 10.069 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.064 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|45~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.650 ns) 11.741 ns ALU_parallel_8b:inst4\|74181:inst\|45~119 3 COMB LCCOMB_X15_Y11_N6 2 " "Info: 3: + IC(1.022 ns) + CELL(0.650 ns) = 11.741 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|45~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.624 ns) 13.392 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 4 COMB LCCOMB_X15_Y10_N2 4 " "Info: 4: + IC(1.027 ns) + CELL(0.624 ns) = 13.392 ns; Loc. = LCCOMB_X15_Y10_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.206 ns) 14.300 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 5 COMB LCCOMB_X16_Y10_N18 1 " "Info: 5: + IC(0.702 ns) + CELL(0.206 ns) = 14.300 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 14.869 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 6 COMB LCCOMB_X16_Y10_N20 10 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 14.869 ns; Loc. = LCCOMB_X16_Y10_N20; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 15.630 ns inst10~105 7 COMB LCCOMB_X16_Y10_N24 1 " "Info: 7: + IC(0.391 ns) + CELL(0.370 ns) = 15.630 ns; Loc. = LCCOMB_X16_Y10_N24; Fanout = 1; COMB Node = 'inst10~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 inst10~105 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 16.678 ns inst10~106 8 COMB LCCOMB_X16_Y10_N10 2 " "Info: 8: + IC(0.397 ns) + CELL(0.651 ns) = 16.678 ns; Loc. = LCCOMB_X16_Y10_N10; Fanout = 2; COMB Node = 'inst10~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { inst10~105 inst10~106 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.651 ns) 17.740 ns micro_address_generator:inst12\|inst10~105 9 COMB LCCOMB_X16_Y10_N28 4 " "Info: 9: + IC(0.411 ns) + CELL(0.651 ns) = 17.740 ns; Loc. = LCCOMB_X16_Y10_N28; Fanout = 4; COMB Node = 'micro_address_generator:inst12\|inst10~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { inst10~106 micro_address_generator:inst12|inst10~105 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 2416 3064 3128 2496 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 18.337 ns micro_address_generator:inst12\|inst12 10 COMB LCCOMB_X16_Y10_N22 9 " "Info: 10: + IC(0.391 ns) + CELL(0.206 ns) = 18.337 ns; Loc. = LCCOMB_X16_Y10_N22; Fanout = 9; COMB Node = 'micro_address_generator:inst12\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst12 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 2128 4176 4240 2176 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.925 ns) + CELL(3.086 ns) 24.348 ns LA_5 11 PIN PIN_10 0 " "Info: 11: + IC(2.925 ns) + CELL(3.086 ns) = 24.348 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'LA_5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { micro_address_generator:inst12|inst12 LA_5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 464 2584 2760 480 "LA_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.306 ns ( 34.11 % ) " "Info: Total cell delay = 8.306 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.042 ns ( 65.89 % ) " "Info: Total interconnect delay = 16.042 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.348 ns" { A_PC ALU_parallel_8b:inst4|74181:inst|45~118 ALU_parallel_8b:inst4|74181:inst|45~119 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 inst10~105 inst10~106 micro_address_generator:inst12|inst10~105 micro_address_generator:inst12|inst12 LA_5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.348 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst|45~118 {} ALU_parallel_8b:inst4|74181:inst|45~119 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} inst10~105 {} inst10~106 {} micro_address_generator:inst12|inst10~105 {} micro_address_generator:inst12|inst12 {} LA_5 {} } { 0.000ns 0.000ns 8.413ns 1.022ns 1.027ns 0.702ns 0.363ns 0.391ns 0.397ns 0.411ns 0.391ns 2.925ns } { 0.000ns 1.005ns 0.651ns 0.650ns 0.624ns 0.206ns 0.206ns 0.370ns 0.651ns 0.651ns 0.206ns 3.086ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 CLR 9.083 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 9.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 18.692 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 18.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.580 ns) 4.677 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(3.093 ns) + CELL(0.580 ns) = 4.677 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 5.371 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X33_Y10_N8 2 " "Info: 3: + IC(0.375 ns) + CELL(0.319 ns) = 5.371 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 6.119 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X33_Y10_N16 9 " "Info: 4: + IC(0.382 ns) + CELL(0.366 ns) = 6.119 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 6.883 ns inst16 5 COMB LCCOMB_X33_Y10_N20 8 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.970 ns) 10.356 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X17_Y11_N5 18 " "Info: 6: + IC(2.503 ns) + CELL(0.970 ns) = 10.356 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.651 ns) 13.236 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X33_Y10_N2 1 " "Info: 7: + IC(2.229 ns) + CELL(0.651 ns) = 13.236 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 14.230 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X33_Y10_N4 1 " "Info: 8: + IC(0.370 ns) + CELL(0.624 ns) = 14.230 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.000 ns) 17.171 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.941 ns) + CELL(0.000 ns) = 17.171 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 18.692 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X18_Y10_N9 3 " "Info: 10: + IC(0.855 ns) + CELL(0.666 ns) = 18.692 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.550 ns ( 29.69 % ) " "Info: Total cell delay = 5.550 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.142 ns ( 70.31 % ) " "Info: Total interconnect delay = 13.142 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.915 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 3; PIN Node = 'C0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.707 ns) + CELL(0.647 ns) 8.349 ns ALU_parallel_8b:inst4\|74181:inst\|80~23 2 COMB LCCOMB_X14_Y10_N12 10 " "Info: 2: + IC(6.707 ns) + CELL(0.647 ns) = 8.349 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 10; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.354 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.370 ns) 9.807 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 3 COMB LCCOMB_X18_Y10_N8 1 " "Info: 3: + IC(1.088 ns) + CELL(0.370 ns) = 9.807 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.915 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X18_Y10_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.915 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.120 ns ( 21.38 % ) " "Info: Total cell delay = 2.120 ns ( 21.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.795 ns ( 78.62 % ) " "Info: Total interconnect delay = 7.795 ns ( 78.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.915 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.915 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~23 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.707ns 1.088ns 0.000ns } { 0.000ns 0.995ns 0.647ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.692 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.692 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 3.093ns 0.375ns 0.382ns 0.394ns 2.503ns 2.229ns 0.370ns 2.941ns 0.855ns } { 0.000ns 1.004ns 0.580ns 0.319ns 0.366ns 0.370ns 0.970ns 0.651ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.915 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.915 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~23 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.707ns 1.088ns 0.000ns } { 0.000ns 0.995ns 0.647ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 19:04:56 2024 " "Info: Processing ended: Tue May 14 19:04:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
