<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hack_computer_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../HDL/computer/rom/test/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../HDL/computer/rom/test/test_rom.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../HDL/computer/rom/test/test_rom.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../../HDL/computer/rom/test/test_rom.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../HDL/computer/rom/test/test_rom.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../../HDL/computer/rom/test/test_rom.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../HDL/computer/rom/test/coregen.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestSegdisplay_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestSegdisplay_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestSegdisplay_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestSegdisplay_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1694246428" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1694246428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697878846" xil_pn:in_ck="-768740989905074607" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1697878846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../HDL/combinational-logic/hALU.v"/>
      <outfile xil_pn:name="../../HDL/computer/TestSegdisplay.v"/>
      <outfile xil_pn:name="../../HDL/computer/hCPU.v"/>
      <outfile xil_pn:name="../../HDL/computer/io/segcom.v"/>
      <outfile xil_pn:name="../../HDL/computer/segdisplay.v"/>
      <outfile xil_pn:name="../../HDL/sequential-logic/hPC.v"/>
    </transform>
    <transform xil_pn:end_ts="1694246432" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8553747282781905684" xil_pn:start_ts="1694246432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694246432" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4758976121152680790" xil_pn:start_ts="1694246432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697878846" xil_pn:in_ck="-6929832303428049748" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3742277000344110010" xil_pn:start_ts="1697878846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../HDL/computer/rom/test/test_rom.ngc"/>
      <outfile xil_pn:name="../../HDL/computer/rom/test/test_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1697878846" xil_pn:in_ck="6562726451774561609" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1697878846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../HDL/combinational-logic/hALU.v"/>
      <outfile xil_pn:name="../../HDL/computer/TestSegdisplay.v"/>
      <outfile xil_pn:name="../../HDL/computer/hCPU.v"/>
      <outfile xil_pn:name="../../HDL/computer/io/segcom.v"/>
      <outfile xil_pn:name="../../HDL/computer/rom/test/test_rom.v"/>
      <outfile xil_pn:name="../../HDL/computer/segdisplay.v"/>
      <outfile xil_pn:name="../../HDL/sequential-logic/hPC.v"/>
    </transform>
    <transform xil_pn:end_ts="1697878852" xil_pn:in_ck="6562726451774561609" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-913903841841905225" xil_pn:start_ts="1697878846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestSegdisplay_beh.prj"/>
      <outfile xil_pn:name="TestSegdisplay_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1697878852" xil_pn:in_ck="-2729924287094172988" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-846705619434441702" xil_pn:start_ts="1697878852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestSegdisplay_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
