# FyraVortex

A 4-stage pipelined RISC-V core

## What's up with the name?
- FyraVortex = Fyra + Vortex
- Fyra = Four in Swedish
- Vortex = Speedy and Dynamic 

## To-do
- [x] Primitives - Register, AND, OR, MUXs
- [x] Decoder
- [x] Sign Extender
- [x] Control Unit
- [x] ALU
- [x] Register File
- [x] Memory Controller 
- [ ] Data Memory
- [ ] Instruction Memory
- [x] Forwarding Unit
- [ ] Hazard Detection Unit

### Stages
- [x] Instruction Fetch
- [x] Instruction Decode
- [ ] Instruction Execute
- [x] Data Write Back

