# coding: utf-8
# Copyright (c) 2026 Huawei Technologies Co., Ltd.
# This program is free software, you can redistribute it and/or modify it under the terms and conditions of
# CANN Open Software License Agreement Version 2.0 (the "License").
# Please refer to the License for details. You may not use this file except in compliance with the License.
# THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
# INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
# See LICENSE in the root of the software repository for the full text of the License.
# -----------------------------------------------------------------------------------------------------------

"""A5 end-to-end test for SIMT UB Tile access and runtime Valid Shape."""

import os

import pypto_pro.language as pl
import pytest
import torch

ST_DEVICE_ID = int(os.environ.get("TILE_FWK_DEVICE_ID", 0))
ST_DEVICE = f"npu:{ST_DEVICE_ID}"
TILE_ROWS = 8
TILE_COLS = 64
VALID_ROWS = 6
VALID_COLS = 37
THREADS = 256
TILE_BYTES = TILE_ROWS * TILE_COLS * 4


def _require_a5():
    try:
        torch.npu.set_device(ST_DEVICE)
    except RuntimeError as exc:
        pytest.skip(f"NPU unavailable: {exc}")
    name = torch.npu.get_device_name()
    if "Ascend950" not in name:
        pytest.skip(f"Current device is {name}, not A5 (Ascend950). Skip.")


@pl.simt.function(max_threads=THREADS)
def ub_tile_add(
    dst: pl.Tile[[TILE_ROWS, TILE_COLS], pl.DT_FP32],
    src: pl.Tile[[TILE_ROWS, TILE_COLS], pl.DT_FP32],
    delta: pl.DT_FP32,
):
    tid = pl.simt.linear_thread_idx()
    rows = src.valid_shape[0]
    cols = src.valid_shape[1]
    row = tid // cols
    col = tid % cols
    if row < rows:
        dst[row, col] = src[row, col] + delta


@pl.jit(arch="a5")
def simt_ub_tile_access(
    x: pl.Tensor[[VALID_ROWS, VALID_COLS], pl.DT_FP32],
    out: pl.Tensor[[VALID_ROWS, VALID_COLS], pl.DT_FP32],
    valid_rows: pl.DT_UINT32,
    valid_cols: pl.DT_UINT32,
    delta: pl.DT_FP32,
):
    tile_type = pl.TileType(
        shape=[TILE_ROWS, TILE_COLS],
        dtype=pl.DT_FP32,
        target_memory=pl.MemorySpace.Vec,
        valid_shape=[-1, -1],
    )
    src = pl.make_tile(tile_type, addr=0x0000, size=TILE_BYTES)
    dst = pl.make_tile(tile_type, addr=0x0800, size=TILE_BYTES)
    with pl.section_vector():
        pl.set_validshape(src, [valid_rows, valid_cols])
        pl.set_validshape(dst, [valid_rows, valid_cols])
        pl.load(src, x, [0, 0])
        pl.system.sync_src(set_pipe=pl.PipeType.MTE2, wait_pipe=pl.PipeType.V, event_id=0)
        pl.system.sync_dst(set_pipe=pl.PipeType.MTE2, wait_pipe=pl.PipeType.V, event_id=0)
        pl.simt.launch(ub_tile_add, threads=THREADS, args=(dst, src, delta))
        pl.system.sync_src(set_pipe=pl.PipeType.V, wait_pipe=pl.PipeType.MTE3, event_id=1)
        pl.system.sync_dst(set_pipe=pl.PipeType.V, wait_pipe=pl.PipeType.MTE3, event_id=1)
        pl.store(out, dst, [0, 0])


@pytest.mark.soc("950")
def test_ub_tile_access():
    _require_a5()

    delta = 0.75
    x = torch.arange(VALID_ROWS * VALID_COLS, dtype=torch.float32).reshape(VALID_ROWS, VALID_COLS).to(ST_DEVICE)
    out = torch.empty_like(x)

    simt_ub_tile_access(x, out, VALID_ROWS, VALID_COLS, delta)
    torch.npu.synchronize()

    torch.testing.assert_close(out.cpu(), x.cpu() + delta, rtol=0, atol=0)


if __name__ == "__main__":
    test_ub_tile_access()
