{"width1":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:and2",[-128,-96,0]],["port",[-128,-96,0],{"signal":"A[2:0]"}],["port",[-128,-80,0],{"signal":"B[2:0]"}],["gates:inverter",[-48,-88,0]],["port",[16,-88,2],{"signal":"Z[2:0]"}],["wire",[-80,-88,0,32,0]],["wire",[-16,-88,0,32,0]],["text",[-66,-66,0],{"text":"If you label this","align":"bottom-center"}],["text",[-66,-55,0],{"text":"X[2:0]","align":"bottom-center"}],["text",[-67,-45,0],{"text":"it works OK","align":"bottom-center"}],["text",[-184,-128,0],{"text":"SHOULD INFER that width of AND output is 3","font":"12pt sans-serif"}]],"icon":[["terminal",[-72,-24,0],{"name":"A[2:0]"}],["terminal",[-72,-8,0],{"name":"B[2:0]"}],["terminal",[16,-16,2],{"name":"Z[2:0]"}],["text",[-28,-20,0],{"text":"width1","font":"12pt sans-serif","align":"center"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[2:0] B[2:0]\n.group outputs Z[2:0]\n\n.mode gate\n\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000 000 HHH\n000 001 HHH\n001 001 HHL\n011 001 HHL\n011 011 HLL\n111 011 HLL\n111 111 LLL\n\n\n.plot A[2:0] B[2:0]\n.plot Z[2:0]\n"]]},"vdd":{"properties":{},"schematic":[["port",[-240,-96,2],{"signal":"PC[31:0]"}],["text",[-330,-138,0],{"text":"Chasing mysterious \"vdd\" bug","font":"12pt sans-serif"}],["text",[-328,-65,0],{"text":"Interrupt vectors (low addresses):"}],["port",[-248,-40,0],{"signal":"VEC_XINT[31:0]"}],["jumper",[-248,-40,0]],["port",[-240,-40,2],{"signal":"0x80000008'32"}],["jumper",[-248,-96,0]],["port",[-248,-96,0],{"signal":"VEC_XINT[31:0]"}],["port",[-272,-16,0],{"signal":"PC[30:2]"}],["port",[-240,-16,2],{"signal":"PCBAR[30:2]"}],["gates:inverter",[-272,-16,0]]],"icon":[["line",[-32,-24,0,0,32]],["line",[-32,8,0,48,0]],["line",[16,8,0,0,-32]],["line",[16,-24,0,-48,0]],["text",[-8,-8,0],{"text":"vdd","align":"center","font":"14pt sans-serif"}],["line",[-32,-2,0,5,3]],["line",[-27,1,0,-5,2]],["terminal",[-40,-8,0],{"name":"RESET"}],["terminal",[-40,0,0],{"name":"CLK"}],["terminal",[8,-32,1],{"name":"BT[30:2]"}],["terminal",[-24,-32,1],{"name":"JT[31:2]"}],["terminal",[-40,-16,0],{"name":"PCSEL[2:0]"}],["terminal",[24,-16,2],{"name":"PC[31:0]"}],["terminal",[24,-8,2],{"name":"PCINC[30:2]"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n\n\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group outputs PC[31:0]\n.mode gate\n\n\n.cycle tran 99n sample outputs tran 1n\n HLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n\n\n// (optional) produce plots showing the test inputs and/or outputs\n.plot d(PC[4:0])\n\n\n\n"]]},"mux4":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:mux4",[16,-16,0]],["port",[16,32,0],{"signal":"0x0'3"}],["port",[16,16,0],{"signal":"0x1'3"}],["port",[16,0,0],{"signal":"0x2'3"}],["port",[16,-16,0],{"signal":"0x3'3"}],["port",[24,48,0],{"signal":"SEL[1:0]"}],["wire",[32,8,0,24,0]],["port",[56,8,2],{"signal":"OUT[2:0]"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n\n// Vol, Voh set voltages generated for input signals\n// Vil, Vih set voltage thresholds for determining logic values\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine \n// order of values on each line of test values\n.group inputs SEL[1:0]\n.group outputs OUT[2:0]\n\n// set type of simulation to be performed\n//  device -- transient simulation; components must be from from analog library\n//  gate -- gate-level simulation; components must be from gates library\n.mode gate\n\n/*\nTests are sequences of lines supplying test values; .cycle specifies\nthe sequence of actions that will be performed for each test.  Available\nactions are\n   assert group -- set values for signals in group with H,L test values\n   deassert group -- stop setting values for signals in group with H,L test values\n   sample group -- check values of signals in group with 0,1 test values\n   tran time -- run simulation for specified time interval\n   signal=val -- set signal to specified value\n*/\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n00 LLL\n01 LLH\n10 LHL\n11 LHH\n\n\n.plot X(SEL[1:0])\n.plot X(OUT[2:0])\n\n"]]},"mux8":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["port",[16,32,0],{"signal":"0x0'3"}],["port",[16,16,0],{"signal":"0x1'3"}],["port",[16,0,0],{"signal":"0x2'3"}],["port",[16,-16,0],{"signal":"0x3'3"}],["port",[24,48,0],{"signal":"SEL[2:0]"}],["port",[40,-24,2],{"signal":"OUT[2:0]","direction":"out"}],["beta:mux8",[16,-16,0]],["port",[16,-32,0],{"signal":"0x4'3"}],["port",[16,-48,0],{"signal":"0x5'3"}],["port",[16,-64,0],{"signal":"0x6'3"}],["port",[16,-80,0],{"signal":"0x7'3"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n\n// Vol, Voh set voltages generated for input signals\n// Vil, Vih set voltage thresholds for determining logic values\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine \n// order of values on each line of test values\n.group inputs SEL[2:0]\n.group outputs OUT[2:0]\n\n// set type of simulation to be performed\n//  device -- transient simulation; components must be from from analog library\n//  gate -- gate-level simulation; components must be from gates library\n.mode gate\n\n/*\nTests are sequences of lines supplying test values; .cycle specifies\nthe sequence of actions that will be performed for each test.  Available\nactions are\n   assert group -- set values for signals in group with H,L test values\n   deassert group -- stop setting values for signals in group with H,L test values\n   sample group -- check values of signals in group with 0,1 test values\n   tran time -- run simulation for specified time interval\n   signal=val -- set signal to specified value\n*/\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n000 LLL\n001 LLH\n010 LHL\n011 LHH\n100 HLL\n101 HLH\n110 HHL\n111 HHH\n\n\n\n.plot X(SEL[2:0])\n.plot X(OUT[2:0])\n\n"]]},"mul32":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["text",[-84,-85,0],{"text":"32-bit Multiplier","font":"12pt sans-serif"}],["port",[-32,-48,0],{"signal":"A[31:0]"}],["port",[-32,-32,0],{"signal":"B[31:0]"}],["port",[24,-48,2],{"signal":"P[31:0]","direction":"out"}],["gates:and2",[8,104,0]],["wire",[8,104,0,-8,0],{"signal":"A[31:0]"}],["wire",[8,120,0,-8,0],{"signal":"B[0]#32"}],["wire",[56,112,0,8,0],{"signal":"PP00[31:1],P[0]"}],["beta:mulbit",[56,208,3],{"iterations":"31"}],["wire",[0,208,0,-8,0],{"signal":"B[1]#31"}],["wire",[0,224,0,-8,0],{"signal":"A[30:0]"}],["wire",[24,184,0,0,-8],{"signal":"CC01[30:1],GND"}],["wire",[24,264,0,0,8],{"signal":"CC01[31:1]"}],["wire",[88,224,0,8,0],{"signal":"PP01[31:2],P[1]"}],["wire",[0,240,0,-8,0],{"signal":"PP00[31:1]"}],["text",[-44,44,0],{"text":"- CCrr[bit] is the carry OUT of the P[bit] cell of row nn"}],["text",[-44,58,0],{"text":"- PPrr[bit] is product OUT of bit of row rr"}],["text",[-57,24,0],{"text":"Signal naming conventions:","font":"10pt sans-serif"}],["text",[-57,87,0],{"text":"row zero: 32 AND gates only"}],["text",[-55,150,0],{"text":"row i > 0: 32-i MulBit cells"}],["text",[199,-86,0],{"text":"DUMMIES: Shouldnt need these!","font":"12pt sans-serif"}],["gates:inverter",[336,-48,0]],["port",[336,-48,0],{"signal":"A[31:0]"}],["port",[336,-24,0],{"signal":"B[31:0]"}],["gates:inverter",[336,-24,0]],["wire",[368,-48,0,8,0],{"signal":"ABar[31:0]"}],["wire",[368,-24,0,8,0],{"signal":"BBar[31:0]"}],["mygates:ZERO",[328,16,0]],["wire",[320,8,0,16,0],{"signal":"P[31:5]"}],["beta:mulbit",[264,208,3],{"iterations":"30"}],["wire",[208,208,0,-8,0],{"signal":"B[2]#30"}],["wire",[208,224,0,-8,0],{"signal":"A[29:0]"}],["wire",[232,184,0,0,-8],{"signal":"CC02[30:2],GND"}],["wire",[232,264,0,0,8],{"signal":"CC02[31:2]"}],["wire",[296,224,0,8,0],{"signal":"PP02[31:3],P[2]"}],["wire",[208,240,0,-8,0],{"signal":"PP01[31:2]"}],["beta:mulbit",[472,208,3],{"iterations":"31"}],["wire",[416,208,0,-8,0],{"signal":"B[3]#29"}],["wire",[416,224,0,-8,0],{"signal":"A[28:0]"}],["wire",[440,184,0,0,-8],{"signal":"CC03[30:3],GND"}],["wire",[440,264,0,0,8],{"signal":"CC03[31:3]"}],["wire",[504,224,0,8,0],{"signal":"PP03[31:4],P[3]"}],["wire",[416,240,0,-8,0],{"signal":"PP02[31:3]"}],["beta:mulbit",[680,208,3],{"iterations":"31"}],["wire",[624,208,0,-8,0],{"signal":"B[4]#28"}],["wire",[624,224,0,-8,0],{"signal":"A[27:0]"}],["wire",[648,184,0,0,-8],{"signal":"CC04[30:4],GND"}],["wire",[648,264,0,0,8],{"signal":"CC04[31:4]"}],["wire",[712,224,0,8,0],{"signal":"PP04[31:5],P[4]"}],["wire",[624,240,0,-8,0],{"signal":"PP03[31:4]"}]],"test":[["test","// 32-bit multiplier\n\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[31:0] B[31:0]\n.group outputs P[31:0]\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n// ........... A[31:0] ............ ........... B[31:0] ............ ........... P[31:0] ............\n   00000000000000000000000000000000 00000000000000000000000000000000 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n   00000000000000000000000000000001 00000000000000000000000000000000 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n   00000000000000000000000000000000 00000000000000000000000000000001 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL\n\n   00000000000000000000000000000001 00000000000000000000000000000001 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLH\n   00000000000000000000000000000010 00000000000000000000000000000001 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHL\n   00000000000000000000000000000001 00000000000000000000000000000010 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHL\n   00000000000000000000000000000011 00000000000000000000000000000001 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHH\n   00000000000000000000000000000001 00000000000000000000000000000011 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHH\n\n\n.plot X(A[31:0])\n.plot X(B[31:0])\n.plot X(P[31:0])\n\n"]],"icon":[["line",[-48,-24,0,0,39]],["line",[-48,15,0,0,1]],["line",[-48,16,0,48,0]],["line",[0,16,0,0,-40]],["line",[0,-24,0,-48,0]],["text",[-24,-3,0],{"text":"MUL32","font":"10pt sans-serif","align":"center"}],["terminal",[-40,-32,1],{"name":"A[31:0]"}],["terminal",[-8,-32,1],{"name":"B[31:0]"}],["terminal",[-24,24,3],{"name":"P[31:0]"}]]}}