.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000011010
000000000000100000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000110010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000001111000000000
000011011000000001
000000000000000010
000000000000000000

.io_tile 7 0
000011111001000010
000000110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 8 0
000000000001000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000010000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000001111000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 10 0
010000000000000000
000100000000000000
010001010000000000
111000001000011001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000111110000000000
000000000000000000
010000000000000001
000001010000000000
000000001000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
100100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
001000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000000001100000001000000000001001000100000000
000000000000001001000000000101001000000110000000000000
111000000000000000000000000001001110010100000100000000
000000000000000000000000000000010000010100000000000000
010000000000000000000000000000001110001100000100000000
100000000000000000000000000000001000001100000000000000
000000000000000001100000011001000000000000000100000000
000000000000001101000010000101000000010110100000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000001000000101001010010000000
000000000000001000000000001001000000000000000100000001
000000000000000001000000001101000000010110100000000000
000000000000001000000110001000000000001001000100000000
000000000000000001000000000011001000000110000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000111100111111111001010001000
000010000000000000000111101001000000000000
111000000001010000000111111011101100000000
000000000000101001000111101001010000000000
110000000000001101100110101111001010000000
010000000000001111000000000111100000000000
000000000000000111100111100101001100000000
000000000000001111100000001001110000000000
000000000000000000000110100111101010000000
000000000000000000000010001001100000000000
000000000000000000000000001101011010000000
000000000000001101000000000101010000000000
000000000000001011100000010011001010000000
000010000000000101100010100111100000000000
010000000000000001000000010101101100000010
010000000000000000000010100001010000000000

.logic_tile 4 1
100000000000000000000000000101000000001001000100000000
000000000000000000000000000000001111001001000000000000
111000000000000000000000000111000001010000100100000000
000000000000000000000000000000101010010000100000000000
010000000000000001100110000000000000001001000100000000
100000000000001101000000000011001111000110000000000000
000000000000001000000000011000001110000001010100000000
000000001110000001000010001101010000000010100000000000
000000000000001000000000000000000000001001000100000000
000000000000000001000000001101001111000110000000000000
000000000000000000000110000000001111000000110100000000
000000000000000000000000000000011101000000110000000000
000000000000000000000011110000001110001100000100000000
000000001000000000000010000000011111001100000000000000
010010100000000000000000000111001010010100000100000000
000000001100000000000000000000100000010100000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000010
000000000000000000000000000000100000000001000000000000
000000000000000000000110110000001110000100000100000010
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000010000001000111
000000000001001101000000000000000000000000000011100010
010000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000001000000100000000000000000011000000100000100000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
010000001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000010000000001000000000000000000000000000100100000000
000001000000000001000000000000001110000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000000000000000001000000000000000100000000
000000000000001101000000000000000000000001000000100000
000000000000000000000000000111100000000000000100000100
000000000000000000000010010000100000000001000010000000
000000100000010011100000001011001011000010010000000000
000001000000110000100000000101111100011000000000000100
000000000000000101100000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000001100000000000000100000000
000000000000000000000010110000100000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000100000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000001000
101000000000000000000010100101100000000000001000000000
000000000000001101000100000000000000000000000000000000
010000000000000000000000000001100000000000001000000000
010000000000000000000000000000100000000000000000000000
000000000000001101000000000111001000111100001000000000
000000000000001101100000000000000000111100000000000000
000000000000000000000000001101101000111100000110000001
000000000000000000000000000011000000000000000010000000
000000000000001000000000001011100000101001010000000000
000000000000000111000010101111100000111111110010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 2
100000000000001000000111100001101000110101010000000000
000000000000000001000100001111011011110100000000000000
111000000000000111100000010011111011100001010000000000
000000000000001001000010011001001010111010100000000000
010000000000001000000110011011011010100100010000000000
100000000000001111000110010101111000111000110000000100
000000000000001111100000001001111100111000000000000100
000000000000001001000010010001011111110101010000000000
000000000000100001100110100011101010010100000100000000
000000000000001001000010100000100000010100000000000000
000000000000000000000111010101101101111101010000000000
000000000000000101000010000011001110010000100000000001
000000000000000000000010110001001011101001000000000000
000000000000000000000010101011111010111001100000000000
010000000000001000000000001101111000111001100000000000
000000001110000101000010101111011001110000100000000000

.ramt_tile 3 2
000000000000000001100000010101101010000000
000000000000000000100011111101010000000000
101000000000000001100110010011101000000000
000000000000000000100111010101110000000000
010000000100000111000011111001001010000000
010000000000000111000011111101010000000000
000000000001001011100111011001101000000000
000000000000001001100111111111110000000000
000000000000001000000000010001101010000000
000000000000001001000010010101110000000000
000000000000000000000000011011001000000000
000000000000000000010010011101010000000000
000000000000000000000000001001101010000000
000010000000000001000000000101010000000000
110001000000010101000000000011001000000000
110010000000100000000010000111110000000000

.logic_tile 4 2
100000000100000101100000000111100000010000100100100000
000000000000000000000011100000101111010000100000000000
111000000000001101100110100001100000000000000000100000
000000000000001111000000000111000000010110100000000000
010000000000000111000011101011001010100001010000000000
100000000000000001100000001011001110111010100000000000
000000100000001001100011101101111011111101010010000000
000001000000000001000111111101011001100000010000000000
000000000100000101000011110011111101100000010000000000
000010000000100000100010000101101110111101010000000000
000000000000000101000111001001011110111001010000000000
000000000000000000100110011011111010100110000000000000
000000000000001001100010100001111010111001000010000000
000000000000000111100000001101001010111010000000000000
010000000000000001100010110011001010101001110000000001
000000000000000000100111000001101101101000100000000000

.logic_tile 5 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010001000100101
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000101111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000011100000000000000000000000
000000000000000000000000000011000000010110100000000010

.logic_tile 6 2
000000000000000001100000011001111100100000000000000000
000000000000001101000010000001101011000000010000000000
101000000000001111000110001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000001100110000000001010000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000101000000001101001001011010010000000000
000000000000001001100000001011011111000000000000000000
000000000000000000000010101000011110010101010000000000
000000000000000000000010100111010000101010100000000000
000000000100000001100010100000000000000000100100000000
000000000000000000000010010000001110000000000000000000
000000000000000000000000011001001110000010010000000000
000000000000001001000010000101011000100100000000000000
000100000000100101000000000011101101000000110000000000
000000000001000000000010101011111000110000000000000000

.logic_tile 7 2
000000000000001101000000001101111111000011000000000000
000000000000000101100010110101101111110000000000000000
101000000000000101000111011000000001011001100000000000
000000000000000000100110100001001010100110010000000000
000000000000001000000000010011111101100010000000000000
000000000000000001000010000011101100000100010000000000
000000000000000101100110001001101100100000000000000000
000000000000001101000011101001111010000000000000000000
000000000000001000000110010111001110010101010000000000
000000000000001011000010100000010000010101010000000000
000001000000000001100110100001000000000000000000000000
000000000110000101000000000001100000111111110000000000
000000000000001001000000000101000001011111100000000000
000000000000001011000010100001101110111111110000000000
010000000000001101100010111111011010010110100100000001
000000000000000101000110001111011101111001011000000001

.logic_tile 8 2
000000000000000101100110000101011100010101010000000000
000000000000001101000000000000110000010101010000000000
101000000000000001000000011000000000000000000100000000
000000000000000000100010000001000000000010000000000000
000000000000000001100000000001011110000100010000000000
000000000000000000000010110001101100010001000000000000
000000000000000101000000001101100000111111110000000000
000000000000000000100010111101000000000000000000000000
000000000000001001100000000101101100010101010000000000
000000000000000001000000000000100000010101010000000000
000000000000100000000010001001101010110011000000000000
000000000001011101000100000111101000000000000000000000
000000000000000101000010100000000001011001100000000000
000000000000000000100100001111001100100110010000000000
000000000000001000000000000001001110101010100000000000
000000000000001011000000000000000000101010100000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100110000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000101000010100000000001000000001000000000
000000000000000000100100000000001110000000000000001000
000000000000000000000110000000000001000000001000000000
000000000000000000000010110000001001000000000000000000
000000000000000111100010110000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000000011000011101110100110000000000
000000000000000111000010001101011010111000110000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010100000001000001111000000000000
000000000000000000000000000111101010001001000000000000
000000000000000000000000000101111011111100000000000000
000000000000000001100000010000011000000011110000000000
000000000000000000000011100000010000000011110000000000

.logic_tile 2 3
000000000000001111000111101011101100101000010000000000
000000000000001111100000000001111011100000000000000000
000000000000001111100010110001111101100100010000000000
000000000000001111100010010011111001111000110000000000
000000000000001000000011110011011000001001000000000000
000000000000001001000111111011001100000001010000000000
000000000000000001000111101101100000100000010000000000
000000100000001111100100000111101011110110110000000000
000000000000000011100110011001000000100000010000000000
000000000000000001100011100001001111000000000000000000
000000000000001000000110000101101100000110100000000000
000000000000000001000010100011011010001000000000000000
000000000000000000000110001101101111000100000000000000
000000000000100011000100001111001100010100000000000000
000000000000001000000010100001011100000111000000000000
000000000000001001000100000111001001000010000000000000

.ramb_tile 3 3
010000100001000001000000011111111010100000
001000000000001001000011100001000000000000
111000000000011000000000010001101100000000
000000001100101011000011010011110000000000
110000000001001000000010000101011010000000
011000001000001111000010000001100000000000
000000000000000000000111100111101100000000
001000000000001001000100000111110000000000
000000100000000011100111000011111010000000
001000000000000000000110011001000000000000
000000000000001001000000000101001100000000
001000000000000111100010000001110000000000
000000100000001000000000001101011010000000
001001000000001011000000001101000000000000
110000000000000000000010000011101100000000
011000000000000001000100001011110000000000

.logic_tile 4 3
000000000001000000000000010001100000000000001000000000
000000000000100000000010010000000000000000000000001000
101000001100001101000000000111000000000000001000000000
000000000000000001100000000000000000000000000000000000
110010000001010011100000010000000001000000001000000000
110000001010100000000010010000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001111111100000000000000
000010000000000000000110010000001000100100000000000000
000000000000000000000010100101001001011000000001000000
000000000001010000000000000001100000000000000110000000
000000000000100000000010100000000000000001000011000000
000000000001000101000011010000000000000110000010000000
000000000000000000000011010101001001001001000000000000
010000001100100000000000000101001100001001000000000000
000000000000010000000000001101011101111100000000000000

.logic_tile 5 3
100000000000000101000000000001000000000000001000000000
000000000000000111100000000000000000000000000000001000
111000000000001001100000000000000001000000001000000000
000000000000000001000000000000001011000000000000000000
010001000100000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
000000000000000000000000001001000000000000000100000001
000000000000001111000010110001000000010110100000000000
000000000000000000000000000000011010010100000100000000
000000000000000000000000000001000000101000000001000000
000000000000000000000110001001000000000000000110000000
000000000000000000000000001011000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001100000000000000000001011000010100000100000000
000000000000000000000000000000000000010100000000100000

.logic_tile 6 3
000000000000000000000000000000011100000100000100000000
000000000000000000000011000000010000000000000001100000
101000001010000000000000000011000000011001100100000000
000000000000000000000000000000101101011001100000000000
010000000000000000000000000111111100010101010100000000
010000000000000000000000000000110000010101010000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000110110000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000110101000000000000000000110000000
000000000000000000000000001111000000000010000001000010
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001101000000000001000010
010000001110100101100000010111100000000000000100000100
000000000001000000000010100000000000000001000000100000

.logic_tile 7 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000001001010000000000110110000001100001100111000000000
000010000000000000000010100000001111110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000110000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000010001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000100000000000000000010000001001001100111000000000
000001000000000000000010100000001010110011000000000000
000000000110000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 8 3
000000000000000000000000000000001010000011110110000000
000000000000000000000000000000000000000011110000000000
101000000000001000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
110000000000001101100110100000000000000000000110000000
110000001110000001000000000101000000000010000000100000
000000000000000000000000000000011101111100110001000100
000000000000000000000011110000011011111100110000000010
000000000000000000000000000001100000000000000000000000
000010100000000000000000000000100000000001000000000000
000000000000000000000000000000001010000100000100000000
000010100000000000000010000000010000000000000010100100
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001000000000000010100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000100000000110000000000001000000001000000000
000000000001010000000011110000001011000000000000001000
101000000001010001100000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001011001101000100100000000000
000000000000000011100110011000001000001000010100000000
000000000000000000100010001101001001000100100000000000
000001000000000000000000010000011011111100110000000000
000010000000000000000010000000011010111100110000100000
000000000000000000000000011000011011010000010100000000
000000000000000000000010000001011011100000100000000000
000000000000000000000000000001101001011111110000000010
000000000000000000000000001011011011111111110000000000
010000000000000000000000000101100000010110100100000000
110000000000000000000000000000100000010110100000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000001001111000000100000
000000000000000000000000000000001100001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000010011111111011000000100000000
000000000000000000000010000000011100011000000010000000
010000000000000001100010100000000000000000000000000000
111000000000000000000010110000000000000000000000000000
000000000000000000000000000011100001010000100100000001
001000000000000000000011101011001100001001000010000101
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
001000000000100111000000000000000000000000000000000000
000000000000000000000000001101011100101011110100000000
001001000000000000000000000011100000111101011000000000
010000000000000000000111101101011000000010000000000000
001000000000000000000000001101011101000000000000000000

.logic_tile 2 4
010000000000000101000110000001011111000111000100000000
001000000000000101000010111101001011001001000000000100
101000001000100111100110000101111110010011100100000000
000000000101001101000000001101001110000011000010000000
110000000000001101000110000011100000101001010000000000
011000000000001001100010100001101100010000100000000000
000000000000000101000010100011000001001001000000000000
001000000000000000000100000101001110101001010000000000
000000000000000000000010010000011001001100000010000000
001000000100000111000110000000011111001100000000000000
000000000000000000000110101111001010000011000100000000
001000000000000000000100000111101001000011010010000000
000000000000000000000010000011011111000111000100000000
001000000000000111000000001101101000001001000010000000
000000000000000011100010001001001011000010100100000000
001000000000000001100100000001111110000110100000000000

.ramt_tile 3 4
000000000010000000000010001111011000000000
000000000010001111000000000011010000000100
101000000000000111100111000111011010000010
000000000000000000100100001101110000000000
010000100000001001000111100011111000000000
110001000000001111000010000001110000001000
000000000000000001100111011111111010000000
000000000000000000100111100011110000001000
000000000000000000000000010101111000000000
000000000000000000000010100101110000000100
000000000000001001000111001011011010000001
000000000000001011000100000001110000000000
000000000000001101100110101001011000000000
000000000000000111000000000111110000000000
010000000000000001000110100111011010000010
110000000000000000100000000101010000000000

.logic_tile 4 4
110010000001001000000000011011111011000000100000000000
001001001000000001000011101001101111100000010000000000
111000000000000000000110000000001000000000110100000000
000000000000000000000010100000011011000000110000000001
010010100000000000000000010000011000001100000100000000
101000000000000000000010000000011001001100000000000000
000000000000000000000010101000001000000001010100000000
001000000000000101000010110111010000000010100000000000
000010100000000001000110000011000000101001010000000010
001000000000000000000000000001000000111111110000000000
000000000000000000000110101000000000010110100000000000
001000000000000000000000001101000000101001010000000000
000010100100000000000000000011000001101001010000000010
001000000000000000000000000001001011101111010000000000
010000000000000000000010000001000000000000000100000000
001000000000000111000100001011100000010110100000000000

.logic_tile 5 4
010000000000001000000000010000000000000000000100000000
001000001100001001000010010101000000000010000000000000
111000000000000111100000000000001110000011110000000000
000010000000000111000000000000010000000011110000000000
000000000001000001100000000000000000000000000100000000
001000000000100000100000001001000000000010000000000000
000000000000000000000000000001100000000000000000100000
001000000000000000000000000011000000010110100000000000
000000000000000111000000000011100001001001000000000000
001000000000000000100000000000101000001001000010000000
000000000000000000000111100001000000000000000100000000
001001000000010000000110110000000000000001000000000000
000000000000000000000010100000011110000011110000000000
001001000000000000000100000000000000000011110000000000
000000000000000000000000001111011101000010000000000000
001000100000001101000000000111111000000000000000000000

.logic_tile 6 4
010000000000000000000000000101000000000000001000000000
001000000000000000000010110000100000000000000000001000
000000001010000111000000000111101000001100111000000000
000000000000000000000000000000110000110011000000000100
000000000000000000000010100001101000111100001000000000
001000000000000000000110110000000000111100000000000000
000000000000100000000010100101000000000000001000000000
001010000000000000000100000000100000000000000000000000
000000000001010111000000000000001001001100111000000000
001000000000100000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000010000000000000000001111110011000000000000
000000000000000000000000000011001000001100111000000000
001000000000000000000010100000000000110011000000000000
000000000000000101000010100101101000001100110000000000
001000000000000000000000000000100000110011000000000000

.logic_tile 7 4
010000000000000101000000001000000000000000000100000000
001000000000000000100000000001000000000010000000100000
101001000000000000000000000000000000000000100100100000
000000000000001101000000000000001000000000000000000000
000000000000000000000110001000000000000000000100100000
001000000000001101000000001111000000000010000000000000
000000000000010000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000000100000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000111000000000111000000000000000100000000
001000000000001101000000000000000000000001000000000000
000000000000000000000010100000001010000100000100000000
001000000000010000000100000000010000000000000000100000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000100000000000000010000000000000000000000000000
000010001100000000000010100000000000000000000000000000
000000000000000000000000000111000000000000000100000000
001000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000001000000000000011100000000000000100000000
001000000000000011000000000000000000000001000000100000
000001000000000000000000000000011000000100000100000000
001000000000000000000010110000010000000000000000000010

.logic_tile 9 4
010010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
001000000000000000000000001101000000000010000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000101100000
000000000100000001
000000000100100010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000101000000000000000000000000001000000000
001000000000000000000000000000001011000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000111100010100101101000001100110000000000
001000000000000000100000000101100000110011000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000001000010100001011010000111000100000000
001001000000001101100010100101101000000110000000000000
101000000000000000000010101101011110101001010000000000
000000000000001101000111111111111011101000010000000000
010000000000001011100010110101011000110000010000000000
011000000000000111000110101111111011110000110000000000
000000000000001101000011100000001100001100000000000000
001000000000000111100010110000001000001100000000000010
000000000000001000000000000101001011101001010000000000
001010000000010001000000001101101100010100100000000000
000000000000000000000000000001111011010110100100000000
001000000000000111000000001001011010000100000010000000
000000100000000101100111100001011011000111000100000000
001000000000000000100000000111101010000110000000000001
000000000000000000000110110101011001101001010000000000
001000000100000000000111001101111011101000010000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000011000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000100000000011100110010000000001000000001000000000
001000001000000000100010000000001001000000000000001000
101000000000001000000000010001111000001100111000100001
000000001010000011000010000000011001110011000000000110
110000000000000001000110100101101001001100110010000000
111000000000000000000100000000001000110011000001000000
000000000100001000000000000111001010000001010100000000
001000000100000001000000000001000000101000000000000000
000000000000000000000000000001000000111111110100000000
001000000000000000000000000101001001110000111000000000
000010100000000000000000000000001010000001010000000001
001000001010000000000000001111010000000010100000000000
000000000000000001100011011001000000010000100110000000
001000000000100000000011101001001010001001000000100010
010000000100100000000000000000000000000000000000000000
001000000101010000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000001000000100100000000
001000000000000101000010100000001011000000000000000000
111000000000000001100110001111101111000010010000000000
000000000000000000100100001101011001100100000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000101000111010000001000000100000100000000
001000000000000000000110010000010000000000000000000000
000000000000000000000000010000011110000100000100000000
001000000000000000000010110000000000000000000000000000
000001000000000000000000010000011010000100000100000000
001010100000000001000010000000000000000000000000000000
000010100000000000000110000000000000000000000100000001
001000000000000000000000001011000000000010000000000000
000000000000001001100000001011111101001000010000000000
001000000000001101000000000001011011100001000000000000

.logic_tile 6 5
010000000000000000000000000000001110000100000100000000
001000000000000000000010100000000000000000000000000000
111001000000000101000000001101101000001000010000000000
000000000000000101000000000101011101010010000000000000
010000000000000101000010110000000000000000000100100000
111000000000000000000110100111000000000010000001000000
000000000000001001100000010111000000000000000100100000
001000000000000001000010000000100000000001000001000000
000000000000000000000110001111011011000011000000000000
001000000000000001000000000101111000110000000000000000
000000000000000000000010100101000000000000000000000000
001000000000000000000000001101000000111111110000000000
000000100000001101000010100000011000010101010000000000
001001000000000011000010000011000000101010100000000000
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001101000000000001000000

.logic_tile 7 5
010000000000000000000110000000001010010101010100000000
001000000000000000000000001101010000101010100000000000
111000000001010000000000000000000000000000100100000000
000000000000001101000010110000001110000000000000000000
110000000000000000000010100000000001000000100100100000
111000000000000000000110110000001010000000000001000000
000000000000000101000000000001111010010101010000000000
001000000000000000100000000000100000010101010000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000001000000000000001100000000000000100000000
001000000000001011000000000000000000000001000000100100
000000000000000000000010100000000001000000100100000000
001000000000001101000100000000001100000000000000000000
010000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000001000010

.logic_tile 8 5
010000000000000000000110010011100000000000001000000000
001000000000000000000110000000000000000000000000001000
101000000000000101000000000101000001000000001000000000
000000000000001101100010110000101111000000000000000000
110000000000000000000111000000001000001100110100000000
011000000000000000000000001101001001110011001000000000
000000000000000101100010001001011010000000100000000000
001000000000000000100100000011101001000000000000000000
000000000000000000000000001111111001001111000000000000
001000000000000000000011110001101001001110000000000000
000010100010000001100000000000000001001111000100000000
001000000000000101000000000000001100001111000000000000
000000001100000000000000000111111100001100110100000000
001000000000000000000000001101100000110011001000000000
110000000000000000000000010000011010000011110000000000
011000000000000000000010000000010000000011110000000000

.logic_tile 9 5
010000000000100000000000000000000000000000000000000000
001000000001010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000001000000000001111100000111001110100000000
001000000000000101000000000101101110010000100000000010
000000000000000000000000001101000000010110100000000000
001000000000000000000000001111101011111001110000100010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000001010000100000101000000
000000000000000000000000000000000000000000000001000000
000000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000011011100000001010100000001
000000000000000000000000000000000000000001010000000000
111000000000000000000000001000000000010000100100000000
000000000000000000000000000011001010100000010000000001
010000000000001001100000000000011100000000110110000000
000000000000000001000000000000001010000000110000000000
000000000000000000000000000011000001001001000110000000
000000000000000000000000000000101100001001000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000000000001000000000000111011111101001010000000000
000000000000000111000010001111101010010100100000000000
111000000000000000000111000001000000000000000100000000
000000000000000000000100001101000000010110100000000000
010000000000000101000000010000000001010000100100000000
000000000000000111100010000001001110100000010000000000
000000000000000101000010100000001100000110100000000000
000000000000001101100100000101001111001001010000000000
000000000000100101000110010111011011101001010000000000
000000000000000101000011011111101011010100100000000000
000000000000100000000000000101001100110000010000000000
000000000001001001000000001111011101110000110000000000
000000000000000000000110011111111001000110000000000000
000000000000000000000010010011111111000101000000000000
010000000000000001000010101001011110000011100000000000
000000000000000111000110101001111100000010000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
100000000000000000000110000000001000001100000100100001
000000000000000000000000000000011101001100000000000000
111000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001010000000000000000001100000001010100000000
000000000010100000000000000011010000000010100001100000
000000000000000011100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000001100000000110100000000
000000000000000000000000000000011111000000110010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000001100000000011011110010100000100000000
000000000000000000000000000000100000010100000010100000

.logic_tile 5 6
000000000000000001100000000111011010110011000000000000
000000000000000101100000000001001111000000000000000000
111000000000001001100000000001000001011001100000000000
000000000000000001000000000000001101011001100000000000
000000000000000101000000010000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000000000000000000010100001100001101111010110000000
000000000000000101000000000001001110001111000000000000
000000000000000000000000001001100000100000010000000000
000000000000000000000010001101001010000000000000000000
000000000000010000000010100111001101000000000000000000
000000000000000000000000001101011010011010010000000000
000000000000000001100010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 6 6
000000000000001011100110011000011110010101010000000000
000000001010000101000110001111010000101010100000000000
111000000000000001100000001101011110001000000000000000
000000000000000000000011101011101000000001000000000000
110000000000000001100110101001001011100010000000000000
110000000010000111000000001101101101001000100000000000
000000000000001001000010010001100000111001110000000000
000000000000000011100010000000101000111001110000000000
000000000000001000000110010001111010011111110000000000
000000000000000001000110101001011000111111110000000000
000000000000000101000110101011011010100010000000000000
000000000000000000000010100011001101000100010000000000
000000000000000000000110010101101110001000010000000000
000000000000000000000010010101011101010010000000000000
010000000000000001100110111000000000000000000110000000
000000000000000000100010100011000000000010000000000000

.logic_tile 7 6
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000000101000000000000011110001100111000000000
000000000000000000000000000000011111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000010100000001000001100111010000000
000000000000000000000000000000001101110011000000000000
000001000000000000000110000001101000001100111000000000
000010000000000000000110110000000000110011000000000000
000000000000000000000110000001001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010010000001101110011000000000000
000000000000000000000010101000001000001100110000000000
000000000000000000000100001011000000110011000000000000

.logic_tile 8 6
000010100110000101000010100001011010010111110000000000
000001000000001101100010101101110000101001010000100010
101000000000000101000010100001001000110001010000000000
000000000000001101100100000000011000110001010000000000
110000000000000000000010101000011000000110110000000000
110000000000000000000110110001001001001001110000000000
000000000000000101000000000000000000000000100100000000
000000000010000000000010100000001110000000000000000000
000000000000000001100110011011011100101001000000000000
000000000000000000000010000101111001010000000000000000
000000000000000000000110000001011011000001110000000000
000000000000000000000000001101101001000000100000000000
000000000000001000000111100011011011000010010000000000
000000000000001011000100001011011010000010100000000000
110000000000000111100000001000000000000000000100000000
110000000000000111100000000111000000000010000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011100000100000000000000
000010000000000000000000000000010000000000000000000000
000000000000100000000110000000000000000000000000000000
000010000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000100000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000001110000010001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000010101011000000000000000100000001
000000000000000000000000000111000000101001010000000000
111000000000000000000000000111100000010000100100000001
000000000000000000000000000000001101010000100000000000
010000000000001000000111001000000001010000100101000000
000000000000000001000000000111001100100000010000000000
000000000000000111000000000011011110000001010101000000
000000000000000000000000000000100000000001010000000000
000000000000000001100110011000001010010100000110000000
000000000000000000000010000111000000101000000000000000
000000000000000011000000001000011110000001010110000000
000000000000000101000000000111000000000010100000000000
000000000000000000000000001000001000010100000100000000
000000000000000000000000000111010000101000000000000010
010000000000001001000000001101101010001100110000000000
000000000000000001100000000011010000110011000000000010

.logic_tile 2 7
100101000000000001000010110001001110100010010000100000
000000000000000000100111000111101001101011010000000000
111000000000000000000110101011001000010110000000000000
000000000000000000000000001001111111000001000000000000
010000000001000000000011100011111000000010100000000000
100000000000100000000100001101111001000010010000100000
000000000001010000000000001011101001010110000000100000
000000000000100000000000001001011110000001000000000000
000000000000000111000110111011111000000010100000000000
000000000000000000100010100111011001000001100000000000
000000000000001101100010100111001001000110000000000000
000000000000000101000000001011111001001010000000000000
000000001110000001000010100111101100010100000100000000
000010000000000101000010100000100000010100000010000010
010000000000000101000010001111101000001000000000000000
000000000000000101000111101001111000000110100000000000

.ramb_tile 3 7
000000000000000000000000000101011010000000
000000000000001011000011011101010000000000
111000000000001111000111110011101100000000
000001000000001111100111011011110000000000
110000000000101001000011101111011010000000
010000000000000111100000000101110000000000
000000000000000111100010001011101100000000
000000000000000111000110010101010000000000
000000100000110001100011101011011010000000
000000000000000000100010010001010000000000
000000000000000000000111001001011010000000
000000000010001101000111101011010000000000
000000000000000000000000011001111010000000
000000000000000000000010011001110000000000
110000000000000011100000001001001010000000
110000000000000000100000000001100000100000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001010000100000100000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000011000000100000100000001
000000000000000000000000000000010000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000001110000000000000000000100000000001000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000

.logic_tile 6 7
000000000000000000000000001000000000100110010000100000
000000000000000000000000001111001010011001100000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000001100010110000011010000100000100100000
110000000000000000100010010000010000000000000001000000
000000000000000000000000010101000000000000000000000000
000000000000000000000010011101000000111111110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010000000000000000110000111100000010110100100000000
000000000001000000000000000000100000010110100000000110

.logic_tile 7 7
000000000000000000000010101000001100000001010000000001
000000000000000000000000001001010000000010100000000000
101010100000000000000000010000000000000000000100000001
000001000000000101000011100111000000000010000011100110
000000000000000101100000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000001000101000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000001111010010101010000000000
000000000000100000000000000000000000010101010000000000
000000000000001000000000001000001000010101010000000000
000000000000000001000000000001010000101010100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000010100000000000000000100100000000
000000000000001101000100000000001111000000000000000000
101000000000000000000010101000000000000000000100000000
000000000000000000000100001101000000000010000000000000
010000000000000101000111100000000000000000100100000000
110000000000000000100000000000001000000000000000000000
000000000000001000000000001000011100000010100000000000
000000000000001011000010110101000000000001010000000011
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000010001000000000000001001000000000000000000
000000000000100000000010100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
110000000000000111100000000000001010000100000100000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000001000000
110000000000000000000000000000000000000000000110000101
010000000110000000000000001011000000000010001001100110

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000111010000000000
000000000000000000
000000000000000001
000001111000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000010001000001000000001010100000001
000000000000000000000100000101010000000010100000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000010100000100000000
000000000000000000000000001001010000101000000010000000

.logic_tile 2 8
100001001100001000000010001001011111000000010000000100
000000100000001001000100001111101011000110100000000000
111000000000000000000011100000001100000001010100000000
000000000000001001000000000101000000000010100010000000
010000001100001000000000001011011000000001000000000000
000000000000000011000000001111111111010110000000100000
000000000000000000000011100001011111011100100000000000
000000000000000000000000000111011001101100100000000000
000001000000101000000010110000000000001001000100000000
000000100101011011000011011011001100000110000000000000
000000000000000000000010101111111000001001000000000000
000000000000001001000010011001101111000001010000100000
000000000000100000000010001001111111010000110000000000
000000000001000101000010100011111111000000010000100000
010000000000000000000110001011111111010100000000000000
000000000000000101000110101011111001100100000000100000

.ramt_tile 3 8
000000000000000000000000001101101110000000
000000000000001001000000000011110000000000
101000000000001111100000011101001110000000
000000000000000111000011101111100000001000
110000100000000111100111101101001110000000
110001000110000000100110011001110000000000
000000000000000000000010010101001110000000
000000000000001001000111110011000000000000
000000100000000001000000001101101110000000
000011000000000000100011101101010000000000
000000000000000000000010001111111110000000
000000000000000101000000001011010000000000
000000100000000001000010000001101110000000
000001000000000101000010000001010000000100
010000000000000011100010000011011110000000
010000000000000000100011110111110000000000

.logic_tile 4 8
100000000000000000000000010101101100000001010000000000
000000000100000000000010000011101111000110000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000111100000000000001001000100000000
000000000000000000000100001011001011000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000001101000000000000000001010000100100000001
000010000110000111100011111101001001100000010000000000
000000000001000001100000000001001010000001010100000000
000000000000000000000000000000110000000001010000000000
000000000000000000000111000011100000000000000100000000
000000000100000000000000001101000000101001010000000000
010000000000000000000000011101000000000000000100000000
000000000000000000000010001111100000010110100000100100

.logic_tile 5 8
000000000001000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
101000000000000000000000001111101111000100100000000000
000000000000000000000000000101011011100001100010000010
010000000000000000000000000101111100101110110000000000
010000000000000000000000000000001111101110110000000001
000000000000000000000000010011000000000000000100000000
000000000000000101000011110000100000000001000000000001
000000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000001000000001011100000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 6 8
000000000000000001100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
101000000000000000000000001101011000010100000000000000
000000000000001111000000000111100000000000000000000000
010000000100000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000001
000000000000000000000000000000000000010110100000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
110000000000001001000000000000000000000000000000000000
110000000000001001100000000000000000000000000000000000

.logic_tile 7 8
000000000000000101000000000001000000000000000001000000
000000000000000000000011100101000000010110100000000000
101000000000000000000111000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
101000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000011000000001110000100000100000000
110000000000000000000000000000000000000000000000100010
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000000000000101000010100000000000000000100100000000
000000000000001101100110110000001111000000000000000000
000000000000000101000010100000011100000100000100000000
000000000000010000100100000000010000000000000000000000

.logic_tile 9 8
000010000000000000000000010111100000000000001000000000
000001001100000000000010000000100000000000000000001000
011000000000001000000000000111100000000000001000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000100000000
000000000000000000000000000001011111100000000000000000
000000000000000000000000000000101111100000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111001100110100000000
000000000000000000000000000000001111110011000100000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000100000010110100100000000
010000000000000001100000010111101001100001000001000000
010000000000000000000010000000011111100001000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000100000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000001100000000111100001001001000100000001
000000000000000000000000000000001110001001000000000000
111000000000000111100000000111100000000000000101000000
000000000000000000100000001111000000010110100000000000
010000000000000000000000000000001101001100000100000000
000000000000000101000000000000011110001100000010000000
000000000000000000000000000000011110000000110101000000
000000000000000000000000000000001010000000110000000000
000000000000001000000110000001100001001001000110000000
000000000000000001000000000000001110001001000000000000
000000000000000001100000000000011110000000110110000000
000000000000000000000000000000001000000000110000000000
000000000000000000000000010011100001001001000100000000
000000000000000000000010000000001110001001000000100000
010000000000001001000000000111101100010100000100000000
000000000000000001000000000000000000010100000000000010

.logic_tile 2 9
000100100000001101000010101111001000000011000000000000
000001000000000011100110110001111111001100000000000000
111000000001010000000010101011101100011111110000000000
000000000000101101000110111001011010111111110010000000
000000000000001000000000011011011010000000110000000000
000000000000000001000011110101101100110000000000000000
000000000000000101000000010001001000100101100000000000
000000000000001101100010000000011001100101100000000000
000000000000001000000011010001011011000011000000000000
000000000000001101000110001001011101000000110000000000
000000000000001001100110000000000000000000000100000000
000000000000000001000011111101000000000010000000000000
000000001110000000000110011011111111111100110000000000
000000000000000000000011100101101001001111110000000000
000000000000000000000000001000000000000000000100000100
000000000000000111000000000011000000000010000000000000

.ramb_tile 3 9
000000000000000000000011101011011010000000
000000000000000000000011011011000000000000
111000000000000001100111000101101010000000
000000000000000000100111001001100000000000
110000000000000001000000010101011010000000
010000000000000000000010010111100000000000
000000000001000011100111110001001010000000
000000000000000001100110011011100000000000
000000100000000001100011101001111010000000
000001000000000000100010001111000000000000
000000000000000011100000011011101010000000
000000000010001111000011011001000000000100
000000000000000111000000001101111010000000
000000000000000000000000000111100000000000
010000000000000011100010001001101010000000
110000000000000000100000000011100000000000

.logic_tile 4 9
000000000000001000000000000001100000000000000100000000
000000000000000111000000000000100000000001000001000000
101000000001010101000010100000000001000000100100100000
000000000000000000100100000000001000000000000000000000
110000000000001000000000001001111010011010010000000000
010000000000000111000000001101111000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000010111101000000000010000000100000
000000000000000111000000001000000000010110100100000000
000000000000010000000010000011000000101001010000000001
000001000000001000000000001000000001011001100100000000
000010100000010001000000001001001011100110010001000000
000000000000001000000110000000001100001100110000000000
000000000000000001000000000000001111001100110000000000
010000001110000000000000000111011010000011000000000000
000000000000000000000000000101111110110000000000000000

.logic_tile 5 9
000000000000000101000111101011001011111001010100100000
000000000100000000100010110101011011100000001010000000
101000000000001101000110100000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000000000000000101100110011001111110100000000000000000
000000000000000000000010001001111100000000000000000000
000000000000001111000110011111001011001010000000000000
000000000000000001000010101101101010010000010000000000
000000000000001101000000000000000001011001100000000000
000000000000000001000000001001001111100110010000000000
000010100000000000000011100101100000111001110000000001
000000000000000000000000000000001001111001110000100000
000000000000000000000011100011111000011010010000000000
000000000000000000000000000000101001011010010000000000
010000000000000000000111010101011000101000000000000000
000000000000000000000110000001100000000001010000000000

.logic_tile 6 9
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000001000001010111101000000000000
110000000000000000000010011101011101111110000000000000
000000000000000000000010100001000000000000000000000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000111100111111001111000110100000000
000000000000010000000111110000101101111000110000000000
111000000000000111100000001000011011110110100100000000
100000000000001101100000001101001111111001010000000000
010000000000000000000010101111111110111001010100000000
110000000000000000000100000001011001110000000000000000
000000000000000011100000001111000000101001010100000000
000000000000000000100010111111000000000000000000000000
000000000000000111000111000000001100000011110000000000
000000001010000000000100000000000000000011110000000000
000000000000000011100000011000000000100000010100000000
000000000000000000100011011111001001010000100000000000
000000000000000011100000001011011111101000010100000000
000000000000000000100000001111111000111000100000000000
110000000000001101100110111000011101111100010100000000
110000000000000101100011001111011100111100100000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010001000000000
110000000001000111000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000011100000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000011100000000101000000000000000100000000
110000000000000000100000000000000000000001000000000000

.logic_tile 9 9
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001101000000000000000000
011000000000000000000110000000000000000000000100000000
100000000000000000000000000111000000000010000000000000
110000000000000000000010110001100000000000000100000000
010000000000000000000011110000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000001100000010000000000000000000100000000
000000000001010000000011011001000000000010000000000000
000010100000000000000000010000001010001100000000000000
000000000000000000000010000000011011001100000000100000
000000000000001000000110000000001110000100000100000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000010000000000000000100000000001000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000010110100000000100
000000000000000000000000000011100000111111110000000000

.io_tile 13 9
000000000000000010
000011010000000000
000000011000000000
000000001000000001
000000000000001110
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000001100000000000000000000011010000100000110000001
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000101000010000111001110101011110000000000
110000000000000000100000000000010000101011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000001101000000000000000001000000001000000000
000000000000000101100010110000001000000000000000001000
000000000000001101100000000000011000001100111000000000
000000000000000101000010110000001010110011000000000000
000010100000000000000000000001001000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000110001100000000001101000001100111000000000
000000000001010000000011100000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001111010000000000000000001000001100110000000000
000000000100000000000000001001000000110011000000000000
000000000000000000000000000001101101110000000000000000
000000000000000000000000000011011010000000110000000000

.ramt_tile 3 10
000010100000010001100000001101101010001000
000000000110100000100011010001110000000000
101000000000001111100111100011001000000000
000000000000001001100111001011110000000001
010000000000001000000110001111001010000000
010000000000001001000111011001010000001000
000000000000001011100010001111001000001000
000000000000000111000010000101010000000000
000010100000000000000111101001101010000000
000001000000001001000011101101110000000100
000000000000000000000000000011001000000000
000000000000000000000011110001010000000100
000000000000010111000000000001101010000000
000000000000000111100000001101010000000100
010000000000000000000000000011101000000000
110000000000000000000000000101110000000100

.logic_tile 4 10
000000000000000101000010100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000000000000000000011001001100111000000000
000000000110000101000000000000001110110011000000000000
000000000000000000000000000011101000001100111000000000
000000000001000101000000000000000000110011000000000000
000000000001010000000000000000001000001100111000000000
000000000000100000000000000000001111110011000000000000
000000000000000101100000000011001000001100111000000000
000000001000000000000000000000000000110011000000000010
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000010001001000001100111000000000
000001000010000000000010100000100000110011000000000000
000000000000001000000000000000001000001100110000000000
000000000000000101000000000101000000110011000000000000

.logic_tile 5 10
000000000000000000000000000000011010010101010000000000
000000000000000000000010111101000000101010100000000000
101000100000000001100000001000000000000000000110000000
000001000000000000000000000101000000000010000000000000
110000000000000101100110110000000000000000100110000000
110001000000000000000010100000001011000000000001000000
000000001000001101100010000000001100000100000110000000
000000000000000101000100000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001010000000000010000100
000000000000000000000000010000000000000000100100100001
000010000110000000000011010000001011000000000000000000
000000000000000000000011110001111111001010000000000000
000000000000000000000010011001001101010000010000000000
010000000000101000000000001101111010000000110000000000
000000001110010001000000000101101111110000000000000000

.logic_tile 6 10
000000000000001000000011100000000000000000000000000000
000000000000000101010011100000000000000000000000000000
101000000000001000000110101111111100100000000000000000
000000000000000011000000001001101010000000000000000000
010000000000000000000000000000000000000000100100000000
010000000000001101000000000000001100000000000000000001
000000000000000000000111000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000011100011011110100110000000000000
000000000000000101000000001111111000100100010000000000
000000000000001000000000000000000000000000100110000000
000100000000000001000000000000001001000000000010000001
000000000000000000000111000000000000000000000000000000
000000000100001101000100000000000000000000000000000000
000000000000000000000010100101111000111110110000000000
000000000000000000000110110000101110111110110010000000

.logic_tile 7 10
000010100000000001100110000001111010111111110100000000
000000000000000000100100001011111010111001010000000000
111000000000001000000010101111111110111001010000000100
100000000100000001000100000111101111111110110000000000
110000000000000001100010110001001011010111100000000000
110000000000000000000111101101011000001011100000000000
000000000000000000000000011111111110000110100000000000
000000000000000000000011010111101111000011000000000000
000000000000000000000000011111011111000000000000000000
000000000000000000000010000111101111000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000110000001011001000011100000000000
000000000000000000000010110000111000000011100000000000
000000000000001101000010100000000000000000000000000000
000000000000000011100100000000000000000000000000000000

.logic_tile 8 10
000000000000001000000000000111011110101000000000000100
000000000000001001000000000000100000101000000000000000
011000000000001000000000010001100000000000000100000000
100000000000001001000010010000000000000001000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000010000000000000000000100000000001000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000110110001000000000010000000000000
000000000000001000000000000000001010000100000100000000
000000000000000011000000000000010000000000000000000000

.logic_tile 9 10
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000010100101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
010011110000000000
000000000000000000
100000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001110000000000000001000
000000000000000101000000000001101110001100111000000000
000000000000000101010000000000000000110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101000000010111101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000010000001000001100110000000000
000000000000000000000010100000001111110011000000000000

.logic_tile 2 11
000000000000010111000110110000001010000100000100100001
000000000000000000000011100000010000000000000000000000
111000000000001000000000000000000000000000000100000001
000000000111011011000011101001000000000010000000000000
010000000000000101000000010000000001000000100100000000
010000000000000000100010100000001011000000000000000010
000000000000000011100110110001111011011010010000000000
000000000000000000000010100000111011011010010000000000
000000000000000000000000001000011110100101100000000000
000000000000000000000000000001001010011010010000000000
000010100000000000000000000000011010111101010000000100
000000000000001101000000000001000000111110100010100000
000000000000000000000000000101100000000000000100000000
000000000000000001000000000000100000000001000000000010
010000000000001000000000000101111100000000100000000000
000000000000001001000000000001101110100000000010000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001010010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
100000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000111000000000000000000000000000000
100000000000001011000100000000000000000000000000000000
000000000000000111100000001101000000000000000100100000
000000000000000000000000000001100000101001010000100000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010010100000100000000
000000000000000000000000000101000000101000000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000001000111000000001101011000100010110100100001
000000000000100000000000000001011010000001010000000000
101000000000011000000110000000001110110011000000000000
000000000000100011000111110000001000110011000010000000
110000000000100111100110000001011010010101010000000000
110000000000010001000011100000010000010101010000000000
000000000000001111000010100111001100010101010000000000
000000000000000001100110110000010000010101010000000001
000001000000000000000110011000000001011001100000000100
000010000000000000000110010111001101100110010000000000
000000000000000000000000010101111000110000000000000000
000000000010000000000010011101011110001100000000000000
000000000000000001100010000011000000011001100000000100
000000000000000001100010110000101101011001100000000000
000000000000000001100000000101011011100010000000000000
000000000000000000100000001111111010001000100000000000

.logic_tile 6 11
000000000000001011100000010101111101100110000000000000
000000000000000101100011000101101101011000100000000000
101000000000000000000010100001001100000000000000000001
000000000000000000000011110001001011100000000010000000
110000000000000101100000011101000000000000000100000000
010000000000001111000011001001000000010110100000000000
000000000000000000000000011000001101010111000000000000
000000000000000000000010101111001001101011000000000000
000000000000000000000000000001001110000111010001000000
000001000010000001000010010001011001011001110000000000
000000100000001101000000000001100000100000010100000000
000011000000000101100010110000101010100000010000000000
000000000000000000000000000000000000111001110000000001
000000000000000000000010000001001001110110110000000000
110000000000000000000000010001100000010000100100000000
010000001000000000000010000000101010010000100000000000

.logic_tile 7 11
000000000000001000000000000000011110000100000000000000
000000000000000011000010110000000000000000000000000000
101000000000001101100000010001111010000000100000100001
000000000000000011000010100000101010000000100000000100
010010100000001101000110110011001010000000000000000000
110000000000001011100110100001011010001000000000000000
000000000000000011100110101001011010000100000000100000
000000000000000000000000000001111011000000000000000000
000000000000000011100000001000011110000010100000000000
000000000000000000000000001111000000000001010000000000
000000000001010001100000000000011000000100000100000000
000000000000001001000000000000010000000000000000000000
000010100001010000000000001011101100001111010000000000
000000000000000000000000000011001001001111000000000100
010000000000001000000110100001011011000000100000000000
010000000000000101000000001101111000000000000000100000

.logic_tile 8 11
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001000000000000000000000
101000000000001101000110000000011010000100000100000000
000000000000001001000110100000010000000000000000000000
010000000000000101000110000000000001000000100100000000
010000000000000000000100000000001001000000000000000000
000000000000000001100010101000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000010
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000001010001000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000010100000000000011001100000000000
001000000000000000000010101001001010100110010010000000
111000000000000101000000000111111100100010010000100000
000000000000000101000010101101001010011001100000000000
000000000000000101000110001000011000010101010000000000
001000000000001101000010111001000000101010100010000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000010
000000000000001000000010000001100000011001100000000000
001000000000011001000000000000001001011001100000000000
000000000000000000000000001001100000000000000000000000
001000000000000000000000000001000000111111110000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000001111011000101000000000000000
001000000010000000000011100001100000000000000010000000
111000000000001101000000010101000000010110100110000000
000000000000000001100010100000000000010110100000000010
110000000000001001100010100011011010001000010000000000
111000001010000101000000001101101101010010000000000000
000000000000001101100000000000011000000100000100000000
001000000000001011000000000000010000000000000010000000
000000000000000000000110010111101011100010000000000000
001000000010000000000110011001001001000100010000000000
000000000001010000000000000101100000000000000100000000
001000000000100000000000000000000000000001000010000000
000000000000000000000011110000001100001100110100000000
001000000000000000000010000000011101001100110010000000
010000000000000000000110010000011111001100110100000000
001000000000000001000110010000011111001100110010000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100100000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000000111000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000
000000000000001001000000011000011110101010100011000000
001000000000000111000011100011010000010101010000100010
000000000000000000000000010111100000000000000100000000
001000000000000000000011100000100000000001000000000000
000000000000001000000010000000000001000000100100000000
001000000000000001000011110000001110000000000000100000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000100000000101000000010101000000000000000100100001
000000000000001101100010100000100000000001000000000000
000000000000001000000110100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000001000000000000000000011000000100000100100000
001000001000000000000000000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000100010
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000100000

.logic_tile 6 12
010000000000001000000010100000000000000000000000000000
001000000000000111000000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000001100000000000000001000000100000000000
001000000000100000100000000000001100000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001100011110110000000
001000000001010000000000000001011110010011110001000000
000000000000100000000000000000000000000000000000000000
001000000001010101000000000000000000000000000000000000
000000000000000000000000000000001001011100000000000010
001000000000000000000000000101011010101100000000000000
010000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 7 12
010000000000001000000000010101011100010000000000000000
001001000000001001000010010000111100010000000000000000
101000000000000001100000000000001010000100000100000000
000000000000000000100000000000010000000000000010100000
110000000000000001100110010000011010000100000100100000
111010000000000000100111110000000000000000000000000000
000000000000000101000000001000000000000000000110000001
001000000000000101000000000001000000000010000000000001
000001000000000000000000000000000000000000000100000000
001000100000001101000000000101000000000010000000000000
000000000000000000000110000001000000000000000100000000
001000000000000000000100000000000000000001000000000000
000000000000000000000111101000011100001000000000000000
001000000000000000000100000101011100000100000000000001
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000100000000001000010000000

.logic_tile 8 12
010010000000000101100010100000000000000000000100000000
001001000000000000000010100101000000000010000000000011
101000000000001101100000001001111010000100000010000000
000000000000000101000000000001011000000000000000000000
010000000000000101000111101000011001000010000000100000
111000000000000101000100000001001011000001000000000000
000000000000000101000110100000000000000000100110000000
001000000000000000000010100000001010000000000000000001
000000000000000000000000000001000000000000000100000110
001000000000000000000000000000100000000001000000000001
000001000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000010000001
000000000000000000000000000000000000000000100100000100
001000000000000000000000000000001001000000000000000101
000000000000000000000000000101100000000000000100000110
001000000000000000000000000000000000000001000000000001

.logic_tile 9 12
010000000000001101100010100001001010000110100000000000
001000000000001111000111110000011101000110100000000010
101001000000000000000000001011101100110000110000000000
000000000000000000000000001111111110110000100010000000
010000000000000101000000010000000000000000000000000000
011000000000000000100010100000000000000000000000000000
000000000000000101000010100001011100011111100000000000
001000000000000000100100001011011000101111100000000000
000000000000000000000111001000000000011111100110000000
001000000000000000000111111101001010101111010000000000
000000000000001000000000010000000000000000000000000000
001000000000000111000011110000000000000000000000000000
000000000000000000000110001000000001011111100100000000
001000000000000001000000000111001010101111010000000010
110010100000000101000000010111000000011111100100000000
011000000000000000100011100000101001011111100000000010

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 11 12
010000000000000000000011100000001000000100000100000000
001000000000000000000000000000010000000000000000100000
101000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000001000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
000001011100000000
000000000100000000
000000000000000000
000000000000000000
000000111000010010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
100010000100000000
000000110100000000
000000000100000000
000000000100000000
101100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000000010000000001000000100100000000
001000000000000000000010000000001000000000000010100000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001101000111100000000001000000100100000000
111000000000000001000100000000001110000000000010000000
000000000000000000000011101000000000010110100000000000
001000000000000000000010111101000000101001010000000000
000000000000000000000010100101000000010000100000000000
001000000000000000000000000000001001010000100000000000
000000000000000000000000000001011010111111100000000000
001000000000000000000000000000111010111111100000000010
000100000000000000000110100101001100100110010000000000
001100000000000000000000001111011001111110010000000000
010000000000000001000000010101101011101001110000000000
001000000000000000100010000000101111101001110010000000

.logic_tile 2 13
110000000000000000000010110000000001000000001000000000
001000000010001101000110100000001001000000000000001000
111000000000001000000010100001011000001100111000000000
000000000000000101000110110000011011110011000000000000
010000000000001001100111011101001000110011000000000000
111000000000000101000110110011100000001100110000000000
000000000000000000000000000111011110000010100100000000
001000000000001111000000000000100000000010100000000000
000000000000000000000000011111011001010110100100000000
001000000010000000000010011111111000000001000000000000
000000000000001001100110001111001101100010000000000000
001000000000000001100000000011011010001000100000000000
000000100000000111000110010011111001010110100100000000
001000000000000000000010000101111000000010000000000000
010000000000000111000110000001001110101110010000000001
001000000000000000000000001001111010100110010000100000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000110000000000000000000100100100000
001000000000000000000000000000001110000000000001000000
111000000000101000000000000000000001000000100100000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000001000000000000000000110100000
001000100000000111000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000000000000000000000000000
000001000000000101000000001000000000000000000110000000
001010000000000000000000001111000000000010000000000000
000000000000000001100000000001000000000000000110000000
001000000000000101000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 5 13
010010000000000000000000000000000000000000000000000000
001001000100000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000001000000000000011100000000000000100000000
001000000000001011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000001000000000101111010100000000
001000000000000000000000000101001010011111100000000010
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010001000000001001100000010000011000000100000100000000
001000100000000101100010010000010000000000000000000000
101000000000001000000110000001111010000001010000000000
000000000000001001000110100000100000000001010000000000
110000000000000001100000000000001010100000000010000000
011000000000000101000010100001011001010000000000000000
000000000000000111100000010001000000100000010011000000
001000000000000000000011000001101010110000110000000000
000000001100000000000000010000000001001001000001000000
001000000000000000000010010101001100000110000000000000
000000000000001000000000000000001110000100000100000000
001000000000000101000000000000000000000000000000000000
000000100000000001000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000

.logic_tile 8 13
010000000000000101000010100000000000000000100100000000
001000000000000101000000000000001000000000000000000000
101000000000000111100110110111000000110110110000100000
000000000000000000000010001101101100111111110000000101
010000000100000101100110100001000000000000000100000000
111000000000010000000110100000100000000001000000000000
000010100000000000000000001000001010101000000000000000
001001000000000000000000000111000000010100000010000000
000000000000000001100000000101001100010111110000000001
001000000000000000100000001111100000111111110000000000
000000000000001001000000001001111101011110100000000000
001000000000000001100000001001101100011101000000000000
000000001100000000000110000001000000001001000000000000
001000000000000000000100000000001111001001000000100100
000000000000001000000000001000000000000000000100000000
001000000000000101000000000001000000000010000000000000

.logic_tile 9 13
010000000000000111100000000000000000100000010000000000
001000000000000101100011010001001010010000100010100000
101000000000000000000110111111101101000110100000000000
000000000000001101000011111101011110001111110000000000
010000000001001101100010011111000001001001000010000001
011000000000001111000010101111101011000000000000000100
000000000000001011100111111011001010001011100000000000
001000000000000101000110100101111000010111100000000000
000000000000000101000000011000000000100000010000000000
001000000000000000100010001101001110010000100000000100
000000000000001000000000000011101100000110100000000000
001000000000000001000000000011011010001111110000000000
000000000000000001100011111101101010011111100110000000
001000000000000000100110010001011111111111010000000000
010000000000000111000011101011111001010110110000000000
111000000000000011100100001001011010010001110000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100001010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000001010000100000100000000
001000100000000000000000000000000000000000000000000100
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
111000000000001111000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
010000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000011000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000010110000000001000000001000000000
000000000000000000000010000000001000000000000000001000
111000000000001101000000000001111000001100111000000000
000000000000000001100011000000101001110011000000000000
110000000000000001100010100011101001110011000000000000
010000000000001101000110110000001001001100110000000000
000000000000000000000000001000000000000110000100000000
000000000000000000000010110111001101001001000000000000
000000000000000000000110000011000000010110100000000000
000000000000000000000010010000100000010110100000000000
000000000000001001100000000101001000000111000100000000
000000000000001001000000000101111011000011000000000000
000000000000100001100000000101001010010110100100000000
000000000001010000100000000101101011000010000000000000
010000000000001000000000001011101111100110010000000001
000000000000000101000000000001001011011000100000000000

.logic_tile 2 14
100000000000000000000110000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
111010000000001000000000001001111110111111110000000000
000001000000001011000010101111000000101011110000000100
010000000000000000000010100000000001010000100100000001
000000000000000000000000001011001111100000010000000000
000000000000000000000000000000011001110000000000000000
000000000000000101000000000000011010110000000000000000
000000000000001111000000000111100001100110010000000001
000000000000001001100010110000101110100110010000100000
000000000000000000000000000000001100000000110100000000
000000000000000000000000000000011100000000110000100010
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
010000000000000101000011100101001100111100000000000000
000000000000000000100110111001100000101000000010000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
100000000000000011100000000111111110110010110000000000
000000000000000000000010010000011101110010110000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001011111000000100110000000
000000000000000000000000000000001101000000100000100000
010000000000000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000

.logic_tile 5 14
000000000000001000000000000001100000011001100100000000
000000000000000011000000000000101000011001100000000000
101000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000001000000100100000000
110000000000000000100010000000001010000000000000000001
000000000000000011100111000000000000000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000100000000000000000001011000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000011000000100000100000000
000010100000000000000010100000010000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000100000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000101000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
101000000000000101000000010000011000101000000010000001
000000000000001101000010010001010000010100000000000110
010000000000000101000010111111011111110111110100100000
110000000000001001100011100101001101010111110000000000
000000000000001111100000001001101011010110110000000000
000000000000001001100010101101101010010001110000000000
000000000000001000000110101101111001001011100000000000
000000000000000101000010101001001000101011010000000000
000000000000001101000000011001001101001111110100000000
000000000000001011000011000101001100101111111000100000
000000000000000000000000001101001101110111110100000000
000000000000000101000000000101111100010111110000100000
110000000000001111000000000011011010110110100100000000
110000000000000001100000001001101010111111110000100000

.logic_tile 8 14
000000000000000101000000000011011011001111110000000000
000000000000000101000000000101101011000110100000000000
101000000000000000000010100011111111110001110100000000
000000000000000101000100000000111001110001110000100000
010000000000000101000010100111001111011001010100000000
110000000000000000000100001111101111010110010010000000
000010100000001000000110000001011000101110000000000000
000000000000001001000000000001001111011110100000000000
000000000000001000000010110000001111001001110100000000
000000000000000101000010100011001111000110110010000000
000000100000000000000110111000011111010100100100000000
000001000000000000000010101001011101101000010010000010
000000000000000101100110100111001111111001100110000000
000000000000000101000010100111101111110110100000000000
000000000000100000000010100011011110011001010100000000
000000000000010000000000000111111111100101010000000000

.logic_tile 9 14
000000000000000011100011100000000000000000100100000000
000000000000001101100000000000001010000000000000000000
101000000000000111000111000000000001000000100100000000
000000000000000000000100000000001000000000000000000000
110001000000000111000010001000000000000000000100000000
110010100000000000000010101101000000000010000000000000
000000000000100001000011101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000001100000001011001010000111010000000000
000000000000000000100000000101011000101011010000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000001100000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
101000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000111011111010111100000000000
000000000000000001000000000111001010111111010000000100
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001011110011111100000000000
000000000010000000000000000001001110011111010010000000
000000000000001111100011100000000000000000000000000000
000000000000000011100100000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 12 14
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
100000000000000000000010100001100001010000100000000000
000000000000000000000011110000001101010000100000000000
111000000000001001100000001101101010111100000000000000
000000000000001001000000000101100000111110100010000000
010000000000000001000010101001011001101010110000000000
010000000000000000000000001011101111010101010000000000
000000000000001101000010101101011110101001010000000000
000000000000000001000010100001110000000010100000000000
000000000000000000000000001001101001111111110000000000
000000000000000000000000001011011111010000010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000001000000000000000000001000000100100000000
000010000000000001000000000000001000000000000000000000
010000000000000000000110000000011011110000000000000000
000000000000000000000000000000001011110000000000000000

.logic_tile 2 15
100000000000000011100110110000000000000000000000000000
000000000000100001000011100000000000000000000000000000
111000000000001101100000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000011010000100000000000010
000000000000000000000000000001001000001000000000000000
000000000000000000000000000001100000101111010000000000
000000000000000000000000000001101001010110100010000000
000000000000000000000000000001101111000001000100000010
000000000000000001000000000000001001000001000000100001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000000100100000
000000000000001111000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100111100001010000100010000000
000000000000000000000000000101001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000001100000011100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000101010100100000000
000000000000000000000000000000010000101010100000100000
010000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000000011010000100000100000000
000000100000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000001000000000011000000101001010000000000
000000000110000000000000000101001001110110110000000000
000000000000000001000000000000001100000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000001110100000000000011101011110010010100000000000
000000000001010000000011011001011001110011110000000000
101000000000000000000010100101000000000000000100000000
000000000000000101000110100000100000000001000000000000
110000000000000000000111001101011110010010100000000000
110000000000000001000100000001001001110011110000000000
000000000001011000000000000011001101001111000000000000
000000000000000011000000001011101110000111000010000000
000000000000101000000110110000000000000000000000000000
000000000001010101000010100000000000000000000000000000
000001000000000000000000011111011101000110100000000000
000000000000000001000011010101001001001111110000000000
000000000000000001100011111000000000000000000100000000
000000000000000000000010101011000000000010000000000010
000000000000001000000110111111101100101001000000000000
000000000000000101000010101111101111100001010000000000

.logic_tile 9 15
000000000000000000000111010000000000000000000100000000
000000000000000000000111001001000000000010000000000000
101000000000000000000110000101111110111101000000000000
000000000000000111000000000000111001111101000000000010
010000000000001000000010010000000001000000100100000000
110000000000001011000011010000001000000000000000000000
000000000000001000000111100000000000000000100100000000
000000000000000011000000000000001011000000000000000000
000000000000001000000110010101100000000000000100000000
000000000000000001000010000000000000000001000000000000
000000000000001000000000001011001101100000110000000000
000010000000000001000000001111011001100000010010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000010010000011100000010100000000000
000000000000000000000010001011000000000001010010000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000001000001110110100110100000000
000000000000000000000000001011011101111000110010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100101000001010000100100000001
000000000000000000000111101011001101101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000010111000010010
000000111000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000100100100100
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000001101110111110100000000000
000000000000000000000000000000100000111110100000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000001000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000010000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
110000000000000000
100000000000000001
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000001000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
010000000000011000
000000000000000000
010000000000000000
000000000000000001
000000000000001100
000000000000000100
001100011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 50 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 51 w_rx_24_fifo_pull
.sym 52 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 137 i_smi_soe_se$SB_IO_IN
.sym 179 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 180 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 181 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 182 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 183 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 184 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 202 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 214 w_rx_24_fifo_pull
.sym 222 $PACKER_VCC_NET
.sym 227 i_smi_soe_se$SB_IO_IN
.sym 292 smi_ctrl_ins.int_cnt_24[4]
.sym 294 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 297 smi_ctrl_ins.int_cnt_24[5]
.sym 298 i_smi_a1_SB_LUT4_I1_O[1]
.sym 324 w_rx_09_fifo_push
.sym 325 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 326 rx_09_fifo.rd_addr[7]
.sym 343 i_smi_soe_se$SB_IO_IN
.sym 407 i_smi_a2_SB_LUT4_I1_O[1]
.sym 437 io_smi_data[1]$SB_IO_OUT
.sym 455 i_smi_soe_se$SB_IO_IN
.sym 456 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 519 w_rx_24_fifo_data[6]
.sym 520 w_rx_24_fifo_data[8]
.sym 521 w_rx_24_fifo_data[10]
.sym 522 w_rx_24_fifo_data[12]
.sym 553 $PACKER_VCC_NET
.sym 554 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 585 $PACKER_VCC_NET
.sym 633 w_rx_24_fifo_data[11]
.sym 634 w_rx_24_fifo_data[9]
.sym 635 w_rx_24_fifo_data[5]
.sym 636 w_rx_24_fifo_data[7]
.sym 637 w_rx_24_fifo_data[13]
.sym 638 w_rx_24_fifo_data[15]
.sym 639 w_rx_24_fifo_data[14]
.sym 640 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 668 w_rx_24_fifo_data[12]
.sym 691 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 712 w_rx_24_fifo_data[10]
.sym 746 w_rx_24_fifo_data[17]
.sym 753 w_rx_24_fifo_data[29]
.sym 757 w_rx_24_fifo_data[5]
.sym 759 w_rx_24_fifo_data[7]
.sym 779 w_lvds_rx_09_d0
.sym 783 w_rx_24_fifo_data[13]
.sym 785 w_rx_24_fifo_data[15]
.sym 826 w_lvds_rx_09_d0
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 w_rx_24_fifo_data[28]
.sym 861 w_rx_24_fifo_data[23]
.sym 862 w_rx_24_fifo_data[21]
.sym 863 w_rx_24_fifo_data[19]
.sym 864 w_rx_24_fifo_data[26]
.sym 865 w_rx_24_fifo_data[25]
.sym 866 w_rx_24_fifo_data[27]
.sym 867 w_rx_24_fifo_data[30]
.sym 910 lvds_clock
.sym 915 w_rx_24_fifo_data[29]
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 968 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 974 rx_24_fifo.wr_addr[4]
.sym 976 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 978 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 979 rx_24_fifo.wr_addr[5]
.sym 987 w_rx_24_fifo_data[19]
.sym 1005 w_rx_24_fifo_data[23]
.sym 1008 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 1011 w_rx_24_fifo_data[26]
.sym 1013 w_rx_24_fifo_data[25]
.sym 1050 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 1052 w_rx_24_fifo_data[24]
.sym 1089 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 1090 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 1091 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 1092 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 1093 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 1094 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 1095 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 1101 $PACKER_VCC_NET
.sym 1119 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 1125 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 1127 rx_24_fifo.wr_addr[5]
.sym 1163 rx_24_fifo.wr_addr[4]
.sym 1168 w_lvds_rx_24_d0
.sym 1169 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1188 $PACKER_VCC_NET
.sym 1202 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 1203 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1204 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 1205 rx_24_fifo.rd_addr_gray_wr[7]
.sym 1206 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 1207 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 1208 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 1246 w_lvds_rx_09_d1
.sym 1253 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1318 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1319 lvds_rx_24_inst.r_phase_count[1]
.sym 1320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1321 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 1322 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 1323 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1388 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1416 $PACKER_VCC_NET
.sym 1431 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 1432 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 1433 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 1434 lvds_rx_24_inst.r_phase_count[0]
.sym 1435 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 1436 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 1437 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1439 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 1474 $PACKER_VCC_NET
.sym 1485 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1506 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1544 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1545 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1546 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 1547 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1548 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 1549 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 1550 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 1551 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 1557 $PACKER_VCC_NET
.sym 1577 w_lvds_rx_24_d0
.sym 1621 w_lvds_rx_24_d1
.sym 1879 w_rx_09_fifo_data[29]
.sym 1880 w_rx_09_fifo_data[21]
.sym 1881 w_rx_09_fifo_data[31]
.sym 1882 w_rx_09_fifo_data[19]
.sym 1883 w_rx_09_fifo_data[23]
.sym 1884 w_rx_09_fifo_data[27]
.sym 1885 w_rx_09_fifo_data[25]
.sym 1954 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2063 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 2064 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2065 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 2066 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 2067 w_rx_09_fifo_data[17]
.sym 2068 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 2069 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2070 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2072 $PACKER_VCC_NET
.sym 2073 $PACKER_VCC_NET
.sym 2116 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2117 w_rx_24_fifo_pull
.sym 2124 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2145 w_rx_24_fifo_empty
.sym 2154 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2156 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 2159 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2164 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2165 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2172 i_smi_soe_se$SB_IO_IN
.sym 2174 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2177 $PACKER_VCC_NET
.sym 2182 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2184 $nextpnr_ICESTORM_LC_13$O
.sym 2187 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 2190 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[4]
.sym 2192 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2196 $nextpnr_ICESTORM_LC_14$I3
.sym 2198 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2202 $nextpnr_ICESTORM_LC_14$COUT
.sym 2204 $PACKER_VCC_NET
.sym 2206 $nextpnr_ICESTORM_LC_14$I3
.sym 2209 i_smi_soe_se$SB_IO_IN
.sym 2210 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2212 $nextpnr_ICESTORM_LC_14$COUT
.sym 2215 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2216 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2231 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2232 r_counter[0]_$glb_clk
.sym 2233 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 2234 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 2235 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2236 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 2237 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[0]
.sym 2238 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2239 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2240 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2241 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[3]
.sym 2246 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2248 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2253 w_rx_09_fifo_data[15]
.sym 2254 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2256 w_rx_24_fifo_pull
.sym 2258 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 2259 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2266 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2269 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2288 smi_ctrl_ins.int_cnt_24[4]
.sym 2290 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2293 smi_ctrl_ins.int_cnt_24[5]
.sym 2294 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2296 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 2298 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 2299 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2301 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2309 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2316 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2317 i_smi_soe_se$SB_IO_IN
.sym 2319 $nextpnr_ICESTORM_LC_18$O
.sym 2322 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2325 $nextpnr_ICESTORM_LC_19$I3
.sym 2328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2335 $nextpnr_ICESTORM_LC_19$I3
.sym 2338 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2340 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2341 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2347 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2352 smi_ctrl_ins.int_cnt_24[4]
.sym 2356 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2357 i_smi_soe_se$SB_IO_IN
.sym 2358 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 2359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 2365 smi_ctrl_ins.int_cnt_24[5]
.sym 2369 w_smi_data_output[6]
.sym 2370 io_smi_data[0]$SB_IO_OUT
.sym 2371 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2372 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2373 io_smi_data[1]$SB_IO_OUT
.sym 2374 w_smi_data_output[4]
.sym 2375 w_smi_data_output[7]
.sym 2376 w_smi_data_output[1]
.sym 2378 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 2383 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2388 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 2390 w_rx_09_fifo_pull
.sym 2391 w_rx_09_fifo_pulled_data[0]
.sym 2392 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2402 w_smi_data_output[6]
.sym 2404 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 2407 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2428 smi_ctrl_ins.int_cnt_24[5]
.sym 2431 smi_ctrl_ins.int_cnt_24[4]
.sym 2432 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2433 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2436 w_rx_24_fifo_empty
.sym 2441 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2442 i_smi_soe_se$SB_IO_IN
.sym 2443 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2453 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2462 i_smi_soe_se$SB_IO_IN
.sym 2463 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2464 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2473 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2474 i_smi_soe_se$SB_IO_IN
.sym 2475 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2491 i_smi_soe_se$SB_IO_IN
.sym 2492 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2494 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 2497 w_rx_24_fifo_empty
.sym 2498 smi_ctrl_ins.int_cnt_24[4]
.sym 2499 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2500 smi_ctrl_ins.int_cnt_24[5]
.sym 2501 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2502 r_counter[0]_$glb_clk
.sym 2503 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 2504 w_smi_data_output[3]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2507 io_smi_data[3]$SB_IO_OUT
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2509 w_smi_data_output[5]
.sym 2510 w_smi_data_output[2]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2516 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 2517 w_smi_data_output[7]
.sym 2520 smi_ctrl_ins.int_cnt_24[4]
.sym 2524 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2526 w_rx_09_fifo_data[8]
.sym 2527 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2529 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2531 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2532 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2533 w_rx_24_fifo_data[6]
.sym 2535 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2549 smi_ctrl_ins.int_cnt_24[4]
.sym 2558 smi_ctrl_ins.int_cnt_24[4]
.sym 2566 $PACKER_VCC_NET
.sym 2568 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2571 smi_ctrl_ins.int_cnt_24[5]
.sym 2572 $PACKER_VCC_NET
.sym 2589 $nextpnr_ICESTORM_LC_0$O
.sym 2592 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2595 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2597 $PACKER_VCC_NET
.sym 2598 smi_ctrl_ins.int_cnt_24[4]
.sym 2602 $PACKER_VCC_NET
.sym 2603 smi_ctrl_ins.int_cnt_24[5]
.sym 2605 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2639 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2640 w_rx_24_fifo_data[4]
.sym 2641 w_rx_24_fifo_data[2]
.sym 2642 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2644 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2645 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2652 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2659 w_rx_24_fifo_empty
.sym 2663 w_rx_24_fifo_pull
.sym 2664 w_rx_24_fifo_data[14]
.sym 2666 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2668 w_rx_24_fifo_data[11]
.sym 2669 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2670 w_rx_24_fifo_data[9]
.sym 2671 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2673 w_rx_24_fifo_data[8]
.sym 2674 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2700 w_rx_24_fifo_data[6]
.sym 2701 w_rx_24_fifo_data[8]
.sym 2709 w_rx_24_fifo_data[4]
.sym 2710 w_rx_24_fifo_data[10]
.sym 2713 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2726 w_rx_24_fifo_data[4]
.sym 2728 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2731 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2733 w_rx_24_fifo_data[6]
.sym 2739 w_rx_24_fifo_data[8]
.sym 2740 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2744 w_rx_24_fifo_data[10]
.sym 2745 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 2774 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2776 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2777 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2779 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 2780 w_rx_09_fifo_data[1]
.sym 2781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2791 io_pmod[4]$SB_IO_OUT
.sym 2798 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 2799 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 2800 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2803 w_rx_24_fifo_data[17]
.sym 2806 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 2809 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2810 w_rx_24_fifo_data[27]
.sym 2830 w_rx_24_fifo_data[12]
.sym 2835 w_rx_24_fifo_data[11]
.sym 2838 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2840 smi_ctrl_ins.int_cnt_24[4]
.sym 2844 w_rx_24_fifo_data[9]
.sym 2845 w_rx_24_fifo_data[5]
.sym 2846 w_rx_24_fifo_data[7]
.sym 2847 w_rx_24_fifo_data[3]
.sym 2848 $PACKER_VCC_NET
.sym 2855 w_rx_24_fifo_data[13]
.sym 2856 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2861 w_rx_24_fifo_data[9]
.sym 2867 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2868 w_rx_24_fifo_data[7]
.sym 2872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2874 w_rx_24_fifo_data[3]
.sym 2879 w_rx_24_fifo_data[5]
.sym 2881 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2887 w_rx_24_fifo_data[11]
.sym 2890 w_rx_24_fifo_data[13]
.sym 2893 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2899 w_rx_24_fifo_data[12]
.sym 2902 $PACKER_VCC_NET
.sym 2903 smi_ctrl_ins.int_cnt_24[4]
.sym 2905 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 2909 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2910 w_rx_24_fifo_data[16]
.sym 2911 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 2912 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2913 w_rx_24_fifo_data[3]
.sym 2914 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2915 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 2916 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2922 w_rx_09_fifo_data[1]
.sym 2935 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2936 w_rx_24_fifo_data[30]
.sym 2938 w_rx_24_fifo_data[28]
.sym 2942 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2943 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2944 w_rx_24_fifo_data[1]
.sym 2965 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2968 w_rx_24_fifo_data[27]
.sym 2975 w_rx_24_fifo_data[15]
.sym 2995 w_rx_24_fifo_data[15]
.sym 2998 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3037 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3040 w_rx_24_fifo_data[27]
.sym 3041 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 lvds_clock_buf
.sym 3043 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 3044 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 3045 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 3046 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3047 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 3048 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3049 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3050 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 3051 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3064 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 3069 rx_24_fifo.wr_addr[2]
.sym 3071 i_smi_a2_SB_LUT4_I1_O[2]
.sym 3072 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3073 rx_24_fifo.wr_addr[4]
.sym 3079 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3082 $PACKER_VCC_NET
.sym 3083 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3098 w_rx_24_fifo_data[23]
.sym 3102 w_rx_24_fifo_data[24]
.sym 3105 w_rx_24_fifo_data[17]
.sym 3113 w_rx_24_fifo_data[28]
.sym 3116 w_rx_24_fifo_data[19]
.sym 3118 w_rx_24_fifo_data[25]
.sym 3123 w_rx_24_fifo_data[21]
.sym 3125 w_rx_24_fifo_data[26]
.sym 3126 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3131 w_rx_24_fifo_data[26]
.sym 3132 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3136 w_rx_24_fifo_data[21]
.sym 3137 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3144 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3145 w_rx_24_fifo_data[19]
.sym 3150 w_rx_24_fifo_data[17]
.sym 3151 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3155 w_rx_24_fifo_data[24]
.sym 3156 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3162 w_rx_24_fifo_data[23]
.sym 3163 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3167 w_rx_24_fifo_data[25]
.sym 3168 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3173 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3175 w_rx_24_fifo_data[28]
.sym 3176 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3177 lvds_clock_buf
.sym 3178 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 3180 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3181 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3182 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3183 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3184 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3185 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3186 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 3197 w_rx_24_fifo_data[21]
.sym 3200 rx_24_fifo.rd_addr_gray[6]
.sym 3203 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3208 w_rx_24_fifo_push
.sym 3209 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3211 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3213 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3237 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3241 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3243 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3244 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3256 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3258 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3268 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3278 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3280 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3291 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3295 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3311 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3312 lvds_clock_buf
.sym 3313 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 3314 rx_24_fifo.wr_addr[2]
.sym 3315 rx_24_fifo.wr_addr[3]
.sym 3316 rx_24_fifo.wr_addr[7]
.sym 3317 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 3318 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 3319 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3320 rx_24_fifo.wr_addr[6]
.sym 3321 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3327 w_rx_24_fifo_data[27]
.sym 3329 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 3332 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3334 w_rx_24_fifo_data[31]
.sym 3338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 3341 rx_24_fifo.rd_addr[7]
.sym 3344 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 3346 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 3348 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3354 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3361 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3367 rx_24_fifo.wr_addr[4]
.sym 3371 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 3372 rx_24_fifo.wr_addr[5]
.sym 3383 rx_24_fifo.wr_addr[2]
.sym 3384 rx_24_fifo.wr_addr[3]
.sym 3392 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3393 rx_24_fifo.wr_addr[7]
.sym 3397 rx_24_fifo.wr_addr[6]
.sym 3399 $nextpnr_ICESTORM_LC_10$O
.sym 3402 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3405 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3407 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 3409 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3411 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3414 rx_24_fifo.wr_addr[2]
.sym 3415 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3417 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3420 rx_24_fifo.wr_addr[3]
.sym 3421 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3423 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3426 rx_24_fifo.wr_addr[4]
.sym 3427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3429 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3432 rx_24_fifo.wr_addr[5]
.sym 3433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3435 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3437 rx_24_fifo.wr_addr[6]
.sym 3439 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3444 rx_24_fifo.wr_addr[7]
.sym 3445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3449 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 3450 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3451 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 3452 rx_24_fifo.wr_addr_gray[4]
.sym 3453 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 3454 rx_24_fifo.wr_addr_gray[3]
.sym 3455 rx_24_fifo.wr_addr_gray[2]
.sym 3456 rx_24_fifo.wr_addr_gray[6]
.sym 3465 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3466 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3475 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3479 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3482 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3484 w_rx_24_fifo_data[1]
.sym 3504 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3505 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3506 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3507 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3508 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3510 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3511 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3512 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3513 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3522 w_lvds_rx_09_d0
.sym 3525 rx_24_fifo.rd_addr[7]
.sym 3531 w_lvds_rx_09_d1
.sym 3535 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3537 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3541 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3542 w_lvds_rx_09_d1
.sym 3543 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3544 w_lvds_rx_09_d0
.sym 3547 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3550 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3553 rx_24_fifo.rd_addr[7]
.sym 3561 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3566 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3567 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3571 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3572 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3582 lvds_clock_buf
.sym 3585 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3586 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3587 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3588 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3589 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 3590 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3591 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3596 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3597 rx_24_fifo.wr_addr_gray[2]
.sym 3601 rx_24_fifo.wr_addr_gray[6]
.sym 3602 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3605 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3608 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3611 i_smi_a2_SB_LUT4_I1_O[2]
.sym 3615 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3639 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3641 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3645 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3646 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3648 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3651 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3652 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3656 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3664 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3666 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3667 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3672 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3684 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3688 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3695 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3696 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3701 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3702 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3703 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3706 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3707 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3708 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3709 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3713 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3714 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3715 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3716 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 3719 lvds_rx_09_inst.r_phase_count[1]
.sym 3720 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3721 w_rx_24_fifo_data[0]
.sym 3722 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3723 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3724 w_rx_24_fifo_data[1]
.sym 3725 lvds_rx_09_inst.r_phase_count[0]
.sym 3726 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3728 $PACKER_VCC_NET
.sym 3731 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3737 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3743 w_rx_24_fifo_push
.sym 3748 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3749 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3752 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3754 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3774 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3775 lvds_rx_24_inst.r_phase_count[1]
.sym 3776 lvds_rx_24_inst.r_phase_count[0]
.sym 3777 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3778 $PACKER_VCC_NET
.sym 3780 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3781 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3782 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3783 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3786 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3790 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3791 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3792 w_lvds_rx_24_d0
.sym 3793 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3797 w_lvds_rx_24_d1
.sym 3800 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3804 $nextpnr_ICESTORM_LC_5$O
.sym 3807 lvds_rx_24_inst.r_phase_count[0]
.sym 3810 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3812 $PACKER_VCC_NET
.sym 3813 lvds_rx_24_inst.r_phase_count[1]
.sym 3814 lvds_rx_24_inst.r_phase_count[0]
.sym 3818 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3819 $PACKER_VCC_NET
.sym 3820 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3823 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3825 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3830 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3835 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3836 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3837 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3838 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3841 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3842 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3843 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3844 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3847 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3848 w_lvds_rx_24_d0
.sym 3849 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3850 w_lvds_rx_24_d1
.sym 3851 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3852 lvds_clock_buf
.sym 3853 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 3858 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3859 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3860 w_rx_24_fifo_push
.sym 3869 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3871 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3909 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3910 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3911 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3912 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3916 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3918 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3919 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3920 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3921 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3922 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3929 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3931 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3938 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3941 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3942 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3946 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3947 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3949 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3952 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3953 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3954 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3955 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3958 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3959 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3961 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3964 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3965 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3966 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3967 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3970 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3978 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3984 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3985 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3986 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3987 lvds_clock_buf
.sym 3988 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 3991 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 4002 i_smi_a1$SB_IO_IN
.sym 4005 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 4012 i_smi_a2$SB_IO_IN
.sym 4014 o_shdn_tx_lna$SB_IO_OUT
.sym 4030 i_smi_a2$SB_IO_IN
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4207 i_smi_a3$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4249 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4252 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4253 w_rx_24_fifo_push
.sym 4268 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4279 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4280 w_rx_09_fifo_data[21]
.sym 4291 w_rx_09_fifo_data[17]
.sym 4292 w_rx_09_fifo_data[27]
.sym 4293 w_rx_09_fifo_data[25]
.sym 4299 w_rx_09_fifo_data[23]
.sym 4303 w_rx_09_fifo_data[29]
.sym 4306 w_rx_09_fifo_data[19]
.sym 4312 w_rx_09_fifo_data[27]
.sym 4314 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4319 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4321 w_rx_09_fifo_data[19]
.sym 4326 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4327 w_rx_09_fifo_data[29]
.sym 4330 w_rx_09_fifo_data[17]
.sym 4331 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4337 w_rx_09_fifo_data[21]
.sym 4342 w_rx_09_fifo_data[25]
.sym 4343 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4348 w_rx_09_fifo_data[23]
.sym 4350 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4379 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4381 $PACKER_VCC_NET
.sym 4382 rx_09_fifo.wr_addr[0]
.sym 4384 $PACKER_VCC_NET
.sym 4385 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 4387 w_rx_09_fifo_data[23]
.sym 4406 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 4408 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 4409 w_rx_09_fifo_data[27]
.sym 4410 rx_09_fifo.rd_addr[4]
.sym 4411 rx_09_fifo.rd_addr[1]
.sym 4413 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 4415 w_rx_09_fifo_pulled_data[16]
.sym 4416 rx_09_fifo.wr_addr[6]
.sym 4418 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4419 rx_09_fifo.wr_addr[0]
.sym 4421 w_rx_09_fifo_data[1]
.sym 4425 w_rx_09_fifo_pulled_data[10]
.sym 4427 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4429 w_rx_09_fifo_pulled_data[12]
.sym 4442 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 4445 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4446 w_rx_09_fifo_pulled_data[10]
.sym 4447 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4448 w_rx_09_fifo_pulled_data[22]
.sym 4450 w_rx_09_fifo_data[15]
.sym 4452 w_rx_09_fifo_pulled_data[18]
.sym 4453 w_rx_09_fifo_pulled_data[19]
.sym 4454 w_rx_09_fifo_pulled_data[20]
.sym 4455 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4456 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4458 w_rx_09_fifo_pulled_data[12]
.sym 4459 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4460 w_rx_09_fifo_pulled_data[2]
.sym 4461 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4462 w_rx_09_fifo_pulled_data[4]
.sym 4464 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4465 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4468 w_rx_09_fifo_pulled_data[26]
.sym 4469 w_rx_09_fifo_pulled_data[3]
.sym 4470 w_rx_09_fifo_pulled_data[28]
.sym 4472 w_rx_09_fifo_pulled_data[6]
.sym 4475 w_rx_09_fifo_pulled_data[3]
.sym 4476 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4477 w_rx_09_fifo_pulled_data[19]
.sym 4478 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4481 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4482 w_rx_09_fifo_pulled_data[4]
.sym 4483 w_rx_09_fifo_pulled_data[20]
.sym 4484 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4487 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4488 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4489 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 4490 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4493 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4494 w_rx_09_fifo_pulled_data[10]
.sym 4495 w_rx_09_fifo_pulled_data[26]
.sym 4496 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4500 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4502 w_rx_09_fifo_data[15]
.sym 4505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4506 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4507 w_rx_09_fifo_pulled_data[28]
.sym 4508 w_rx_09_fifo_pulled_data[12]
.sym 4511 w_rx_09_fifo_pulled_data[2]
.sym 4512 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4513 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4514 w_rx_09_fifo_pulled_data[18]
.sym 4517 w_rx_09_fifo_pulled_data[6]
.sym 4518 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4519 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4520 w_rx_09_fifo_pulled_data[22]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4539 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 4542 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4545 $PACKER_VCC_NET
.sym 4546 w_smi_data_output[6]
.sym 4548 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 4551 $PACKER_VCC_NET
.sym 4552 w_rx_09_fifo_pulled_data[8]
.sym 4553 rx_09_fifo.wr_addr[7]
.sym 4554 io_smi_data[3]$SB_IO_OUT
.sym 4555 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4556 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4557 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 4558 rx_09_fifo.wr_addr[7]
.sym 4565 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 4566 i_smi_soe_se$SB_IO_IN
.sym 4568 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 4569 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 4570 w_rx_09_fifo_pulled_data[0]
.sym 4571 w_rx_09_fifo_pulled_data[30]
.sym 4572 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4573 w_rx_09_fifo_pulled_data[24]
.sym 4575 w_rx_09_fifo_pull
.sym 4576 i_smi_soe_se$SB_IO_IN
.sym 4577 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4578 w_rx_09_fifo_pulled_data[8]
.sym 4580 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4581 w_rx_09_fifo_pulled_data[16]
.sym 4582 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4583 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4584 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[0]
.sym 4585 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4587 w_rx_09_fifo_pulled_data[14]
.sym 4588 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[3]
.sym 4589 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4592 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 4593 w_rx_24_fifo_pull
.sym 4596 i_smi_a1_SB_LUT4_I1_O[1]
.sym 4598 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 4599 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[3]
.sym 4600 i_smi_soe_se$SB_IO_IN
.sym 4601 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[0]
.sym 4604 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4605 w_rx_09_fifo_pulled_data[30]
.sym 4606 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4607 w_rx_09_fifo_pulled_data[14]
.sym 4610 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4611 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4612 w_rx_09_fifo_pulled_data[16]
.sym 4613 w_rx_09_fifo_pulled_data[0]
.sym 4616 w_rx_24_fifo_pull
.sym 4617 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4618 w_rx_09_fifo_pull
.sym 4622 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 4623 i_smi_soe_se$SB_IO_IN
.sym 4624 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 4628 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4629 w_rx_09_fifo_pulled_data[8]
.sym 4630 w_rx_09_fifo_pulled_data[24]
.sym 4631 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4634 i_smi_a1_SB_LUT4_I1_O[1]
.sym 4635 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4636 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4637 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4640 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4641 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 4642 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 4643 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4660 i_smi_soe_se$SB_IO_IN
.sym 4661 rx_09_fifo.wr_addr[6]
.sym 4662 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 4663 w_rx_09_fifo_pull
.sym 4664 i_smi_soe_se$SB_IO_IN
.sym 4665 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4666 w_rx_09_fifo_data[6]
.sym 4675 w_rx_24_fifo_pull
.sym 4676 i_smi_a3$SB_IO_IN
.sym 4681 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4688 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 4689 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4690 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 4691 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4692 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4693 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 4695 w_smi_data_output[1]
.sym 4696 w_rx_09_fifo_pulled_data[0]
.sym 4697 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4698 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4699 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4701 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4703 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4704 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4706 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4707 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4711 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4712 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4715 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4716 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4717 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4719 i_smi_a3$SB_IO_IN
.sym 4721 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4722 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4723 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4724 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4727 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4728 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4729 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4730 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4733 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 4734 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4735 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4739 w_rx_09_fifo_pulled_data[0]
.sym 4740 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4741 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4747 i_smi_a3$SB_IO_IN
.sym 4748 w_smi_data_output[1]
.sym 4751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4752 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4753 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4754 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4757 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4758 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4759 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4760 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4763 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 4764 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 4765 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4766 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4767 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4768 r_counter[0]_$glb_clk
.sym 4783 i_smi_soe_se$SB_IO_IN
.sym 4784 w_smi_data_output[4]
.sym 4786 io_smi_data[0]$SB_IO_OUT
.sym 4787 w_rx_09_fifo_data[12]
.sym 4789 rx_09_fifo.rd_addr[7]
.sym 4792 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 4794 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 4797 w_rx_09_fifo_data[10]
.sym 4801 rx_09_fifo.wr_addr[6]
.sym 4803 w_rx_24_fifo_data[0]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 4812 i_smi_a3$SB_IO_IN
.sym 4813 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4814 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4815 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4817 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 4818 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4820 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 4821 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4822 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4823 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4824 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4825 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4827 w_smi_data_output[3]
.sym 4831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4836 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4838 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4841 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4842 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4844 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 4845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4846 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 4847 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4850 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4851 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4852 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4856 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4857 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4858 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4864 i_smi_a3$SB_IO_IN
.sym 4865 w_smi_data_output[3]
.sym 4868 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4869 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4870 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4871 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4874 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4881 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4882 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4883 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4886 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4887 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4888 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 4889 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 4890 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4891 r_counter[0]_$glb_clk
.sym 4905 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 4907 w_smi_data_output[5]
.sym 4911 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4913 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 4915 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4918 w_rx_09_fifo_data[1]
.sym 4919 rx_24_fifo.wr_addr[6]
.sym 4920 w_rx_24_fifo_pulled_data[9]
.sym 4922 w_rx_24_fifo_pulled_data[24]
.sym 4924 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4925 rx_24_fifo.wr_addr[3]
.sym 4926 w_smi_data_output[2]
.sym 4934 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4936 w_rx_24_fifo_pulled_data[9]
.sym 4941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4942 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4943 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4944 w_rx_24_fifo_data[2]
.sym 4946 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4947 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 4949 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4950 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4951 w_rx_24_fifo_pulled_data[1]
.sym 4952 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4953 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4954 w_rx_24_fifo_pulled_data[14]
.sym 4960 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4961 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4962 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 4963 w_rx_24_fifo_data[0]
.sym 4964 w_rx_24_fifo_pulled_data[6]
.sym 4965 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4967 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4968 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4969 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 4970 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 4973 w_rx_24_fifo_data[2]
.sym 4974 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4979 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4981 w_rx_24_fifo_data[0]
.sym 4985 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4987 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4988 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4991 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4992 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4993 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4994 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4997 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4998 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4999 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5000 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5003 w_rx_24_fifo_pulled_data[14]
.sym 5004 w_rx_24_fifo_pulled_data[6]
.sym 5005 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5006 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5009 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5010 w_rx_24_fifo_pulled_data[9]
.sym 5011 w_rx_24_fifo_pulled_data[1]
.sym 5012 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 5016 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5017 w_rx_24_fifo_pulled_data[1]
.sym 5018 w_rx_24_fifo_pulled_data[2]
.sym 5019 w_rx_24_fifo_pulled_data[3]
.sym 5020 w_rx_24_fifo_pulled_data[4]
.sym 5021 w_rx_24_fifo_pulled_data[5]
.sym 5022 w_rx_24_fifo_pulled_data[6]
.sym 5023 w_rx_24_fifo_pulled_data[7]
.sym 5027 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5038 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5040 w_rx_24_fifo_pulled_data[14]
.sym 5047 w_rx_24_fifo_pulled_data[27]
.sym 5051 w_rx_24_fifo_pulled_data[21]
.sym 5058 w_rx_24_fifo_pulled_data[21]
.sym 5059 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5060 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5064 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5068 w_rx_24_fifo_pulled_data[7]
.sym 5074 w_lvds_rx_09_d0
.sym 5075 w_rx_24_fifo_pulled_data[2]
.sym 5076 w_rx_24_fifo_pulled_data[3]
.sym 5077 w_rx_24_fifo_pulled_data[4]
.sym 5078 w_rx_24_fifo_pulled_data[5]
.sym 5080 w_rx_24_fifo_pulled_data[15]
.sym 5081 w_rx_24_fifo_pulled_data[8]
.sym 5082 w_rx_24_fifo_pulled_data[24]
.sym 5083 w_rx_24_fifo_pulled_data[10]
.sym 5084 w_rx_24_fifo_pulled_data[11]
.sym 5085 w_rx_24_fifo_pulled_data[12]
.sym 5086 w_rx_24_fifo_pulled_data[13]
.sym 5087 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5088 w_rx_24_fifo_pulled_data[29]
.sym 5090 w_rx_24_fifo_pulled_data[24]
.sym 5091 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5092 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5093 w_rx_24_fifo_pulled_data[8]
.sym 5096 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5097 w_rx_24_fifo_pulled_data[2]
.sym 5098 w_rx_24_fifo_pulled_data[10]
.sym 5099 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5102 w_rx_24_fifo_pulled_data[7]
.sym 5103 w_rx_24_fifo_pulled_data[15]
.sym 5104 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5105 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5108 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5109 w_rx_24_fifo_pulled_data[4]
.sym 5110 w_rx_24_fifo_pulled_data[12]
.sym 5111 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5114 w_rx_24_fifo_pulled_data[13]
.sym 5115 w_rx_24_fifo_pulled_data[5]
.sym 5116 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5117 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5120 w_rx_24_fifo_pulled_data[3]
.sym 5121 w_rx_24_fifo_pulled_data[11]
.sym 5122 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5123 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5127 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5129 w_lvds_rx_09_d0
.sym 5132 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5133 w_rx_24_fifo_pulled_data[29]
.sym 5134 w_rx_24_fifo_pulled_data[21]
.sym 5135 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5136 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[8]
.sym 5140 w_rx_24_fifo_pulled_data[9]
.sym 5141 w_rx_24_fifo_pulled_data[10]
.sym 5142 w_rx_24_fifo_pulled_data[11]
.sym 5143 w_rx_24_fifo_pulled_data[12]
.sym 5144 w_rx_24_fifo_pulled_data[13]
.sym 5145 w_rx_24_fifo_pulled_data[14]
.sym 5146 w_rx_24_fifo_pulled_data[15]
.sym 5150 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5151 rx_24_fifo.wr_addr[2]
.sym 5153 w_rx_24_fifo_data[6]
.sym 5154 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5156 w_rx_24_fifo_pulled_data[7]
.sym 5162 rx_24_fifo.wr_addr[4]
.sym 5163 i_smi_a3$SB_IO_IN
.sym 5164 w_rx_24_fifo_push
.sym 5166 rx_24_fifo.wr_addr[5]
.sym 5167 w_rx_24_fifo_pull
.sym 5168 w_rx_24_fifo_pulled_data[26]
.sym 5170 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5172 w_rx_24_fifo_pulled_data[28]
.sym 5173 w_rx_24_fifo_data[1]
.sym 5174 w_rx_24_fifo_pulled_data[29]
.sym 5180 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5183 w_rx_24_fifo_pulled_data[28]
.sym 5184 w_rx_24_fifo_pulled_data[26]
.sym 5187 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5188 w_rx_24_fifo_data[14]
.sym 5195 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5196 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5198 w_rx_24_fifo_data[1]
.sym 5199 w_rx_24_fifo_pulled_data[19]
.sym 5200 w_rx_24_fifo_pulled_data[30]
.sym 5202 w_rx_24_fifo_pulled_data[31]
.sym 5203 w_rx_24_fifo_pulled_data[23]
.sym 5204 w_rx_24_fifo_pulled_data[16]
.sym 5206 w_rx_24_fifo_pulled_data[18]
.sym 5207 w_rx_24_fifo_pulled_data[27]
.sym 5208 w_rx_24_fifo_pulled_data[20]
.sym 5210 w_rx_24_fifo_pulled_data[22]
.sym 5211 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5213 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5214 w_rx_24_fifo_pulled_data[28]
.sym 5215 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5216 w_rx_24_fifo_pulled_data[20]
.sym 5219 w_rx_24_fifo_data[14]
.sym 5222 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5225 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5226 w_rx_24_fifo_pulled_data[19]
.sym 5227 w_rx_24_fifo_pulled_data[27]
.sym 5228 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5231 w_rx_24_fifo_pulled_data[16]
.sym 5232 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5233 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5234 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5237 w_rx_24_fifo_data[1]
.sym 5239 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5243 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5244 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5245 w_rx_24_fifo_pulled_data[18]
.sym 5246 w_rx_24_fifo_pulled_data[26]
.sym 5249 w_rx_24_fifo_pulled_data[30]
.sym 5250 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5251 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5252 w_rx_24_fifo_pulled_data[22]
.sym 5255 w_rx_24_fifo_pulled_data[23]
.sym 5256 w_rx_24_fifo_pulled_data[31]
.sym 5257 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5258 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5259 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5260 lvds_clock_buf
.sym 5261 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 5262 w_rx_24_fifo_pulled_data[16]
.sym 5263 w_rx_24_fifo_pulled_data[17]
.sym 5264 w_rx_24_fifo_pulled_data[18]
.sym 5265 w_rx_24_fifo_pulled_data[19]
.sym 5266 w_rx_24_fifo_pulled_data[20]
.sym 5267 w_rx_24_fifo_pulled_data[21]
.sym 5268 w_rx_24_fifo_pulled_data[22]
.sym 5269 w_rx_24_fifo_pulled_data[23]
.sym 5274 w_rx_24_fifo_data[14]
.sym 5275 w_rx_24_fifo_pull
.sym 5277 w_rx_24_fifo_data[8]
.sym 5278 w_rx_24_fifo_data[16]
.sym 5279 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 5280 w_rx_24_fifo_data[11]
.sym 5282 w_rx_24_fifo_data[9]
.sym 5284 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5286 w_rx_24_fifo_pulled_data[30]
.sym 5287 w_rx_24_fifo_data[13]
.sym 5288 w_rx_24_fifo_pulled_data[31]
.sym 5290 rx_24_fifo.wr_addr[7]
.sym 5292 w_rx_24_fifo_data[15]
.sym 5295 w_rx_24_fifo_data[0]
.sym 5303 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5304 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5305 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5306 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5307 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5309 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5310 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5311 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5313 rx_24_fifo.rd_addr_gray[6]
.sym 5315 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5316 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5317 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 5319 w_rx_24_fifo_push
.sym 5321 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 5322 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5323 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5324 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5325 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 5326 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5329 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 5330 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 5331 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5336 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5337 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 5338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 5339 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5342 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5343 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5344 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5345 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 5348 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5349 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5350 w_rx_24_fifo_push
.sym 5351 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5355 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5356 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5357 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5360 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5361 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5362 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 5363 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 5366 rx_24_fifo.rd_addr_gray[6]
.sym 5372 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5373 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5374 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5375 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5378 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5383 lvds_clock_buf
.sym 5385 w_rx_24_fifo_pulled_data[24]
.sym 5386 w_rx_24_fifo_pulled_data[25]
.sym 5387 w_rx_24_fifo_pulled_data[26]
.sym 5388 w_rx_24_fifo_pulled_data[27]
.sym 5389 w_rx_24_fifo_pulled_data[28]
.sym 5390 w_rx_24_fifo_pulled_data[29]
.sym 5391 w_rx_24_fifo_pulled_data[30]
.sym 5392 w_rx_24_fifo_pulled_data[31]
.sym 5396 w_rx_24_fifo_push
.sym 5399 w_rx_24_fifo_data[17]
.sym 5401 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 5407 rx_24_fifo.rd_addr[7]
.sym 5409 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5410 rx_24_fifo.wr_addr[6]
.sym 5411 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5413 w_rx_24_fifo_full
.sym 5414 rx_24_fifo.wr_addr[2]
.sym 5416 rx_24_fifo.wr_addr[3]
.sym 5418 w_rx_24_fifo_pulled_data[24]
.sym 5426 rx_24_fifo.wr_addr[4]
.sym 5427 rx_24_fifo.wr_addr[3]
.sym 5428 rx_24_fifo.wr_addr[7]
.sym 5430 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5431 rx_24_fifo.wr_addr[5]
.sym 5432 rx_24_fifo.wr_addr[6]
.sym 5434 rx_24_fifo.wr_addr[2]
.sym 5438 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 5443 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5444 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 5458 $nextpnr_ICESTORM_LC_6$O
.sym 5461 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5467 rx_24_fifo.wr_addr[2]
.sym 5468 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5472 rx_24_fifo.wr_addr[3]
.sym 5474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5478 rx_24_fifo.wr_addr[4]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5484 rx_24_fifo.wr_addr[5]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5490 rx_24_fifo.wr_addr[6]
.sym 5492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5495 rx_24_fifo.wr_addr[7]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5501 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5502 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5503 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 5504 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 5521 rx_24_fifo.rd_addr[3]
.sym 5522 w_rx_24_fifo_data[28]
.sym 5530 w_rx_24_fifo_data[30]
.sym 5534 w_rx_24_fifo_pulled_data[27]
.sym 5536 w_rx_24_fifo_data[26]
.sym 5538 w_rx_24_fifo_data[25]
.sym 5540 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 5550 w_rx_24_fifo_push
.sym 5551 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5552 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5553 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5555 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5558 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5559 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5562 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5563 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5564 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5569 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5573 w_rx_24_fifo_full
.sym 5577 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5585 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5588 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5596 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5601 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5602 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5606 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5608 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 5612 w_rx_24_fifo_push
.sym 5615 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5619 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5624 w_rx_24_fifo_push
.sym 5625 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5626 w_rx_24_fifo_full
.sym 5627 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5629 lvds_clock_buf
.sym 5630 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 5645 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5651 $PACKER_VCC_NET
.sym 5659 i_smi_a3$SB_IO_IN
.sym 5660 w_rx_24_fifo_push
.sym 5665 w_rx_24_fifo_data[1]
.sym 5674 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 5676 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5677 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 5678 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 5680 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5681 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5683 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 5684 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 5685 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5690 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5691 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5698 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 5699 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5700 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 5702 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5703 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5705 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 5706 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 5708 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 5712 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5717 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 5718 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5719 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5720 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 5726 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 5729 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 5730 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 5731 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 5732 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5736 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5743 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5744 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5749 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5750 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5751 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5752 lvds_clock_buf
.sym 5753 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 5766 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 5768 rx_24_fifo.wr_addr_gray[3]
.sym 5770 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5774 rx_24_fifo.wr_addr_gray[4]
.sym 5776 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5784 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5787 w_rx_24_fifo_data[0]
.sym 5795 lvds_rx_09_inst.r_phase_count[1]
.sym 5797 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5798 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5799 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5801 lvds_rx_09_inst.r_phase_count[0]
.sym 5802 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5803 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5804 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5805 $PACKER_VCC_NET
.sym 5806 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5807 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5813 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5815 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5816 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5818 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5820 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5821 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5822 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5824 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5826 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5827 $nextpnr_ICESTORM_LC_2$O
.sym 5830 lvds_rx_09_inst.r_phase_count[0]
.sym 5833 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5835 lvds_rx_09_inst.r_phase_count[1]
.sym 5836 $PACKER_VCC_NET
.sym 5837 lvds_rx_09_inst.r_phase_count[0]
.sym 5840 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5841 $PACKER_VCC_NET
.sym 5843 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5847 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5849 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5852 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5853 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5854 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5855 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5858 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5859 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5860 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5861 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5864 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5865 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5866 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5867 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5870 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5871 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5872 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5873 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5874 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5875 lvds_clock_buf
.sym 5876 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 5893 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 5895 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5899 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 5901 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5905 w_rx_24_fifo_full
.sym 5921 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5922 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5924 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5929 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5930 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5934 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5935 w_lvds_rx_24_d0
.sym 5936 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5947 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5948 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5949 w_lvds_rx_24_d1
.sym 5953 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5957 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5958 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5960 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5963 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5965 w_lvds_rx_24_d1
.sym 5971 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5972 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5976 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5977 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5983 w_lvds_rx_24_d0
.sym 5984 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5989 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5993 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5994 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5996 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5997 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5998 lvds_clock_buf
.sym 5999 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 6012 o_shdn_tx_lna$SB_IO_OUT
.sym 6018 w_rx_09_fifo_push
.sym 6025 i_smi_a3$SB_IO_IN
.sym 6041 i_smi_a3$SB_IO_IN
.sym 6042 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 6043 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 6044 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6045 i_smi_a1$SB_IO_IN
.sym 6046 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6047 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6053 i_smi_a2$SB_IO_IN
.sym 6065 w_rx_24_fifo_full
.sym 6098 i_smi_a1$SB_IO_IN
.sym 6100 i_smi_a3$SB_IO_IN
.sym 6101 i_smi_a2$SB_IO_IN
.sym 6104 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 6105 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6106 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6111 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6112 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6113 w_rx_24_fifo_full
.sym 6120 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 6121 lvds_clock_buf
.sym 6122 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 6137 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 6139 i_smi_a2_SB_LUT4_I1_O[2]
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6156 w_rx_24_fifo_push
.sym 6173 rx_24_fifo.rd_addr_gray_wr[5]
.sym 6211 rx_24_fifo.rd_addr_gray_wr[5]
.sym 6244 lvds_clock_buf
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6255 rx_24_fifo.rd_addr_gray_wr[5]
.sym 6263 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 6267 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6305 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 w_rx_09_fifo_data[16]
.sym 6347 w_rx_09_fifo_data[26]
.sym 6348 w_rx_09_fifo_data[18]
.sym 6349 w_rx_09_fifo_data[22]
.sym 6350 w_rx_09_fifo_data[24]
.sym 6351 w_rx_09_fifo_data[30]
.sym 6352 w_rx_09_fifo_data[20]
.sym 6353 w_rx_09_fifo_data[28]
.sym 6369 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6378 i_smi_soe_se$SB_IO_IN
.sym 6387 rx_09_fifo.wr_addr[7]
.sym 6388 rx_09_fifo.wr_addr[4]
.sym 6389 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6390 w_rx_09_fifo_push
.sym 6392 rx_09_fifo.wr_addr[0]
.sym 6393 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6394 $PACKER_VCC_NET
.sym 6395 w_rx_09_fifo_data[21]
.sym 6397 w_rx_09_fifo_data[19]
.sym 6398 rx_09_fifo.wr_addr[5]
.sym 6399 w_rx_09_fifo_data[23]
.sym 6401 $PACKER_VCC_NET
.sym 6404 $PACKER_VCC_NET
.sym 6405 w_rx_09_fifo_data[22]
.sym 6406 w_rx_09_fifo_data[17]
.sym 6410 w_rx_09_fifo_data[16]
.sym 6411 rx_09_fifo.wr_addr[6]
.sym 6412 w_rx_09_fifo_data[18]
.sym 6415 rx_09_fifo.wr_addr[2]
.sym 6416 w_rx_09_fifo_data[20]
.sym 6422 w_rx_09_fifo_data[14]
.sym 6423 io_smi_data[6]$SB_IO_OUT
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[16]
.sym 6452 w_rx_09_fifo_data[17]
.sym 6453 w_rx_09_fifo_data[18]
.sym 6454 w_rx_09_fifo_data[19]
.sym 6455 w_rx_09_fifo_data[20]
.sym 6456 w_rx_09_fifo_data[21]
.sym 6457 w_rx_09_fifo_data[22]
.sym 6458 w_rx_09_fifo_data[23]
.sym 6459 w_rx_09_fifo_push
.sym 6464 io_smi_data[3]$SB_IO_OUT
.sym 6466 rx_09_fifo.wr_addr[4]
.sym 6470 rx_09_fifo.wr_addr[5]
.sym 6474 $PACKER_VCC_NET
.sym 6475 rx_09_fifo.wr_addr[7]
.sym 6477 i_smi_soe_se$SB_IO_IN
.sym 6478 $PACKER_VCC_NET
.sym 6481 w_rx_09_fifo_data[14]
.sym 6483 io_smi_data[6]$SB_IO_OUT
.sym 6490 rx_09_fifo.wr_addr[2]
.sym 6494 i_smi_soe_se$SB_IO_IN
.sym 6495 io_pmod[4]$SB_IO_OUT
.sym 6496 io_pmod[7]$SB_IO_OUT
.sym 6497 w_rx_09_fifo_push
.sym 6498 rx_09_fifo.rd_addr[7]
.sym 6500 w_rx_09_fifo_pulled_data[13]
.sym 6501 w_rx_09_fifo_pulled_data[23]
.sym 6505 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6506 rx_09_fifo.rd_addr[4]
.sym 6507 io_smi_data[1]$SB_IO_OUT
.sym 6508 w_rx_09_fifo_data[7]
.sym 6509 rx_09_fifo.rd_addr[1]
.sym 6514 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6515 w_rx_09_fifo_data[0]
.sym 6529 w_rx_09_fifo_data[26]
.sym 6530 $PACKER_VCC_NET
.sym 6533 w_rx_09_fifo_data[30]
.sym 6534 w_rx_09_fifo_data[27]
.sym 6535 w_rx_09_fifo_data[28]
.sym 6536 rx_09_fifo.rd_addr[1]
.sym 6537 rx_09_fifo.rd_addr[4]
.sym 6538 $PACKER_VCC_NET
.sym 6539 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 6540 w_rx_09_fifo_data[24]
.sym 6541 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 6542 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 6543 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 6544 w_rx_09_fifo_data[29]
.sym 6546 w_rx_09_fifo_data[31]
.sym 6550 w_rx_09_fifo_data[25]
.sym 6552 rx_09_fifo.rd_addr[7]
.sym 6557 w_rx_09_fifo_pull
.sym 6558 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6563 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 6564 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 6565 w_rx_09_fifo_pull
.sym 6566 i_smi_a1_SB_LUT4_I1_O[2]
.sym 6567 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 6580 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 6583 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 w_rx_09_fifo_data[26]
.sym 6591 w_rx_09_fifo_data[27]
.sym 6592 w_rx_09_fifo_data[28]
.sym 6593 w_rx_09_fifo_data[29]
.sym 6594 w_rx_09_fifo_data[30]
.sym 6595 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[24]
.sym 6597 w_rx_09_fifo_data[25]
.sym 6605 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6608 i_smi_a3$SB_IO_IN
.sym 6610 $PACKER_VCC_NET
.sym 6613 i_smi_a3$SB_IO_IN
.sym 6614 rx_09_fifo.wr_addr[5]
.sym 6615 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6617 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6619 $PACKER_VCC_NET
.sym 6621 w_rx_09_fifo_pulled_data[9]
.sym 6622 i_smi_soe_se$SB_IO_IN
.sym 6624 rx_09_fifo.wr_addr[2]
.sym 6625 $PACKER_VCC_NET
.sym 6630 rx_09_fifo.wr_addr[2]
.sym 6631 rx_09_fifo.wr_addr[5]
.sym 6632 rx_09_fifo.wr_addr[4]
.sym 6634 rx_09_fifo.wr_addr[0]
.sym 6636 w_rx_09_fifo_data[1]
.sym 6638 w_rx_09_fifo_data[6]
.sym 6640 io_pmod[4]$SB_IO_OUT
.sym 6641 io_pmod[7]$SB_IO_OUT
.sym 6642 $PACKER_VCC_NET
.sym 6645 rx_09_fifo.wr_addr[6]
.sym 6647 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6648 $PACKER_VCC_NET
.sym 6649 rx_09_fifo.wr_addr[7]
.sym 6650 w_rx_09_fifo_push
.sym 6651 io_pmod[6]$SB_IO_OUT
.sym 6652 w_rx_09_fifo_data[7]
.sym 6654 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6658 w_rx_09_fifo_data[0]
.sym 6661 io_pmod[5]$SB_IO_OUT
.sym 6662 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 6663 w_rx_09_fifo_data[15]
.sym 6664 w_rx_09_fifo_data[13]
.sym 6665 w_rx_09_fifo_data[9]
.sym 6666 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 6667 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 6668 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 6669 w_rx_09_fifo_data[11]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[4]$SB_IO_OUT
.sym 6694 io_pmod[5]$SB_IO_OUT
.sym 6695 io_pmod[6]$SB_IO_OUT
.sym 6696 io_pmod[7]$SB_IO_OUT
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 w_rx_09_fifo_push
.sym 6704 rx_09_fifo.rd_addr[1]
.sym 6705 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 6706 rx_09_fifo.wr_addr[4]
.sym 6708 w_rx_09_fifo_data[10]
.sym 6710 rx_09_fifo.rd_addr[4]
.sym 6713 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 6715 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 6716 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6717 io_pmod[6]$SB_IO_OUT
.sym 6718 w_rx_09_fifo_data[14]
.sym 6722 w_rx_09_fifo_pulled_data[15]
.sym 6727 io_pmod[5]$SB_IO_OUT
.sym 6732 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 6735 w_rx_09_fifo_data[14]
.sym 6737 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 6739 $PACKER_VCC_NET
.sym 6740 rx_09_fifo.rd_addr[7]
.sym 6741 rx_09_fifo.rd_addr[4]
.sym 6742 rx_09_fifo.rd_addr[1]
.sym 6743 $PACKER_VCC_NET
.sym 6745 w_rx_09_fifo_pull
.sym 6746 w_rx_09_fifo_data[12]
.sym 6747 $PACKER_VCC_NET
.sym 6750 w_rx_09_fifo_data[13]
.sym 6752 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 6753 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6755 w_rx_09_fifo_data[10]
.sym 6756 w_rx_09_fifo_data[8]
.sym 6757 w_rx_09_fifo_data[15]
.sym 6759 w_rx_09_fifo_data[9]
.sym 6761 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 6763 w_rx_09_fifo_data[11]
.sym 6765 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6766 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 6767 smi_ctrl_ins.int_cnt_09[4]
.sym 6768 smi_ctrl_ins.int_cnt_09[5]
.sym 6769 io_smi_data[5]$SB_IO_OUT
.sym 6770 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 6784 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 6787 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6806 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 6807 w_smi_data_output[2]
.sym 6809 $PACKER_VCC_NET
.sym 6816 rx_09_fifo.wr_addr[0]
.sym 6818 w_rx_09_fifo_push
.sym 6820 io_pmod[7]$SB_IO_OUT
.sym 6825 w_rx_09_fifo_pulled_data[13]
.sym 6826 w_rx_09_fifo_data[7]
.sym 6827 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 6828 io_pmod[4]$SB_IO_OUT
.sym 6829 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6866 io_pmod[6]$SB_IO_OUT
.sym 6869 io_pmod[4]$SB_IO_OUT
.sym 6871 io_pmod[5]$SB_IO_OUT
.sym 6873 io_pmod[7]$SB_IO_OUT
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 6911 rx_09_fifo.wr_addr[7]
.sym 6913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6919 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 6920 w_rx_09_fifo_data[0]
.sym 6926 w_rx_09_fifo_data[7]
.sym 6931 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6974 rx_24_fifo.wr_addr_gray_rd[7]
.sym 6975 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7015 io_pmod[7]$SB_IO_OUT
.sym 7022 $PACKER_VCC_NET
.sym 7024 w_rx_24_fifo_data[24]
.sym 7025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7026 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7027 $PACKER_VCC_NET
.sym 7028 $PACKER_VCC_NET
.sym 7029 $PACKER_VCC_NET
.sym 7033 $PACKER_VCC_NET
.sym 7038 w_rx_24_fifo_data[5]
.sym 7040 w_rx_24_fifo_data[7]
.sym 7042 rx_24_fifo.wr_addr[4]
.sym 7043 rx_24_fifo.wr_addr[7]
.sym 7044 rx_24_fifo.wr_addr[6]
.sym 7045 w_rx_24_fifo_data[6]
.sym 7046 w_rx_24_fifo_data[0]
.sym 7047 $PACKER_VCC_NET
.sym 7049 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7050 rx_24_fifo.wr_addr[3]
.sym 7051 rx_24_fifo.wr_addr[2]
.sym 7052 $PACKER_VCC_NET
.sym 7053 $PACKER_VCC_NET
.sym 7055 w_rx_24_fifo_data[4]
.sym 7056 $PACKER_VCC_NET
.sym 7057 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 7058 w_rx_24_fifo_data[3]
.sym 7060 w_rx_24_fifo_data[1]
.sym 7061 rx_24_fifo.wr_addr[5]
.sym 7064 w_rx_24_fifo_data[2]
.sym 7067 w_rx_24_fifo_push
.sym 7070 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7072 w_rx_24_fifo_data[18]
.sym 7074 w_rx_24_fifo_data[31]
.sym 7075 w_rx_24_fifo_data[20]
.sym 7076 w_rx_24_fifo_data[22]
.sym 7077 w_rx_24_fifo_data[24]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7087 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[0]
.sym 7100 w_rx_24_fifo_data[1]
.sym 7101 w_rx_24_fifo_data[2]
.sym 7102 w_rx_24_fifo_data[3]
.sym 7103 w_rx_24_fifo_data[4]
.sym 7104 w_rx_24_fifo_data[5]
.sym 7105 w_rx_24_fifo_data[6]
.sym 7106 w_rx_24_fifo_data[7]
.sym 7107 w_rx_24_fifo_push
.sym 7112 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7113 rx_09_fifo.wr_addr[6]
.sym 7119 rx_24_fifo.wr_addr[7]
.sym 7122 w_rx_24_fifo_data[0]
.sym 7126 w_rx_24_fifo_pulled_data[25]
.sym 7127 w_rx_24_fifo_data[10]
.sym 7128 w_rx_09_fifo_full
.sym 7129 w_rx_24_fifo_data[12]
.sym 7130 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7131 w_rx_24_fifo_data[24]
.sym 7132 rx_24_fifo.rd_addr[3]
.sym 7134 rx_24_fifo.rd_addr[6]
.sym 7135 rx_24_fifo.wr_addr[4]
.sym 7140 rx_24_fifo.rd_addr[6]
.sym 7144 w_rx_24_fifo_pull
.sym 7145 w_rx_24_fifo_data[14]
.sym 7146 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 7149 w_rx_24_fifo_data[11]
.sym 7150 w_rx_24_fifo_data[10]
.sym 7151 w_rx_24_fifo_data[9]
.sym 7152 w_rx_24_fifo_data[12]
.sym 7154 w_rx_24_fifo_data[8]
.sym 7155 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7157 rx_24_fifo.rd_addr[3]
.sym 7158 w_rx_24_fifo_data[15]
.sym 7160 rx_24_fifo.rd_addr[0]
.sym 7163 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7164 rx_24_fifo.rd_addr[7]
.sym 7165 $PACKER_VCC_NET
.sym 7166 $PACKER_VCC_NET
.sym 7167 $PACKER_VCC_NET
.sym 7169 w_rx_24_fifo_data[13]
.sym 7170 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 7171 $PACKER_VCC_NET
.sym 7172 rx_24_fifo.rd_addr[7]
.sym 7173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7174 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 7175 rx_24_fifo.rd_addr[6]
.sym 7176 rx_24_fifo.rd_addr[0]
.sym 7177 rx_24_fifo.rd_addr_gray[6]
.sym 7178 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 7179 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7194 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[10]
.sym 7203 w_rx_24_fifo_data[11]
.sym 7204 w_rx_24_fifo_data[12]
.sym 7205 w_rx_24_fifo_data[13]
.sym 7206 w_rx_24_fifo_data[14]
.sym 7207 w_rx_24_fifo_data[15]
.sym 7208 w_rx_24_fifo_data[8]
.sym 7209 w_rx_24_fifo_data[9]
.sym 7210 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7222 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7226 w_rx_09_fifo_push
.sym 7233 w_rx_09_fifo_data[7]
.sym 7235 w_lvds_rx_09_d1
.sym 7236 io_pmod[7]$SB_IO_OUT
.sym 7244 w_rx_24_fifo_data[19]
.sym 7245 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 7247 w_rx_24_fifo_data[20]
.sym 7248 w_rx_24_fifo_data[23]
.sym 7249 rx_24_fifo.wr_addr[5]
.sym 7251 $PACKER_VCC_NET
.sym 7252 w_rx_24_fifo_data[18]
.sym 7254 $PACKER_VCC_NET
.sym 7255 w_rx_24_fifo_push
.sym 7256 w_rx_24_fifo_data[22]
.sym 7257 w_rx_24_fifo_data[17]
.sym 7259 w_rx_24_fifo_data[16]
.sym 7260 $PACKER_VCC_NET
.sym 7261 rx_24_fifo.wr_addr[3]
.sym 7262 w_rx_24_fifo_data[21]
.sym 7263 rx_24_fifo.wr_addr[7]
.sym 7264 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7267 rx_24_fifo.wr_addr[2]
.sym 7271 rx_24_fifo.wr_addr[6]
.sym 7273 rx_24_fifo.wr_addr[4]
.sym 7275 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 7276 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 7277 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 7278 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 7279 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 7280 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7281 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7282 $PACKER_VCC_NET
.sym 7283 $PACKER_VCC_NET
.sym 7284 $PACKER_VCC_NET
.sym 7285 $PACKER_VCC_NET
.sym 7286 $PACKER_VCC_NET
.sym 7287 $PACKER_VCC_NET
.sym 7288 $PACKER_VCC_NET
.sym 7289 $PACKER_VCC_NET
.sym 7290 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7291 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7301 lvds_clock_buf
.sym 7302 $PACKER_VCC_NET
.sym 7303 w_rx_24_fifo_data[16]
.sym 7304 w_rx_24_fifo_data[17]
.sym 7305 w_rx_24_fifo_data[18]
.sym 7306 w_rx_24_fifo_data[19]
.sym 7307 w_rx_24_fifo_data[20]
.sym 7308 w_rx_24_fifo_data[21]
.sym 7309 w_rx_24_fifo_data[22]
.sym 7310 w_rx_24_fifo_data[23]
.sym 7311 w_rx_24_fifo_push
.sym 7328 w_rx_09_fifo_data[0]
.sym 7333 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7337 w_rx_24_fifo_data[29]
.sym 7338 w_rx_09_fifo_data[7]
.sym 7339 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7345 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7346 $PACKER_VCC_NET
.sym 7348 rx_24_fifo.rd_addr[0]
.sym 7349 w_rx_24_fifo_data[30]
.sym 7350 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 7351 w_rx_24_fifo_data[28]
.sym 7352 rx_24_fifo.rd_addr[7]
.sym 7354 $PACKER_VCC_NET
.sym 7355 rx_24_fifo.rd_addr[6]
.sym 7356 rx_24_fifo.rd_addr[3]
.sym 7357 w_rx_24_fifo_pull
.sym 7358 w_rx_24_fifo_data[24]
.sym 7359 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7360 w_rx_24_fifo_data[29]
.sym 7362 w_rx_24_fifo_data[25]
.sym 7363 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 7366 w_rx_24_fifo_data[31]
.sym 7368 w_rx_24_fifo_data[26]
.sym 7369 w_rx_24_fifo_data[27]
.sym 7379 w_rx_09_fifo_data[7]
.sym 7382 w_rx_09_fifo_data[0]
.sym 7384 $PACKER_VCC_NET
.sym 7385 $PACKER_VCC_NET
.sym 7386 $PACKER_VCC_NET
.sym 7387 $PACKER_VCC_NET
.sym 7388 $PACKER_VCC_NET
.sym 7389 $PACKER_VCC_NET
.sym 7390 $PACKER_VCC_NET
.sym 7391 $PACKER_VCC_NET
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 7395 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 7396 rx_24_fifo.rd_addr[3]
.sym 7397 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7398 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7403 r_counter[0]_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 w_rx_24_fifo_pull
.sym 7406 w_rx_24_fifo_data[26]
.sym 7407 w_rx_24_fifo_data[27]
.sym 7408 w_rx_24_fifo_data[28]
.sym 7409 w_rx_24_fifo_data[29]
.sym 7410 w_rx_24_fifo_data[30]
.sym 7411 w_rx_24_fifo_data[31]
.sym 7412 w_rx_24_fifo_data[24]
.sym 7413 w_rx_24_fifo_data[25]
.sym 7431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 7432 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7433 $PACKER_VCC_NET
.sym 7435 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 7478 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7480 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7481 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7482 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7483 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7484 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7485 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7520 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 7532 w_rx_09_fifo_full
.sym 7536 rx_24_fifo.rd_addr_gray[3]
.sym 7580 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 7581 rx_24_fifo.rd_addr_gray_wr[2]
.sym 7582 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 7583 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7584 rx_24_fifo.rd_addr_gray_wr[4]
.sym 7585 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 7586 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7619 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7629 w_rx_24_fifo_full
.sym 7634 w_rx_09_fifo_push
.sym 7639 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7682 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 7688 w_rx_09_fifo_push
.sym 7735 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 7786 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7789 i_smi_a2_SB_LUT4_I1_O[2]
.sym 7928 i_smi_a1$SB_IO_IN
.sym 7935 i_smi_a3$SB_IO_IN
.sym 7941 i_smi_a2$SB_IO_IN
.sym 7944 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8117 io_smi_data[6]$SB_IO_OUT
.sym 8123 rx_09_fifo.rd_addr_gray_wr[5]
.sym 8124 rx_09_fifo.rd_addr_gray_wr[1]
.sym 8133 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8137 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8150 i_smi_soe_se$SB_IO_IN
.sym 8152 io_smi_data[1]$SB_IO_OUT
.sym 8168 w_rx_09_fifo_data[14]
.sym 8169 w_rx_09_fifo_data[26]
.sym 8171 w_rx_09_fifo_data[22]
.sym 8172 w_rx_09_fifo_data[24]
.sym 8174 w_rx_09_fifo_data[20]
.sym 8176 w_rx_09_fifo_data[16]
.sym 8183 w_rx_09_fifo_data[28]
.sym 8186 w_rx_09_fifo_data[18]
.sym 8187 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8194 w_rx_09_fifo_data[14]
.sym 8195 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8201 w_rx_09_fifo_data[24]
.sym 8205 w_rx_09_fifo_data[16]
.sym 8207 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8211 w_rx_09_fifo_data[20]
.sym 8214 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8217 w_rx_09_fifo_data[22]
.sym 8219 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8225 w_rx_09_fifo_data[28]
.sym 8226 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8231 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8232 w_rx_09_fifo_data[18]
.sym 8236 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8238 w_rx_09_fifo_data[26]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 8248 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8253 io_smi_data[7]$SB_IO_OUT
.sym 8260 $PACKER_VCC_NET
.sym 8275 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8297 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8300 w_smi_data_output[7]
.sym 8302 w_rx_09_fifo_data[8]
.sym 8305 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8307 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8308 io_smi_data[2]$SB_IO_OUT
.sym 8309 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 8324 w_rx_09_fifo_pulled_data[25]
.sym 8325 w_rx_09_fifo_pulled_data[23]
.sym 8327 i_smi_a3$SB_IO_IN
.sym 8328 w_rx_09_fifo_pulled_data[29]
.sym 8330 w_rx_09_fifo_pulled_data[31]
.sym 8331 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8332 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8334 w_rx_09_fifo_pulled_data[13]
.sym 8335 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8336 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8337 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8338 w_rx_09_fifo_pulled_data[15]
.sym 8340 w_rx_09_fifo_pulled_data[1]
.sym 8341 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8342 w_rx_09_fifo_pulled_data[9]
.sym 8344 w_rx_09_fifo_pulled_data[5]
.sym 8345 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8347 w_smi_data_output[6]
.sym 8348 w_rx_09_fifo_pulled_data[17]
.sym 8350 w_rx_09_fifo_data[12]
.sym 8352 w_rx_09_fifo_pulled_data[21]
.sym 8353 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8354 w_rx_09_fifo_pulled_data[7]
.sym 8357 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8358 w_rx_09_fifo_data[12]
.sym 8362 w_smi_data_output[6]
.sym 8363 i_smi_a3$SB_IO_IN
.sym 8368 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8369 w_rx_09_fifo_pulled_data[1]
.sym 8370 w_rx_09_fifo_pulled_data[17]
.sym 8371 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8374 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8376 w_rx_09_fifo_pulled_data[31]
.sym 8377 w_rx_09_fifo_pulled_data[15]
.sym 8380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8382 w_rx_09_fifo_pulled_data[21]
.sym 8383 w_rx_09_fifo_pulled_data[5]
.sym 8386 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8387 w_rx_09_fifo_pulled_data[23]
.sym 8388 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8389 w_rx_09_fifo_pulled_data[7]
.sym 8392 w_rx_09_fifo_pulled_data[13]
.sym 8393 w_rx_09_fifo_pulled_data[29]
.sym 8394 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8395 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8398 w_rx_09_fifo_pulled_data[25]
.sym 8399 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8400 w_rx_09_fifo_pulled_data[9]
.sym 8401 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8402 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8403 lvds_clock_buf
.sym 8404 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 8407 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 8408 w_rx_09_fifo_data[12]
.sym 8409 w_rx_09_fifo_data[6]
.sym 8410 w_rx_09_fifo_data[10]
.sym 8412 w_rx_09_fifo_data[8]
.sym 8418 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8425 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8426 w_rx_09_fifo_pulled_data[15]
.sym 8427 rx_09_fifo.wr_addr[2]
.sym 8429 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8431 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8437 i_smi_a3$SB_IO_IN
.sym 8448 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8450 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 8451 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8455 i_smi_soe_se$SB_IO_IN
.sym 8456 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8464 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 8465 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8468 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8471 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 8472 $PACKER_VCC_NET
.sym 8473 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8478 $nextpnr_ICESTORM_LC_11$O
.sym 8480 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8484 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8486 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 8490 $nextpnr_ICESTORM_LC_12$I3
.sym 8493 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8496 $nextpnr_ICESTORM_LC_12$COUT
.sym 8499 $PACKER_VCC_NET
.sym 8500 $nextpnr_ICESTORM_LC_12$I3
.sym 8503 i_smi_soe_se$SB_IO_IN
.sym 8505 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8506 $nextpnr_ICESTORM_LC_12$COUT
.sym 8510 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 8515 i_smi_soe_se$SB_IO_IN
.sym 8517 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8521 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8522 i_smi_soe_se$SB_IO_IN
.sym 8523 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8524 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 8525 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8526 r_counter[0]_$glb_clk
.sym 8527 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 8528 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8529 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 8530 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8531 io_smi_data[2]$SB_IO_OUT
.sym 8532 io_smi_data[4]$SB_IO_OUT
.sym 8533 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8534 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8535 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_I0[0]
.sym 8542 w_rx_09_fifo_pull
.sym 8544 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 8548 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8550 rx_09_fifo.rd_addr[7]
.sym 8553 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8555 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8559 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8561 w_rx_24_fifo_pull
.sym 8562 w_rx_09_fifo_data[15]
.sym 8569 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 8571 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8575 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8576 w_rx_09_fifo_data[11]
.sym 8579 w_rx_09_fifo_data[13]
.sym 8581 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 8583 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8584 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 8586 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 8588 w_rx_09_fifo_data[9]
.sym 8592 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_I0[0]
.sym 8597 w_rx_09_fifo_data[7]
.sym 8600 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8602 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8603 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_I0[0]
.sym 8604 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8605 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 8610 w_rx_09_fifo_data[13]
.sym 8611 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8616 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8617 w_rx_09_fifo_data[11]
.sym 8620 w_rx_09_fifo_data[7]
.sym 8623 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8626 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 8627 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 8632 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8638 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 8639 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 8640 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 8644 w_rx_09_fifo_data[9]
.sym 8645 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8648 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8649 lvds_clock_buf
.sym 8650 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 8651 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8652 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 8653 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8654 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8655 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 8656 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8657 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 8658 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 8663 io_pmod[2]$SB_IO_OUT
.sym 8664 rx_09_fifo.rd_addr[4]
.sym 8665 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8674 rx_09_fifo.rd_addr[1]
.sym 8677 io_smi_data[5]$SB_IO_OUT
.sym 8680 io_pmod[6]$SB_IO_OUT
.sym 8681 w_rx_09_fifo_data[1]
.sym 8686 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8693 i_smi_soe_se$SB_IO_IN
.sym 8694 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8695 smi_ctrl_ins.int_cnt_09[4]
.sym 8696 $PACKER_VCC_NET
.sym 8698 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8701 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8703 i_smi_a3$SB_IO_IN
.sym 8704 smi_ctrl_ins.int_cnt_09[5]
.sym 8717 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8718 w_smi_data_output[5]
.sym 8719 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8724 $nextpnr_ICESTORM_LC_1$O
.sym 8727 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8730 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 8732 $PACKER_VCC_NET
.sym 8733 smi_ctrl_ins.int_cnt_09[4]
.sym 8734 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8738 smi_ctrl_ins.int_cnt_09[5]
.sym 8739 $PACKER_VCC_NET
.sym 8740 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 8743 i_smi_soe_se$SB_IO_IN
.sym 8744 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8746 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8749 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8750 i_smi_soe_se$SB_IO_IN
.sym 8751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8755 w_smi_data_output[5]
.sym 8758 i_smi_a3$SB_IO_IN
.sym 8761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8762 i_smi_soe_se$SB_IO_IN
.sym 8763 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 8771 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8772 r_counter[0]_$glb_clk
.sym 8773 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 8774 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 8775 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 8777 w_rx_09_fifo_full
.sym 8778 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 8779 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 8787 rx_09_fifo.wr_addr[5]
.sym 8789 rx_09_fifo.wr_addr[2]
.sym 8795 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8801 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8804 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8805 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8818 io_pmod[4]$SB_IO_OUT
.sym 8832 w_rx_09_fifo_data[0]
.sym 8833 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8841 w_rx_09_fifo_data[1]
.sym 8844 io_pmod[5]$SB_IO_OUT
.sym 8850 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8851 io_pmod[4]$SB_IO_OUT
.sym 8866 w_rx_09_fifo_data[0]
.sym 8869 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8880 w_rx_09_fifo_data[1]
.sym 8881 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8891 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8893 io_pmod[5]$SB_IO_OUT
.sym 8894 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8895 lvds_clock_buf
.sym 8896 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 8901 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8911 io_pmod[5]$SB_IO_OUT
.sym 8912 w_rx_09_fifo_full
.sym 8917 rx_09_fifo.wr_addr_gray[4]
.sym 8921 i_smi_a3$SB_IO_IN
.sym 8922 w_rx_24_fifo_empty
.sym 8927 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 8932 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 8944 rx_24_fifo.wr_addr_gray_rd[7]
.sym 8946 rx_24_fifo.wr_addr[7]
.sym 9010 rx_24_fifo.wr_addr[7]
.sym 9016 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9018 r_counter[0]_$glb_clk
.sym 9021 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9022 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9023 spi_if_ins.state_if[0]
.sym 9042 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9044 w_rx_24_fifo_data[31]
.sym 9046 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 9052 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9053 w_rx_24_fifo_pull
.sym 9054 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9063 w_rx_24_fifo_data[18]
.sym 9067 w_rx_24_fifo_data[29]
.sym 9072 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9075 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9077 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9078 w_rx_24_fifo_pulled_data[17]
.sym 9079 w_rx_24_fifo_data[16]
.sym 9082 w_rx_24_fifo_data[20]
.sym 9088 w_rx_24_fifo_pulled_data[25]
.sym 9091 w_rx_24_fifo_data[22]
.sym 9094 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9095 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9096 w_rx_24_fifo_pulled_data[25]
.sym 9097 w_rx_24_fifo_pulled_data[17]
.sym 9106 w_rx_24_fifo_data[16]
.sym 9108 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9118 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9120 w_rx_24_fifo_data[29]
.sym 9125 w_rx_24_fifo_data[18]
.sym 9127 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9130 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9131 w_rx_24_fifo_data[20]
.sym 9136 w_rx_24_fifo_data[22]
.sym 9137 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9140 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9141 lvds_clock_buf
.sym 9142 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 9143 w_rx_24_fifo_empty
.sym 9145 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9146 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9147 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9148 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9149 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9158 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9163 w_rx_24_fifo_data[29]
.sym 9168 spi_if_ins.state_if[1]
.sym 9170 i_smi_a2_SB_LUT4_I1_O[2]
.sym 9172 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9184 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9189 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9191 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9192 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9198 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9199 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9201 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9202 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9204 rx_24_fifo.rd_addr[0]
.sym 9208 rx_24_fifo.rd_addr[7]
.sym 9211 rx_24_fifo.rd_addr[6]
.sym 9218 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9225 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9229 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9230 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9231 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9232 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9235 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9241 rx_24_fifo.rd_addr[0]
.sym 9247 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9249 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9255 rx_24_fifo.rd_addr[6]
.sym 9256 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9259 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9260 rx_24_fifo.rd_addr[6]
.sym 9261 rx_24_fifo.rd_addr[7]
.sym 9262 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9263 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 9266 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9267 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9268 rx_24_fifo.rd_addr[3]
.sym 9269 rx_24_fifo.rd_addr_gray[3]
.sym 9270 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 9271 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 9272 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9273 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 9288 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9291 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 9293 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9295 rx_24_fifo.rd_addr[0]
.sym 9296 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9297 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9300 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9301 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9308 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9310 rx_24_fifo.rd_addr[6]
.sym 9311 rx_24_fifo.rd_addr[0]
.sym 9315 rx_24_fifo.rd_addr[7]
.sym 9324 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9328 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 9333 rx_24_fifo.rd_addr[3]
.sym 9335 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 9339 $nextpnr_ICESTORM_LC_9$O
.sym 9342 rx_24_fifo.rd_addr[0]
.sym 9345 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9348 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 9349 rx_24_fifo.rd_addr[0]
.sym 9351 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9353 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 9355 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9357 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9360 rx_24_fifo.rd_addr[3]
.sym 9361 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9363 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9365 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9367 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9369 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9372 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9373 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9375 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9377 rx_24_fifo.rd_addr[6]
.sym 9379 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9382 rx_24_fifo.rd_addr[7]
.sym 9385 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9389 spi_if_ins.state_if[1]
.sym 9390 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9391 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 9392 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9393 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9394 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9395 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9396 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 9404 rx_24_fifo.rd_addr_gray[3]
.sym 9405 w_rx_data[6]
.sym 9408 rx_24_fifo.wr_addr[4]
.sym 9410 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9412 rx_24_fifo.rd_addr[3]
.sym 9413 i_smi_a3$SB_IO_IN
.sym 9414 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9415 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 9420 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9424 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9435 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9438 w_lvds_rx_09_d1
.sym 9441 io_pmod[7]$SB_IO_OUT
.sym 9443 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9481 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9482 io_pmod[7]$SB_IO_OUT
.sym 9499 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9502 w_lvds_rx_09_d1
.sym 9509 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9510 lvds_clock_buf
.sym 9511 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 9513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9515 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9517 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9519 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 9537 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9540 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9542 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9544 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9546 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9547 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 9570 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9573 rx_24_fifo.wr_addr_gray[2]
.sym 9574 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9575 rx_24_fifo.wr_addr_gray[6]
.sym 9579 rx_24_fifo.wr_addr_gray[3]
.sym 9581 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9583 rx_24_fifo.wr_addr_gray[4]
.sym 9584 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9586 rx_24_fifo.wr_addr_gray[2]
.sym 9599 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9604 rx_24_fifo.wr_addr_gray[3]
.sym 9610 rx_24_fifo.wr_addr_gray[6]
.sym 9616 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9619 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9623 rx_24_fifo.wr_addr_gray[4]
.sym 9630 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9633 r_counter[0]_$glb_clk
.sym 9639 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9640 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9647 w_rx_24_fifo_full
.sym 9655 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9662 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9665 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9666 rx_24_fifo.wr_addr_gray[1]
.sym 9669 i_smi_a2_SB_LUT4_I1_O[2]
.sym 9679 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9680 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9684 rx_24_fifo.rd_addr_gray[3]
.sym 9697 rx_24_fifo.rd_addr_gray[2]
.sym 9700 rx_24_fifo.rd_addr_gray[4]
.sym 9701 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9706 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9711 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9717 rx_24_fifo.rd_addr_gray[2]
.sym 9721 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9727 rx_24_fifo.rd_addr_gray[3]
.sym 9736 rx_24_fifo.rd_addr_gray[4]
.sym 9739 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9746 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9756 lvds_clock_buf
.sym 9758 rx_24_fifo.rd_addr_gray[4]
.sym 9760 rx_24_fifo.rd_addr_gray[5]
.sym 9761 rx_24_fifo.rd_addr_gray[1]
.sym 9763 rx_24_fifo.rd_addr_gray[2]
.sym 9764 rx_24_fifo.rd_addr_gray[0]
.sym 9775 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 9782 rx_24_fifo.wr_addr_gray[0]
.sym 9783 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9786 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9787 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9790 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9800 w_rx_09_fifo_full
.sym 9801 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9817 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 9821 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9827 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9829 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9833 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9834 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 9835 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9869 w_rx_09_fifo_full
.sym 9870 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9871 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9878 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9879 lvds_clock_buf
.sym 9880 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 9884 rx_24_fifo.wr_addr_gray[1]
.sym 9887 rx_24_fifo.wr_addr_gray[0]
.sym 9888 rx_24_fifo.wr_addr_gray[5]
.sym 9896 o_shdn_rx_lna$SB_IO_OUT
.sym 9905 i_smi_a3$SB_IO_IN
.sym 9913 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9927 i_smi_a1$SB_IO_IN
.sym 9930 i_smi_a3$SB_IO_IN
.sym 9945 rx_24_fifo.wr_addr_gray[5]
.sym 9951 i_smi_a2$SB_IO_IN
.sym 9968 rx_24_fifo.wr_addr_gray[5]
.sym 9985 i_smi_a3$SB_IO_IN
.sym 9986 i_smi_a2$SB_IO_IN
.sym 9987 i_smi_a1$SB_IO_IN
.sym 10002 r_counter[0]_$glb_clk
.sym 10006 rx_24_fifo.rd_addr_gray_wr[5]
.sym 10024 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 10147 i_smi_a1$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10221 io_smi_data[2]$SB_IO_OUT
.sym 10224 io_smi_data[1]$SB_IO_OUT
.sym 10227 $PACKER_VCC_NET
.sym 10228 rx_09_fifo.rd_addr_gray[1]
.sym 10229 rx_09_fifo.rd_addr_gray[5]
.sym 10232 rx_09_fifo.rd_addr_gray[4]
.sym 10236 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10238 rx_09_fifo.rd_addr_gray_wr[1]
.sym 10258 i_sck$SB_IO_IN
.sym 10294 rx_09_fifo.rd_addr_gray[1]
.sym 10295 rx_09_fifo.rd_addr_gray[5]
.sym 10332 rx_09_fifo.rd_addr_gray[5]
.sym 10340 rx_09_fifo.rd_addr_gray[1]
.sym 10348 lvds_clock_buf
.sym 10354 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10355 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 10356 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10357 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 10358 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10359 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 10360 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 10361 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 10375 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10388 $PACKER_VCC_NET
.sym 10397 io_smi_data[7]$SB_IO_OUT
.sym 10404 w_rx_09_fifo_pull
.sym 10406 i_smi_soe_se$SB_IO_IN
.sym 10410 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 10413 rx_09_fifo.rd_addr[7]
.sym 10418 io_smi_data[0]$SB_IO_OUT
.sym 10420 w_rx_09_fifo_data[12]
.sym 10448 w_smi_data_output[7]
.sym 10451 i_smi_a3$SB_IO_IN
.sym 10462 i_smi_soe_se$SB_IO_IN
.sym 10476 i_smi_soe_se$SB_IO_IN
.sym 10506 w_smi_data_output[7]
.sym 10507 i_smi_a3$SB_IO_IN
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 10513 rx_09_fifo.rd_addr[7]
.sym 10514 rx_09_fifo.rd_addr_gray[2]
.sym 10515 rx_09_fifo.rd_addr_gray[6]
.sym 10518 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 10519 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 10520 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 10535 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10538 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 10542 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10544 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10545 rx_09_fifo.wr_addr[0]
.sym 10546 $PACKER_VCC_NET
.sym 10554 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10555 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 10558 w_rx_09_fifo_data[6]
.sym 10559 w_rx_09_fifo_data[10]
.sym 10566 io_pmod[6]$SB_IO_OUT
.sym 10568 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 10577 w_rx_09_fifo_data[8]
.sym 10586 $nextpnr_ICESTORM_LC_20$O
.sym 10588 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 10592 $nextpnr_ICESTORM_LC_21$I3
.sym 10595 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 10602 $nextpnr_ICESTORM_LC_21$I3
.sym 10605 w_rx_09_fifo_data[10]
.sym 10606 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10611 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10614 io_pmod[6]$SB_IO_OUT
.sym 10617 w_rx_09_fifo_data[8]
.sym 10618 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10630 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10632 w_rx_09_fifo_data[6]
.sym 10633 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 10634 lvds_clock_buf
.sym 10635 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 10637 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10638 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 10640 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 10641 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 10642 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 10643 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 10653 io_smi_data[5]$SB_IO_OUT
.sym 10654 io_pmod[6]$SB_IO_OUT
.sym 10660 w_rx_09_fifo_push
.sym 10665 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10670 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 10671 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10677 rx_09_fifo.rd_addr[7]
.sym 10679 rx_09_fifo.rd_addr_gray[6]
.sym 10681 i_smi_a3$SB_IO_IN
.sym 10682 io_pmod[2]$SB_IO_OUT
.sym 10686 rx_09_fifo.rd_addr_gray[2]
.sym 10694 w_smi_data_output[2]
.sym 10699 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10700 w_smi_data_output[4]
.sym 10704 smi_ctrl_ins.int_cnt_09[4]
.sym 10705 smi_ctrl_ins.int_cnt_09[5]
.sym 10710 rx_09_fifo.rd_addr_gray[2]
.sym 10719 smi_ctrl_ins.int_cnt_09[4]
.sym 10722 rx_09_fifo.rd_addr_gray[6]
.sym 10728 w_smi_data_output[2]
.sym 10729 i_smi_a3$SB_IO_IN
.sym 10735 w_smi_data_output[4]
.sym 10736 i_smi_a3$SB_IO_IN
.sym 10741 rx_09_fifo.rd_addr[7]
.sym 10749 smi_ctrl_ins.int_cnt_09[5]
.sym 10752 smi_ctrl_ins.int_cnt_09[5]
.sym 10753 smi_ctrl_ins.int_cnt_09[4]
.sym 10754 io_pmod[2]$SB_IO_OUT
.sym 10755 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10757 lvds_clock_buf
.sym 10759 rx_09_fifo.wr_addr_gray[0]
.sym 10760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 10761 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10763 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10764 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10765 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10766 rx_09_fifo.wr_addr[7]
.sym 10781 io_smi_data[4]$SB_IO_OUT
.sym 10782 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 10784 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10787 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 10788 rx_09_fifo.wr_addr[6]
.sym 10791 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10793 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 10800 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10802 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10805 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 10807 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 10813 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10814 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 10815 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10818 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10820 w_rx_09_fifo_push
.sym 10822 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 10827 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10828 rx_09_fifo.rd_addr_gray_wr[1]
.sym 10829 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10835 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10839 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 10840 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10841 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 10842 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10845 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10854 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10860 rx_09_fifo.rd_addr_gray_wr[1]
.sym 10866 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10869 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10875 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 10876 w_rx_09_fifo_push
.sym 10877 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 10878 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 10880 lvds_clock_buf
.sym 10882 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 10883 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10884 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10885 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10887 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10888 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10889 rx_09_fifo.wr_addr_gray[4]
.sym 10908 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10923 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10924 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 10927 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10928 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10932 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 10933 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10935 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10938 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 10941 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10946 rx_09_fifo.wr_addr[0]
.sym 10947 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10948 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10950 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10951 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10956 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10957 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10958 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10959 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10963 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10964 rx_09_fifo.wr_addr[0]
.sym 10974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 10975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10976 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10980 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 10981 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10982 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 10986 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10987 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10988 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10989 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 11003 lvds_clock_buf
.sym 11004 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 11005 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11006 rx_09_fifo.wr_addr_gray[1]
.sym 11007 rx_09_fifo.wr_addr[6]
.sym 11008 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11012 rx_09_fifo.wr_addr[0]
.sym 11022 io_pmod[4]$SB_IO_OUT
.sym 11025 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11027 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11036 rx_09_fifo.wr_addr[0]
.sym 11048 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11059 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11076 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11104 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11125 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11129 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11132 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11134 spi_if_ins.r_tx_data_valid
.sym 11140 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11142 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11146 io_pmod[6]$SB_IO_OUT
.sym 11157 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11163 w_rx_09_fifo_push
.sym 11171 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11181 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11183 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11187 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11189 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11190 spi_if_ins.state_if[1]
.sym 11196 spi_if_ins.state_if[0]
.sym 11198 spi_if_ins.state_if[1]
.sym 11208 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11209 spi_if_ins.state_if[1]
.sym 11210 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11211 spi_if_ins.state_if[0]
.sym 11215 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11216 spi_if_ins.state_if[0]
.sym 11217 spi_if_ins.state_if[1]
.sym 11221 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11248 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11253 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11254 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11256 spi_if_ins.r_tx_byte[0]
.sym 11263 sys_ctrl_ins.reset_cmd
.sym 11264 spi_if_ins.r_tx_data_valid
.sym 11267 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11275 $PACKER_VCC_NET
.sym 11276 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11277 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11278 spi_if_ins.state_if[0]
.sym 11281 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11282 spi_if_ins.w_rx_data[6]
.sym 11283 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11294 rx_24_fifo.rd_addr[3]
.sym 11295 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 11296 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11297 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 11298 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 11299 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 11301 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11302 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11303 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11304 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11305 w_rx_24_fifo_pull
.sym 11306 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11307 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11308 w_rx_24_fifo_empty
.sym 11309 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11315 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11319 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11322 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 11323 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11325 w_rx_24_fifo_pull
.sym 11326 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11327 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11328 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11337 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 11338 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 11339 w_rx_24_fifo_empty
.sym 11340 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 11343 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11344 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11345 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11346 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11349 rx_24_fifo.rd_addr[3]
.sym 11351 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11356 w_rx_24_fifo_pull
.sym 11357 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 11362 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11363 rx_24_fifo.rd_addr[3]
.sym 11364 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 11367 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11368 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11370 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 11375 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11376 w_rx_data[5]
.sym 11378 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 11379 w_rx_data[6]
.sym 11381 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11386 w_rx_24_fifo_empty
.sym 11389 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 11400 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 11402 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11403 spi_if_ins.state_if[1]
.sym 11404 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11405 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11408 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11417 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 11420 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 11424 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11425 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11426 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11427 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11428 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11431 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11437 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 11441 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 11442 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11443 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 11448 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11451 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11454 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11462 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11474 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11480 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11484 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 11485 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 11486 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 11487 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 11490 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11491 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11492 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 11493 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11494 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 11497 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 11498 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11499 w_cs[2]
.sym 11500 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11501 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11502 w_cs[3]
.sym 11503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11504 w_cs[1]
.sym 11514 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11515 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 11519 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 11524 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 11528 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11539 rx_24_fifo.rd_addr[0]
.sym 11542 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11544 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11545 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11546 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11547 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11548 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11549 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11550 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11551 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11552 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11553 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 11556 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11557 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11560 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11562 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11563 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11564 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11565 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11567 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11571 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11572 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11573 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11574 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11579 rx_24_fifo.rd_addr[0]
.sym 11580 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11584 rx_24_fifo.rd_addr[0]
.sym 11586 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11590 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11592 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11595 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11597 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11601 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11602 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11603 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11604 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11608 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11609 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11613 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11614 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11615 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11616 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 11617 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11622 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11624 w_rx_24_fifo_full
.sym 11626 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11636 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11639 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11640 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11643 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11647 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11655 w_rx_09_fifo_push
.sym 11665 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11666 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11667 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11669 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11672 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11701 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11715 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11726 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11731 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11739 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11741 r_counter[0]_$glb_clk
.sym 11743 w_fetch
.sym 11755 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11774 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11778 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11804 rx_24_fifo.wr_addr_gray[0]
.sym 11814 rx_24_fifo.wr_addr_gray[1]
.sym 11842 rx_24_fifo.wr_addr_gray[1]
.sym 11848 rx_24_fifo.wr_addr_gray[0]
.sym 11864 r_counter[0]_$glb_clk
.sym 11867 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11869 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11871 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11893 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11907 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11914 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11916 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11917 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11920 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11922 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11934 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11941 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11942 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11954 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11960 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11973 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11978 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11986 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11987 r_counter[0]_$glb_clk
.sym 11988 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 11992 w_tx_data_sys[0]
.sym 12004 rx_24_fifo.rd_addr_gray_wr[1]
.sym 12008 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 12014 rx_24_fifo.rd_addr_gray[5]
.sym 12015 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 12030 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12035 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12037 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12039 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12048 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 12082 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12100 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12102 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12106 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12109 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 12110 lvds_clock_buf
.sym 12111 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 12132 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 12174 rx_24_fifo.rd_addr_gray[5]
.sym 12201 rx_24_fifo.rd_addr_gray[5]
.sym 12233 lvds_clock_buf
.sym 12305 i_smi_a1$SB_IO_IN
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12329 io_smi_data[7]$SB_IO_OUT
.sym 12331 i_sck$SB_IO_IN
.sym 12332 io_smi_data[0]$SB_IO_OUT
.sym 12335 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12338 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12339 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12340 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 12341 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12353 $PACKER_VCC_NET
.sym 12355 $PACKER_VCC_NET
.sym 12379 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12381 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12402 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12406 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12422 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12431 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12448 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12456 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12457 r_counter[0]_$glb_clk
.sym 12458 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 12463 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12464 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12465 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12466 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 12467 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 12468 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12469 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 12470 io_pmod[2]$SB_IO_OUT
.sym 12479 $PACKER_VCC_NET
.sym 12487 io_smi_data[3]$SB_IO_OUT
.sym 12498 $PACKER_VCC_NET
.sym 12502 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12506 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 12510 $PACKER_VCC_NET
.sym 12514 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 12516 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 12518 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 12520 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12522 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12523 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12525 $PACKER_VCC_NET
.sym 12527 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12540 rx_09_fifo.rd_addr[7]
.sym 12541 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12542 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12544 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12545 w_rx_09_fifo_pull
.sym 12547 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 12549 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12550 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12551 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12552 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12553 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 12558 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12559 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12561 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12562 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 12563 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12564 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12566 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12569 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12570 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12573 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12574 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 12575 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12579 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12588 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12591 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12592 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12593 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12594 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12597 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12600 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12605 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12609 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 12610 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12611 rx_09_fifo.rd_addr[7]
.sym 12612 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12615 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12616 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 12617 w_rx_09_fifo_pull
.sym 12618 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12620 r_counter[0]_$glb_clk
.sym 12623 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12624 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12625 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12626 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12627 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12628 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12629 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12632 $PACKER_VCC_NET
.sym 12648 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 12650 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12651 rx_09_fifo.wr_addr[5]
.sym 12653 $PACKER_VCC_NET
.sym 12655 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12657 rx_09_fifo.wr_addr[4]
.sym 12665 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12681 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12682 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12686 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12692 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12693 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12699 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12703 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12704 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12709 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12711 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12726 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12734 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12739 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12742 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12743 r_counter[0]_$glb_clk
.sym 12744 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 12745 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12746 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12747 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12748 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12749 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12751 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12752 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 12757 i_smi_soe_se$SB_IO_IN
.sym 12764 i_smi_soe_se$SB_IO_IN
.sym 12775 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12788 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 12791 $PACKER_VCC_NET
.sym 12796 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 12797 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12801 rx_09_fifo.wr_addr[7]
.sym 12803 rx_09_fifo.wr_addr[6]
.sym 12812 rx_09_fifo.wr_addr[5]
.sym 12815 rx_09_fifo.wr_addr[4]
.sym 12817 rx_09_fifo.wr_addr[2]
.sym 12818 $nextpnr_ICESTORM_LC_3$O
.sym 12820 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 12824 $nextpnr_ICESTORM_LC_4$I3
.sym 12826 rx_09_fifo.wr_addr[2]
.sym 12828 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 12830 $nextpnr_ICESTORM_LC_4$COUT
.sym 12832 $PACKER_VCC_NET
.sym 12834 $nextpnr_ICESTORM_LC_4$I3
.sym 12836 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12838 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12842 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12845 rx_09_fifo.wr_addr[4]
.sym 12846 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12848 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12851 rx_09_fifo.wr_addr[5]
.sym 12852 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12854 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12856 rx_09_fifo.wr_addr[6]
.sym 12858 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12862 rx_09_fifo.wr_addr[7]
.sym 12864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12868 rx_09_fifo.wr_addr_gray[2]
.sym 12869 rx_09_fifo.wr_addr_gray[6]
.sym 12870 rx_09_fifo.wr_addr[5]
.sym 12871 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12872 rx_09_fifo.wr_addr_gray[5]
.sym 12873 rx_09_fifo.wr_addr[4]
.sym 12874 rx_09_fifo.wr_addr_gray[3]
.sym 12875 rx_09_fifo.wr_addr[2]
.sym 12887 i_smi_soe_se$SB_IO_IN
.sym 12895 rx_09_fifo.wr_addr[4]
.sym 12897 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12899 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 12911 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12913 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 12914 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 12918 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12919 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12920 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12922 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12923 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12925 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12932 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12933 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12934 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12936 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12945 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12948 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12949 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12950 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12951 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12954 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12961 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12966 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12967 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12968 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 12969 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12972 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12973 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12978 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12981 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 12986 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12988 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12989 lvds_clock_buf
.sym 12990 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 12992 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12993 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12994 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12995 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12996 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12997 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12998 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13000 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 13007 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13015 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13018 rx_09_fifo.wr_addr[0]
.sym 13019 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 13021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13032 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13033 w_rx_09_fifo_push
.sym 13034 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13035 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 13037 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13038 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13040 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 13041 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13043 w_rx_09_fifo_full
.sym 13044 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13045 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 13046 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13047 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13048 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 13050 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13051 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13053 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13054 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13055 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13058 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13059 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 13061 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13062 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13063 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13065 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13068 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13071 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13072 w_rx_09_fifo_full
.sym 13073 w_rx_09_fifo_push
.sym 13074 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13077 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13078 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 13079 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13080 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 13084 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13085 w_rx_09_fifo_push
.sym 13089 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13090 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13091 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13092 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13095 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13096 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 13097 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13098 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 13101 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13102 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13103 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13104 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13107 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13111 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 13112 lvds_clock_buf
.sym 13113 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 13114 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13115 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13116 rx_09_fifo.wr_addr_gray_rd[1]
.sym 13117 spi_if_ins.spi.r3_rx_done
.sym 13119 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13120 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13125 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13129 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13141 $PACKER_VCC_NET
.sym 13144 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13149 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13164 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13165 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13166 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 13169 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13174 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13186 rx_09_fifo.wr_addr[0]
.sym 13188 rx_09_fifo.wr_addr[0]
.sym 13190 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13196 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13203 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13206 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13207 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13231 rx_09_fifo.wr_addr[0]
.sym 13234 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 13235 lvds_clock_buf
.sym 13236 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 13237 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13240 spi_if_ins.r_tx_byte[0]
.sym 13241 sys_ctrl_ins.reset_cmd
.sym 13252 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13254 spi_if_ins.spi.r2_rx_done
.sym 13260 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13261 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13262 w_tx_data_io[2]
.sym 13279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13280 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13282 spi_if_ins.state_if[1]
.sym 13289 spi_if_ins.state_if[0]
.sym 13303 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13306 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13307 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13317 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13318 spi_if_ins.state_if[0]
.sym 13320 spi_if_ins.state_if[1]
.sym 13336 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13349 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13360 r_tx_data[7]
.sym 13361 r_tx_data[2]
.sym 13362 r_tx_data[3]
.sym 13363 r_tx_data[4]
.sym 13364 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13365 r_tx_data[6]
.sym 13366 r_tx_data[1]
.sym 13367 r_tx_data[5]
.sym 13369 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 13378 spi_if_ins.state_if[1]
.sym 13385 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13386 w_tx_data_sys[0]
.sym 13387 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13388 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13389 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13391 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13392 w_tx_data_io[4]
.sym 13393 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13394 w_tx_data_io[1]
.sym 13401 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13411 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13416 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13417 r_tx_data[0]
.sym 13419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13428 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13446 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13448 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13449 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13453 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13465 r_tx_data[0]
.sym 13480 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13481 r_counter[0]_$glb_clk
.sym 13483 r_tx_data[0]
.sym 13484 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13485 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13486 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13487 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13489 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13503 w_tx_data_io[6]
.sym 13505 w_tx_data_io[7]
.sym 13508 w_tx_data_io[5]
.sym 13509 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13512 w_cs[0]
.sym 13513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13514 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13524 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 13526 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13527 spi_if_ins.w_rx_data[6]
.sym 13528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13531 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 13532 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 13539 spi_if_ins.state_if[0]
.sym 13540 spi_if_ins.w_rx_data[5]
.sym 13543 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 13544 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 13548 spi_if_ins.state_if[1]
.sym 13551 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13554 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13555 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 13563 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 13564 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 13565 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 13566 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 13571 spi_if_ins.w_rx_data[5]
.sym 13581 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13582 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 13583 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 13584 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13589 spi_if_ins.w_rx_data[6]
.sym 13600 spi_if_ins.state_if[0]
.sym 13601 spi_if_ins.state_if[1]
.sym 13602 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13603 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 spi_if_ins.w_rx_data[5]
.sym 13607 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13608 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13609 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13610 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13611 w_load
.sym 13612 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13613 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13620 w_rx_data[6]
.sym 13630 w_fetch
.sym 13631 w_rx_data[5]
.sym 13634 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13635 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13636 w_ioc[1]
.sym 13637 w_rx_data[6]
.sym 13638 w_tx_data_io[3]
.sym 13641 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13647 spi_if_ins.state_if[1]
.sym 13648 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13649 spi_if_ins.state_if[0]
.sym 13653 spi_if_ins.w_rx_data[6]
.sym 13654 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13655 spi_if_ins.w_rx_data[5]
.sym 13656 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13657 spi_if_ins.state_if[0]
.sym 13661 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13663 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13665 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13667 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13668 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13669 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 13673 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13677 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13680 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13681 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13682 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 13683 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13686 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13687 spi_if_ins.state_if[1]
.sym 13688 spi_if_ins.state_if[0]
.sym 13689 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13692 spi_if_ins.w_rx_data[6]
.sym 13693 spi_if_ins.w_rx_data[5]
.sym 13698 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13700 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13701 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13704 spi_if_ins.state_if[1]
.sym 13705 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13706 spi_if_ins.state_if[0]
.sym 13707 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13711 spi_if_ins.w_rx_data[6]
.sym 13712 spi_if_ins.w_rx_data[5]
.sym 13716 spi_if_ins.state_if[1]
.sym 13718 spi_if_ins.state_if[0]
.sym 13723 spi_if_ins.w_rx_data[6]
.sym 13724 spi_if_ins.w_rx_data[5]
.sym 13726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13729 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13730 w_ioc[1]
.sym 13731 w_cs[0]
.sym 13732 w_ioc[0]
.sym 13733 w_ioc[4]
.sym 13734 w_ioc[3]
.sym 13735 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 13736 w_ioc[2]
.sym 13737 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13741 spi_if_ins.w_rx_data[5]
.sym 13745 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13749 spi_if_ins.w_rx_data[6]
.sym 13753 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13758 w_tx_data_io[2]
.sym 13764 w_tx_data_io[0]
.sym 13770 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13773 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13777 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13779 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13783 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13790 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13799 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13817 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13827 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13829 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13830 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13839 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13841 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13842 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13850 lvds_clock_buf
.sym 13851 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 13852 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13853 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 13854 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13856 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13857 io_ctrl_ins.pmod_dir_state[2]
.sym 13858 io_ctrl_ins.pmod_dir_state[1]
.sym 13859 io_ctrl_ins.pmod_dir_state[6]
.sym 13865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13867 w_ioc[0]
.sym 13869 w_ioc[2]
.sym 13873 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13874 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13876 w_tx_data_io[4]
.sym 13878 w_tx_data_io[1]
.sym 13882 w_tx_data_sys[0]
.sym 13885 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13902 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13913 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13920 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13926 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13928 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13972 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13976 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13977 w_tx_data_io[2]
.sym 13978 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 13979 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 13980 w_tx_data_io[0]
.sym 13981 w_tx_data_io[4]
.sym 13982 w_tx_data_io[1]
.sym 13987 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 13990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13998 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14006 o_ldo_2v8_en$SB_IO_OUT
.sym 14010 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 14019 rx_24_fifo.rd_addr_gray[1]
.sym 14022 rx_24_fifo.rd_addr_gray[0]
.sym 14025 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14058 rx_24_fifo.rd_addr_gray[0]
.sym 14067 rx_24_fifo.rd_addr_gray[1]
.sym 14080 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14096 lvds_clock_buf
.sym 14099 io_ctrl_ins.o_pmod[1]
.sym 14101 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14102 io_ctrl_ins.o_pmod[2]
.sym 14116 o_shdn_tx_lna$SB_IO_OUT
.sym 14119 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 14120 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 14122 i_config[1]$SB_IO_IN
.sym 14150 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14166 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14191 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14218 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14224 o_ldo_2v8_en$SB_IO_OUT
.sym 14228 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14357 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14362 o_led1$SB_IO_OUT
.sym 14365 i_smi_a1$SB_IO_IN
.sym 14369 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14401 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14428 io_smi_data[3]$SB_IO_OUT
.sym 14429 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 14445 rx_09_fifo.rd_addr_gray[3]
.sym 14466 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 14476 i_smi_soe_se$SB_IO_IN
.sym 14486 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14492 rx_09_fifo.rd_addr_gray[4]
.sym 14497 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14498 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14504 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14507 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 14511 rx_09_fifo.rd_addr_gray[3]
.sym 14516 rx_09_fifo.rd_addr_gray_wr[4]
.sym 14521 rx_09_fifo.rd_addr_gray[3]
.sym 14538 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14544 rx_09_fifo.rd_addr_gray_wr[4]
.sym 14549 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14550 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14551 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 14552 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14557 rx_09_fifo.rd_addr_gray[4]
.sym 14566 lvds_clock_buf
.sym 14572 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 14573 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 14574 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14575 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 14576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 14577 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14578 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14579 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14589 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14594 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 14617 w_rx_09_fifo_pull
.sym 14624 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14626 rx_09_fifo.rd_addr[4]
.sym 14633 io_pmod[2]$SB_IO_OUT
.sym 14635 rx_09_fifo.rd_addr[1]
.sym 14649 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14650 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14651 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14654 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14655 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14656 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14657 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14659 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14661 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14662 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14663 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 14664 io_pmod[2]$SB_IO_OUT
.sym 14665 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14667 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14668 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 14669 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14670 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14672 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14673 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14674 w_rx_09_fifo_pull
.sym 14675 rx_09_fifo.rd_addr[1]
.sym 14677 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 14678 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14679 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 14680 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14682 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14683 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 14684 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14685 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 14688 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 14690 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14694 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14695 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14696 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14697 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14700 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14701 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14702 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14703 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14707 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14709 rx_09_fifo.rd_addr[1]
.sym 14712 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14713 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14718 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14719 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14720 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14724 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 14725 w_rx_09_fifo_pull
.sym 14726 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 14727 io_pmod[2]$SB_IO_OUT
.sym 14729 r_counter[0]_$glb_clk
.sym 14730 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 14731 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 14733 rx_09_fifo.rd_addr[1]
.sym 14734 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14735 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14736 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14737 rx_09_fifo.rd_addr[4]
.sym 14755 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 14757 $PACKER_VCC_NET
.sym 14758 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14766 io_pmod[2]$SB_IO_OUT
.sym 14778 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 14779 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14780 rx_09_fifo.rd_addr[7]
.sym 14785 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 14788 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 14793 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14794 rx_09_fifo.rd_addr[4]
.sym 14798 rx_09_fifo.rd_addr[1]
.sym 14804 $nextpnr_ICESTORM_LC_7$O
.sym 14807 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 14810 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 14813 rx_09_fifo.rd_addr[1]
.sym 14814 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 14816 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 14819 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 14820 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 14822 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 14825 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14826 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 14828 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 14831 rx_09_fifo.rd_addr[4]
.sym 14832 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 14834 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 14837 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14838 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 14840 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 14843 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 14844 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 14849 rx_09_fifo.rd_addr[7]
.sym 14850 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 14856 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14859 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14860 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 14861 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14867 rx_09_fifo.rd_addr[4]
.sym 14873 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 14875 rx_09_fifo.wr_addr[4]
.sym 14877 rx_09_fifo.rd_addr[1]
.sym 14879 rx_09_fifo.wr_addr_gray[4]
.sym 14881 rx_09_fifo.wr_addr[2]
.sym 14896 rx_09_fifo.wr_addr_gray[6]
.sym 14899 rx_09_fifo.wr_addr_gray[5]
.sym 14903 rx_09_fifo.wr_addr_gray[2]
.sym 14906 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14919 rx_09_fifo.wr_addr_gray[0]
.sym 14920 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14926 rx_09_fifo.wr_addr[7]
.sym 14928 rx_09_fifo.wr_addr_gray[5]
.sym 14936 rx_09_fifo.wr_addr_gray[6]
.sym 14940 rx_09_fifo.wr_addr[7]
.sym 14948 rx_09_fifo.wr_addr_gray[2]
.sym 14954 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14965 rx_09_fifo.wr_addr_gray[0]
.sym 14973 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14975 r_counter[0]_$glb_clk
.sym 14979 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14980 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14981 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14982 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14983 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14984 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15005 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15021 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15022 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15024 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15028 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15029 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15031 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15038 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15042 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 15045 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15051 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15054 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15059 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 15065 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15070 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15072 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15076 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15082 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15089 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15093 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15097 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15098 lvds_clock_buf
.sym 15099 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 15100 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15101 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15103 spi_if_ins.spi.r_tx_byte[3]
.sym 15104 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15105 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15106 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15107 spi_if_ins.spi.r_tx_byte[7]
.sym 15124 i_ss$SB_IO_IN
.sym 15129 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15131 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15133 spi_if_ins.r_tx_byte[3]
.sym 15143 rx_09_fifo.wr_addr[5]
.sym 15146 rx_09_fifo.wr_addr[4]
.sym 15156 rx_09_fifo.wr_addr[2]
.sym 15159 rx_09_fifo.wr_addr[6]
.sym 15160 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15164 rx_09_fifo.wr_addr[7]
.sym 15167 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 15172 rx_09_fifo.wr_addr[0]
.sym 15173 $nextpnr_ICESTORM_LC_8$O
.sym 15176 rx_09_fifo.wr_addr[0]
.sym 15179 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 15182 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 15183 rx_09_fifo.wr_addr[0]
.sym 15185 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 15188 rx_09_fifo.wr_addr[2]
.sym 15189 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 15191 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 15194 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15195 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 15197 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 15199 rx_09_fifo.wr_addr[4]
.sym 15201 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 15203 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 15205 rx_09_fifo.wr_addr[5]
.sym 15207 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 15209 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 15212 rx_09_fifo.wr_addr[6]
.sym 15213 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 15216 rx_09_fifo.wr_addr[7]
.sym 15219 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 15223 spi_if_ins.spi.r_tx_byte[0]
.sym 15224 spi_if_ins.spi.r_tx_byte[4]
.sym 15225 spi_if_ins.spi.r_tx_byte[6]
.sym 15226 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15227 spi_if_ins.spi.r_tx_byte[1]
.sym 15228 spi_if_ins.spi.r_tx_byte[5]
.sym 15230 spi_if_ins.spi.r_tx_byte[2]
.sym 15243 io_pmod[7]$SB_IO_OUT
.sym 15251 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15254 io_pmod[2]$SB_IO_OUT
.sym 15255 spi_if_ins.r_tx_byte[7]
.sym 15267 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15268 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15270 spi_if_ins.spi.r2_rx_done
.sym 15273 rx_09_fifo.wr_addr_gray[1]
.sym 15277 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15283 spi_if_ins.spi.r3_rx_done
.sym 15288 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15297 spi_if_ins.spi.r2_rx_done
.sym 15300 spi_if_ins.spi.r3_rx_done
.sym 15303 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15309 rx_09_fifo.wr_addr_gray[1]
.sym 15316 spi_if_ins.spi.r2_rx_done
.sym 15328 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15330 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15333 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15336 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15344 r_counter[0]_$glb_clk
.sym 15346 spi_if_ins.r_tx_byte[6]
.sym 15347 spi_if_ins.r_tx_byte[2]
.sym 15348 spi_if_ins.r_tx_byte[7]
.sym 15349 spi_if_ins.r_tx_byte[5]
.sym 15350 spi_if_ins.r_tx_byte[3]
.sym 15352 spi_if_ins.r_tx_byte[4]
.sym 15353 spi_if_ins.r_tx_byte[1]
.sym 15362 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15366 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 15375 w_rx_09_fifo_full
.sym 15388 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15389 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15391 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15394 $PACKER_VCC_NET
.sym 15396 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15408 spi_if_ins.r_tx_byte[0]
.sym 15420 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15421 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15438 spi_if_ins.r_tx_byte[0]
.sym 15445 $PACKER_VCC_NET
.sym 15466 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15468 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15470 w_tx_data_smi[0]
.sym 15472 w_tx_data_smi[2]
.sym 15473 w_tx_data_smi[3]
.sym 15476 w_tx_data_smi[1]
.sym 15512 w_tx_data_io[3]
.sym 15513 w_tx_data_io[6]
.sym 15514 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15515 w_tx_data_io[7]
.sym 15521 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15523 w_tx_data_io[2]
.sym 15524 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 15527 w_cs[0]
.sym 15529 w_tx_data_io[1]
.sym 15531 w_tx_data_io[5]
.sym 15532 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15535 w_tx_data_io[4]
.sym 15538 w_tx_data_smi[3]
.sym 15539 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15540 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15541 w_tx_data_smi[1]
.sym 15544 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15545 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15546 w_tx_data_io[7]
.sym 15549 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 15551 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15552 w_tx_data_io[2]
.sym 15555 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15556 w_tx_data_smi[3]
.sym 15557 w_tx_data_io[3]
.sym 15558 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15561 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15562 w_tx_data_io[4]
.sym 15570 w_cs[0]
.sym 15573 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15575 w_tx_data_io[6]
.sym 15579 w_tx_data_smi[1]
.sym 15580 w_tx_data_io[1]
.sym 15581 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15582 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15585 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15587 w_tx_data_io[5]
.sym 15588 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15589 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15590 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15591 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15592 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15593 spi_if_ins.spi.r_rx_byte[7]
.sym 15597 spi_if_ins.spi.r_rx_byte[1]
.sym 15598 spi_if_ins.spi.r_rx_byte[2]
.sym 15599 spi_if_ins.spi.r_rx_byte[4]
.sym 15608 w_tx_data_io[3]
.sym 15617 w_rx_24_fifo_full
.sym 15621 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15622 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15623 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15634 w_tx_data_smi[0]
.sym 15636 w_tx_data_smi[2]
.sym 15637 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15640 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15642 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15643 w_tx_data_io[0]
.sym 15644 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15647 w_tx_data_sys[0]
.sym 15651 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15659 w_cs[2]
.sym 15660 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15661 w_cs[0]
.sym 15662 w_cs[3]
.sym 15664 w_cs[1]
.sym 15666 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15667 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15668 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15669 w_tx_data_sys[0]
.sym 15672 w_cs[0]
.sym 15673 w_cs[1]
.sym 15674 w_cs[2]
.sym 15675 w_cs[3]
.sym 15678 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15679 w_tx_data_smi[0]
.sym 15680 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15681 w_tx_data_io[0]
.sym 15684 w_cs[0]
.sym 15685 w_cs[1]
.sym 15686 w_cs[2]
.sym 15687 w_cs[3]
.sym 15690 w_cs[3]
.sym 15691 w_cs[2]
.sym 15692 w_cs[1]
.sym 15693 w_cs[0]
.sym 15703 w_tx_data_smi[2]
.sym 15704 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15705 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15712 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15713 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15715 spi_if_ins.w_rx_data[3]
.sym 15716 spi_if_ins.w_rx_data[4]
.sym 15717 spi_if_ins.w_rx_data[2]
.sym 15718 spi_if_ins.w_rx_data[1]
.sym 15719 spi_if_ins.w_rx_data[5]
.sym 15720 spi_if_ins.w_rx_data[0]
.sym 15721 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 15722 spi_if_ins.w_rx_data[6]
.sym 15729 w_tx_data_io[0]
.sym 15742 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15750 w_ioc[0]
.sym 15756 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 15758 w_cs[0]
.sym 15760 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15761 w_cs[3]
.sym 15762 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15764 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15765 w_ioc[1]
.sym 15766 w_cs[2]
.sym 15767 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15769 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15771 w_cs[1]
.sym 15773 w_fetch
.sym 15776 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 15777 w_load
.sym 15784 spi_if_ins.w_rx_data[5]
.sym 15787 spi_if_ins.w_rx_data[6]
.sym 15792 spi_if_ins.w_rx_data[5]
.sym 15796 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15797 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15798 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15801 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 15802 w_fetch
.sym 15803 w_ioc[1]
.sym 15804 w_cs[2]
.sym 15807 w_cs[3]
.sym 15808 w_cs[0]
.sym 15809 w_cs[2]
.sym 15810 w_cs[1]
.sym 15813 spi_if_ins.w_rx_data[6]
.sym 15816 spi_if_ins.w_rx_data[5]
.sym 15822 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15825 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 15826 w_load
.sym 15827 w_cs[0]
.sym 15828 w_fetch
.sym 15831 w_cs[2]
.sym 15832 w_cs[0]
.sym 15833 w_cs[3]
.sym 15834 w_cs[1]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15838 w_rx_data[4]
.sym 15839 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15840 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15841 w_rx_data[3]
.sym 15842 w_rx_data[1]
.sym 15843 w_rx_data[7]
.sym 15844 w_rx_data[2]
.sym 15845 w_rx_data[0]
.sym 15862 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 15864 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15867 w_rx_data[2]
.sym 15868 w_rx_data[6]
.sym 15879 spi_if_ins.w_rx_data[3]
.sym 15881 spi_if_ins.w_rx_data[2]
.sym 15884 spi_if_ins.w_rx_data[0]
.sym 15888 spi_if_ins.w_rx_data[4]
.sym 15889 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 15890 spi_if_ins.w_rx_data[1]
.sym 15891 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15892 w_load
.sym 15895 w_fetch
.sym 15902 w_cs[1]
.sym 15906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15913 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 15914 w_fetch
.sym 15915 w_cs[1]
.sym 15921 spi_if_ins.w_rx_data[1]
.sym 15927 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15930 spi_if_ins.w_rx_data[0]
.sym 15936 spi_if_ins.w_rx_data[4]
.sym 15943 spi_if_ins.w_rx_data[3]
.sym 15948 w_load
.sym 15950 w_fetch
.sym 15951 w_cs[1]
.sym 15955 spi_if_ins.w_rx_data[2]
.sym 15958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 io_ctrl_ins.pmod_dir_state[4]
.sym 15962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15963 io_ctrl_ins.pmod_dir_state[3]
.sym 15964 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15965 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15966 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 15967 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 15968 io_ctrl_ins.pmod_dir_state[5]
.sym 15973 w_tx_data_io[5]
.sym 15976 w_rx_data[3]
.sym 15977 w_ioc[1]
.sym 15978 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15981 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15982 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15988 w_ioc[0]
.sym 15989 w_rx_data[1]
.sym 15990 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 15991 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15992 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15993 w_rx_data[2]
.sym 15994 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 15995 w_rx_data[0]
.sym 15996 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16002 w_fetch
.sym 16003 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16004 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16006 w_rx_data[1]
.sym 16008 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16009 w_rx_data[0]
.sym 16010 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 16011 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 16012 w_cs[0]
.sym 16015 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16016 w_rx_data[6]
.sym 16020 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16022 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16027 w_rx_data[2]
.sym 16038 w_rx_data[0]
.sym 16042 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16044 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16047 w_fetch
.sym 16049 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16050 w_cs[0]
.sym 16053 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16054 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16055 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 16059 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 16061 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16068 w_rx_data[2]
.sym 16073 w_rx_data[1]
.sym 16077 w_rx_data[6]
.sym 16081 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16085 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16086 o_tr_vc2$SB_IO_OUT
.sym 16087 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16088 o_shdn_rx_lna$SB_IO_OUT
.sym 16089 o_rx_h_tx_l$SB_IO_OUT
.sym 16090 o_shdn_tx_lna$SB_IO_OUT
.sym 16091 io_ctrl_ins.mixer_en_state
.sym 16092 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16096 w_rx_data[5]
.sym 16101 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16102 w_tx_data_io[3]
.sym 16103 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[0]
.sym 16105 w_ioc[1]
.sym 16109 o_led1$SB_IO_OUT
.sym 16125 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16126 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 16128 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16129 io_ctrl_ins.o_pmod[2]
.sym 16130 io_ctrl_ins.pmod_dir_state[2]
.sym 16131 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 16133 o_led1$SB_IO_OUT
.sym 16134 io_ctrl_ins.o_pmod[1]
.sym 16135 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16136 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 16137 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16138 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16139 io_ctrl_ins.pmod_dir_state[1]
.sym 16141 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16143 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 16144 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16145 i_config[1]$SB_IO_IN
.sym 16146 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16147 o_ldo_2v8_en$SB_IO_OUT
.sym 16149 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 16153 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 16154 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16164 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 16167 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 16170 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16171 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 16172 o_ldo_2v8_en$SB_IO_OUT
.sym 16173 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 16176 io_ctrl_ins.pmod_dir_state[1]
.sym 16177 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 16178 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16179 io_ctrl_ins.o_pmod[1]
.sym 16182 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 16183 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16184 io_ctrl_ins.o_pmod[2]
.sym 16185 io_ctrl_ins.pmod_dir_state[2]
.sym 16188 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16189 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16190 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16191 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16194 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16195 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16196 i_config[1]$SB_IO_IN
.sym 16197 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16200 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16201 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 16202 o_led1$SB_IO_OUT
.sym 16203 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16207 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 16208 io_ctrl_ins.o_pmod[0]
.sym 16209 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 16210 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16212 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16213 io_ctrl_ins.o_pmod[6]
.sym 16214 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16221 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16223 io_ctrl_ins.rf_pin_state[4]
.sym 16232 i_config[3]$SB_IO_IN
.sym 16233 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16236 i_button$SB_IO_IN
.sym 16251 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16256 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16261 w_rx_data[1]
.sym 16264 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16265 w_rx_data[2]
.sym 16275 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16290 w_rx_data[1]
.sym 16299 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16300 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16301 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16308 w_rx_data[2]
.sym 16327 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16330 o_led1$SB_IO_OUT
.sym 16337 o_led0$SB_IO_OUT
.sym 16356 w_rx_data[6]
.sym 16361 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16377 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 16382 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16395 w_rx_data[2]
.sym 16396 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16422 w_rx_data[2]
.sym 16447 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 16449 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16450 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16451 r_counter[0]_$glb_clk
.sym 16452 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16466 o_led0$SB_IO_OUT
.sym 16477 w_rx_data[2]
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16514 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_config[1]$SB_IO_IN
.sym 16556 spi_if_ins.spi.SCKr[0]
.sym 16563 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16572 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16601 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16613 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16635 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16674 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16675 r_counter[0]_$glb_clk
.sym 16676 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 16685 rx_09_fifo.rd_addr_gray[0]
.sym 16694 $PACKER_VCC_NET
.sym 16700 i_sck$SB_IO_IN
.sym 16730 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16731 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16736 sys_ctrl_ins.reset_cmd
.sym 16737 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16740 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16745 io_smi_data[4]$SB_IO_OUT
.sym 16750 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16758 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 16759 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16761 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 16763 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16767 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16768 rx_09_fifo.rd_addr[1]
.sym 16771 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16772 rx_09_fifo.rd_addr[4]
.sym 16774 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 16775 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16778 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16781 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16783 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16785 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16786 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 16792 rx_09_fifo.rd_addr[1]
.sym 16794 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16797 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16803 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 16804 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 16805 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 16806 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 16809 rx_09_fifo.rd_addr[4]
.sym 16810 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16816 rx_09_fifo.rd_addr[4]
.sym 16818 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16821 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 16822 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16823 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16824 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16827 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16829 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16834 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 16836 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16838 r_counter[0]_$glb_clk
.sym 16842 sys_ctrl_ins.reset_count[2]
.sym 16843 sys_ctrl_ins.reset_count[3]
.sym 16844 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16845 sys_ctrl_ins.reset_count[1]
.sym 16846 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16847 sys_ctrl_ins.reset_count[0]
.sym 16867 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16873 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16885 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16888 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16889 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 16890 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16892 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16895 w_rx_09_fifo_pull
.sym 16903 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16908 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16917 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 16926 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16934 w_rx_09_fifo_pull
.sym 16935 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 16939 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16947 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16952 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 16960 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16961 r_counter[0]_$glb_clk
.sym 16962 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 16966 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16977 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16983 w_rx_09_fifo_pull
.sym 16987 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17010 rx_09_fifo.wr_addr_gray_rd[0]
.sym 17025 rx_09_fifo.wr_addr_gray_rd[3]
.sym 17028 rx_09_fifo.wr_addr_gray[4]
.sym 17034 rx_09_fifo.wr_addr_gray[3]
.sym 17050 rx_09_fifo.wr_addr_gray[4]
.sym 17067 rx_09_fifo.wr_addr_gray[3]
.sym 17074 rx_09_fifo.wr_addr_gray_rd[3]
.sym 17082 rx_09_fifo.wr_addr_gray_rd[0]
.sym 17084 r_counter[0]_$glb_clk
.sym 17089 int_miso
.sym 17090 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17097 w_rx_data[1]
.sym 17099 i_ss$SB_IO_IN
.sym 17107 io_pmod[2]$SB_IO_OUT
.sym 17113 i_ss_SB_LUT4_I3_O
.sym 17116 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17129 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17130 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17131 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17132 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17133 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17138 $PACKER_VCC_NET
.sym 17140 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17142 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17145 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17147 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17148 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17157 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17159 $nextpnr_ICESTORM_LC_16$O
.sym 17161 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17165 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17167 $PACKER_VCC_NET
.sym 17168 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17172 $PACKER_VCC_NET
.sym 17174 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17175 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17178 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17179 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17180 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17181 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17184 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17185 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17186 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17187 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17192 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17196 $PACKER_VCC_NET
.sym 17197 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17199 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17205 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17206 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17213 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17223 io_pmod[2]$SB_IO_OUT
.sym 17233 spi_if_ins.r_tx_data_valid
.sym 17234 sys_ctrl_ins.reset_cmd
.sym 17235 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 17237 spi_if_ins.r_tx_byte[7]
.sym 17250 spi_if_ins.spi.r_tx_byte[0]
.sym 17251 spi_if_ins.spi.r_tx_byte[4]
.sym 17252 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17253 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17254 spi_if_ins.spi.r_tx_byte[1]
.sym 17255 spi_if_ins.spi.r_tx_byte[5]
.sym 17257 spi_if_ins.spi.r_tx_byte[2]
.sym 17260 spi_if_ins.spi.r_tx_byte[6]
.sym 17261 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17263 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17264 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17267 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17268 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17269 spi_if_ins.spi.r_tx_byte[3]
.sym 17273 spi_if_ins.spi.r_tx_byte[7]
.sym 17274 spi_if_ins.r_tx_byte[3]
.sym 17277 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17278 spi_if_ins.r_tx_byte[7]
.sym 17279 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17283 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17284 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17286 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17290 spi_if_ins.spi.r_tx_byte[0]
.sym 17291 spi_if_ins.spi.r_tx_byte[4]
.sym 17292 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17295 spi_if_ins.spi.r_tx_byte[1]
.sym 17297 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17298 spi_if_ins.spi.r_tx_byte[5]
.sym 17303 spi_if_ins.r_tx_byte[3]
.sym 17307 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17308 spi_if_ins.spi.r_tx_byte[3]
.sym 17309 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17310 spi_if_ins.spi.r_tx_byte[7]
.sym 17313 spi_if_ins.spi.r_tx_byte[6]
.sym 17314 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17315 spi_if_ins.spi.r_tx_byte[2]
.sym 17316 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17319 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17320 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17321 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17322 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17325 spi_if_ins.r_tx_byte[7]
.sym 17329 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17335 $PACKER_GND_NET
.sym 17338 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17339 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 17345 io_pmod[5]$SB_IO_OUT
.sym 17363 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 17367 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17373 spi_if_ins.r_tx_byte[6]
.sym 17376 spi_if_ins.r_tx_byte[5]
.sym 17380 spi_if_ins.r_tx_byte[1]
.sym 17382 spi_if_ins.r_tx_byte[2]
.sym 17384 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17385 i_ss$SB_IO_IN
.sym 17387 spi_if_ins.r_tx_byte[4]
.sym 17393 spi_if_ins.r_tx_data_valid
.sym 17400 spi_if_ins.r_tx_byte[0]
.sym 17402 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17408 spi_if_ins.r_tx_byte[0]
.sym 17412 spi_if_ins.r_tx_byte[4]
.sym 17420 spi_if_ins.r_tx_byte[6]
.sym 17424 i_ss$SB_IO_IN
.sym 17427 spi_if_ins.r_tx_data_valid
.sym 17431 spi_if_ins.r_tx_byte[1]
.sym 17438 spi_if_ins.r_tx_byte[5]
.sym 17451 spi_if_ins.r_tx_byte[2]
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17458 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17460 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17461 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17462 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17465 w_rx_data[0]
.sym 17470 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17482 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17489 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 17507 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17518 r_tx_data[1]
.sym 17520 r_tx_data[7]
.sym 17521 r_tx_data[2]
.sym 17522 r_tx_data[3]
.sym 17523 r_tx_data[4]
.sym 17525 r_tx_data[6]
.sym 17527 r_tx_data[5]
.sym 17529 r_tx_data[6]
.sym 17536 r_tx_data[2]
.sym 17544 r_tx_data[7]
.sym 17548 r_tx_data[5]
.sym 17556 r_tx_data[3]
.sym 17567 r_tx_data[4]
.sym 17574 r_tx_data[1]
.sym 17575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17576 r_counter[0]_$glb_clk
.sym 17578 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17579 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17580 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17581 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17582 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17583 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17584 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17585 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17591 i_ss$SB_IO_IN
.sym 17613 i_ss_SB_LUT4_I3_O
.sym 17628 w_rx_09_fifo_full
.sym 17632 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17633 io_pmod[2]$SB_IO_OUT
.sym 17640 w_rx_24_fifo_empty
.sym 17646 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17648 w_rx_24_fifo_full
.sym 17658 io_pmod[2]$SB_IO_OUT
.sym 17670 w_rx_24_fifo_empty
.sym 17678 w_rx_24_fifo_full
.sym 17695 w_rx_09_fifo_full
.sym 17698 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17704 spi_if_ins.spi.r_rx_byte[5]
.sym 17705 spi_if_ins.spi.r_rx_byte[3]
.sym 17706 spi_if_ins.spi.r_rx_byte[0]
.sym 17708 spi_if_ins.spi.r_rx_byte[6]
.sym 17722 i_ss$SB_IO_IN
.sym 17725 w_rx_data[4]
.sym 17726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17742 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17746 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17748 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17753 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17768 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 17769 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17770 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17776 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 17778 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17782 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17806 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17811 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17820 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17821 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17822 i_sck$SB_IO_IN_$glb_clk
.sym 17852 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17855 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17867 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17869 spi_if_ins.spi.r_rx_byte[3]
.sym 17870 spi_if_ins.spi.r_rx_byte[1]
.sym 17871 spi_if_ins.spi.r_rx_byte[2]
.sym 17872 spi_if_ins.spi.r_rx_byte[6]
.sym 17874 spi_if_ins.spi.r_rx_byte[7]
.sym 17876 spi_if_ins.spi.r_rx_byte[5]
.sym 17878 spi_if_ins.spi.r_rx_byte[0]
.sym 17880 spi_if_ins.spi.r_rx_byte[4]
.sym 17900 spi_if_ins.spi.r_rx_byte[3]
.sym 17907 spi_if_ins.spi.r_rx_byte[4]
.sym 17912 spi_if_ins.spi.r_rx_byte[2]
.sym 17916 spi_if_ins.spi.r_rx_byte[1]
.sym 17924 spi_if_ins.spi.r_rx_byte[5]
.sym 17931 spi_if_ins.spi.r_rx_byte[0]
.sym 17934 spi_if_ins.spi.r_rx_byte[7]
.sym 17940 spi_if_ins.spi.r_rx_byte[6]
.sym 17944 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17948 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17950 i_button_SB_LUT4_I3_O[1]
.sym 17951 w_tx_data_io[5]
.sym 17953 w_tx_data_io[6]
.sym 17954 w_tx_data_io[7]
.sym 17975 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17979 w_rx_data[4]
.sym 17981 o_rx_h_tx_l$SB_IO_OUT
.sym 17989 w_ioc[1]
.sym 17990 spi_if_ins.w_rx_data[2]
.sym 17991 spi_if_ins.w_rx_data[1]
.sym 17992 w_ioc[4]
.sym 17993 w_ioc[3]
.sym 17996 spi_if_ins.w_rx_data[3]
.sym 17997 spi_if_ins.w_rx_data[4]
.sym 17999 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18001 spi_if_ins.w_rx_data[0]
.sym 18002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 18003 w_ioc[2]
.sym 18021 spi_if_ins.w_rx_data[4]
.sym 18027 w_ioc[3]
.sym 18028 w_ioc[4]
.sym 18029 w_ioc[1]
.sym 18030 w_ioc[2]
.sym 18033 w_ioc[4]
.sym 18035 w_ioc[2]
.sym 18036 w_ioc[3]
.sym 18041 spi_if_ins.w_rx_data[3]
.sym 18046 spi_if_ins.w_rx_data[1]
.sym 18051 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 18059 spi_if_ins.w_rx_data[2]
.sym 18064 spi_if_ins.w_rx_data[0]
.sym 18067 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18071 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 18072 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18073 i_button_SB_LUT4_I3_O[0]
.sym 18074 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18075 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 18076 w_tx_data_io[3]
.sym 18077 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 18084 w_rx_data[7]
.sym 18089 io_ctrl_ins.o_pmod[7]
.sym 18094 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18095 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18097 w_rx_data[3]
.sym 18099 w_rx_data[1]
.sym 18101 w_rx_data[7]
.sym 18103 w_rx_data[2]
.sym 18104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18105 w_rx_data[0]
.sym 18111 w_rx_data[4]
.sym 18112 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18114 w_rx_data[3]
.sym 18116 w_rx_data[5]
.sym 18117 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 18118 io_ctrl_ins.pmod_dir_state[6]
.sym 18120 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 18121 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18122 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18128 w_ioc[1]
.sym 18131 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18132 io_ctrl_ins.o_pmod[6]
.sym 18138 w_ioc[0]
.sym 18139 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18146 w_rx_data[4]
.sym 18150 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18151 w_ioc[0]
.sym 18152 w_ioc[1]
.sym 18157 w_rx_data[3]
.sym 18162 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18165 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 18168 w_ioc[0]
.sym 18169 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18171 w_ioc[1]
.sym 18174 io_ctrl_ins.pmod_dir_state[6]
.sym 18175 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 18176 io_ctrl_ins.o_pmod[6]
.sym 18177 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18181 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18182 w_ioc[0]
.sym 18186 w_rx_data[5]
.sym 18190 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18194 io_ctrl_ins.rf_pin_state[2]
.sym 18195 io_ctrl_ins.rf_pin_state[0]
.sym 18196 io_ctrl_ins.rf_pin_state[3]
.sym 18197 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18198 io_ctrl_ins.rf_pin_state[4]
.sym 18199 io_ctrl_ins.rf_pin_state[6]
.sym 18200 io_ctrl_ins.rf_pin_state[7]
.sym 18207 w_ioc[0]
.sym 18208 o_tr_vc1$SB_IO_OUT
.sym 18211 i_button$SB_IO_IN
.sym 18212 i_config[3]$SB_IO_IN
.sym 18213 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18216 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18217 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18218 io_ctrl_ins.o_pmod[6]
.sym 18225 w_rx_data[4]
.sym 18234 io_ctrl_ins.pmod_dir_state[4]
.sym 18235 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18238 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18243 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18245 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18246 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18249 io_ctrl_ins.mixer_en_state
.sym 18250 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18252 io_ctrl_ins.rf_pin_state[0]
.sym 18253 io_ctrl_ins.debug_mode[0]
.sym 18256 io_ctrl_ins.rf_pin_state[6]
.sym 18257 io_ctrl_ins.rf_pin_state[7]
.sym 18258 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18259 io_ctrl_ins.rf_pin_state[2]
.sym 18260 io_ctrl_ins.rf_mode[2]
.sym 18261 io_ctrl_ins.rf_pin_state[3]
.sym 18265 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18267 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18268 io_ctrl_ins.debug_mode[0]
.sym 18269 io_ctrl_ins.mixer_en_state
.sym 18270 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18274 io_ctrl_ins.rf_pin_state[6]
.sym 18275 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18279 io_ctrl_ins.rf_pin_state[3]
.sym 18280 io_ctrl_ins.rf_mode[2]
.sym 18281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18285 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18286 io_ctrl_ins.pmod_dir_state[4]
.sym 18287 io_ctrl_ins.rf_mode[2]
.sym 18288 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18291 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18293 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18294 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18297 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18299 io_ctrl_ins.rf_pin_state[7]
.sym 18300 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18303 io_ctrl_ins.rf_pin_state[2]
.sym 18304 io_ctrl_ins.rf_mode[2]
.sym 18305 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18306 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18309 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18310 io_ctrl_ins.rf_pin_state[0]
.sym 18311 io_ctrl_ins.rf_mode[2]
.sym 18312 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18313 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18316 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18317 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18318 io_ctrl_ins.rf_mode[2]
.sym 18319 io_ctrl_ins.debug_mode[0]
.sym 18320 io_ctrl_ins.debug_mode[1]
.sym 18321 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18322 io_ctrl_ins.rf_mode[0]
.sym 18323 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18330 o_rx_h_tx_l$SB_IO_OUT
.sym 18334 o_tr_vc2$SB_IO_OUT
.sym 18338 o_shdn_rx_lna$SB_IO_OUT
.sym 18359 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18361 o_shdn_rx_lna$SB_IO_OUT
.sym 18363 o_shdn_tx_lna$SB_IO_OUT
.sym 18364 o_led0$SB_IO_OUT
.sym 18365 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18368 w_rx_data[0]
.sym 18369 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 18373 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18375 io_ctrl_ins.rf_mode[2]
.sym 18376 io_ctrl_ins.debug_mode[0]
.sym 18377 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18379 w_rx_data[6]
.sym 18382 io_ctrl_ins.o_pmod[0]
.sym 18383 io_ctrl_ins.rf_mode[2]
.sym 18384 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18385 io_ctrl_ins.debug_mode[1]
.sym 18387 io_ctrl_ins.rf_mode[0]
.sym 18388 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18390 o_shdn_tx_lna$SB_IO_OUT
.sym 18391 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18392 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18393 io_ctrl_ins.rf_mode[0]
.sym 18397 w_rx_data[0]
.sym 18402 o_shdn_rx_lna$SB_IO_OUT
.sym 18403 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 18404 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18405 io_ctrl_ins.debug_mode[1]
.sym 18408 io_ctrl_ins.debug_mode[0]
.sym 18409 io_ctrl_ins.rf_mode[2]
.sym 18410 io_ctrl_ins.debug_mode[1]
.sym 18411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18420 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 18421 io_ctrl_ins.o_pmod[0]
.sym 18422 o_led0$SB_IO_OUT
.sym 18423 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18426 w_rx_data[6]
.sym 18432 io_ctrl_ins.rf_mode[0]
.sym 18433 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18434 io_ctrl_ins.rf_mode[2]
.sym 18435 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18436 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18452 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18455 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 18456 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18459 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18461 w_ioc[0]
.sym 18496 w_rx_data[1]
.sym 18502 w_rx_data[0]
.sym 18507 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18513 w_rx_data[1]
.sym 18558 w_rx_data[0]
.sym 18559 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18560 r_counter[0]_$glb_clk
.sym 18561 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18658 io_smi_data[4]$SB_IO_OUT
.sym 18677 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18693 i_sck$SB_IO_IN
.sym 18703 i_sck$SB_IO_IN
.sym 18755 i_sck$SB_IO_IN
.sym 18783 r_counter[0]_$glb_clk
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18830 i_smi_soe_se$SB_IO_IN
.sym 18846 spi_if_ins.spi.SCKr[0]
.sym 18848 i_smi_soe_se$SB_IO_IN
.sym 18858 int_miso
.sym 18881 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 18893 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 18923 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 18945 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 18946 r_counter[0]_$glb_clk
.sym 18947 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 18960 rx_09_fifo.rd_addr_gray_wr[0]
.sym 18970 rx_09_fifo.rd_addr_gray[0]
.sym 18978 int_miso
.sym 18980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18983 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 18991 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18992 sys_ctrl_ins.reset_count[3]
.sym 18994 sys_ctrl_ins.reset_count[1]
.sym 19002 sys_ctrl_ins.reset_cmd
.sym 19003 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19004 sys_ctrl_ins.reset_count[0]
.sym 19007 sys_ctrl_ins.reset_count[2]
.sym 19011 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19021 $nextpnr_ICESTORM_LC_17$O
.sym 19024 sys_ctrl_ins.reset_count[0]
.sym 19027 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19030 sys_ctrl_ins.reset_count[1]
.sym 19033 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19034 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19036 sys_ctrl_ins.reset_count[2]
.sym 19037 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19040 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19042 sys_ctrl_ins.reset_count[3]
.sym 19043 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19048 sys_ctrl_ins.reset_cmd
.sym 19049 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19052 sys_ctrl_ins.reset_count[1]
.sym 19054 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19055 sys_ctrl_ins.reset_count[0]
.sym 19058 sys_ctrl_ins.reset_count[2]
.sym 19059 sys_ctrl_ins.reset_count[1]
.sym 19060 sys_ctrl_ins.reset_count[0]
.sym 19061 sys_ctrl_ins.reset_count[3]
.sym 19065 sys_ctrl_ins.reset_count[0]
.sym 19068 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19069 r_counter[0]_$glb_clk
.sym 19070 sys_ctrl_ins.reset_cmd
.sym 19087 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19091 io_smi_data[5]$SB_IO_OUT
.sym 19093 i_ss_SB_LUT4_I3_O
.sym 19122 spi_if_ins.spi.SCKr[0]
.sym 19163 spi_if_ins.spi.SCKr[0]
.sym 19192 r_counter[0]_$glb_clk
.sym 19220 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19237 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19245 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19246 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19247 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19259 spi_if_ins.r_tx_byte[7]
.sym 19266 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19286 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19287 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19288 spi_if_ins.r_tx_byte[7]
.sym 19292 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19293 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19294 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter[0]_$glb_clk
.sym 19331 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19333 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19344 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 19381 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19418 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19460 io_pmod[4]$SB_IO_OUT
.sym 19470 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 19492 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19494 sys_ctrl_ins.reset_cmd
.sym 19500 $PACKER_GND_NET
.sym 19501 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19552 sys_ctrl_ins.reset_cmd
.sym 19556 $PACKER_GND_NET
.sym 19560 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19561 r_counter[0]_$glb_clk
.sym 19562 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19574 i_config[2]$SB_IO_IN
.sym 19575 io_pmod[6]$SB_IO_OUT
.sym 19583 $PACKER_GND_NET
.sym 19587 i_mosi$SB_IO_IN
.sym 19593 i_mosi$SB_IO_IN
.sym 19606 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19608 i_ss$SB_IO_IN
.sym 19633 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19634 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19636 $nextpnr_ICESTORM_LC_15$O
.sym 19638 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19644 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19651 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19656 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19657 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19658 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19669 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19670 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19674 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19680 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19681 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19682 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19685 i_ss$SB_IO_IN
.sym 19706 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19729 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19734 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19737 i_ss$SB_IO_IN
.sym 19738 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19744 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19745 i_ss_SB_LUT4_I3_O
.sym 19749 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19751 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19753 i_mosi$SB_IO_IN
.sym 19754 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19762 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19766 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19773 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19778 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19784 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19792 i_ss$SB_IO_IN
.sym 19793 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19799 i_mosi$SB_IO_IN
.sym 19803 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19806 i_ss_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19831 w_rx_24_fifo_empty
.sym 19833 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 19836 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 19851 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19852 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19859 i_mosi$SB_IO_IN
.sym 19865 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19877 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19902 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19908 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19916 i_mosi$SB_IO_IN
.sym 19926 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19929 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19930 i_sck$SB_IO_IN_$glb_clk
.sym 19957 w_tx_data_io[6]
.sym 19958 io_ctrl_ins.pmod_dir_state[7]
.sym 19959 w_tx_data_io[7]
.sym 19960 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 19962 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 20081 w_rx_data[6]
.sym 20083 i_config[0]$SB_IO_IN
.sym 20088 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20096 io_ctrl_ins.o_pmod[7]
.sym 20097 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 20098 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20099 i_button_SB_LUT4_I3_O[0]
.sym 20105 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 20106 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 20109 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20111 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 20114 w_ioc[1]
.sym 20115 o_rx_h_tx_l$SB_IO_OUT
.sym 20116 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20118 w_ioc[0]
.sym 20120 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20123 i_button_SB_LUT4_I3_O[1]
.sym 20125 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 20126 w_ioc[2]
.sym 20130 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 20131 w_ioc[1]
.sym 20132 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 20135 w_ioc[2]
.sym 20136 w_ioc[0]
.sym 20137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20138 w_ioc[1]
.sym 20147 o_rx_h_tx_l$SB_IO_OUT
.sym 20148 io_ctrl_ins.o_pmod[7]
.sym 20149 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 20150 w_ioc[0]
.sym 20153 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 20155 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 20165 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 20167 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20172 i_button_SB_LUT4_I3_O[1]
.sym 20173 i_button_SB_LUT4_I3_O[0]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20176 r_counter[0]_$glb_clk
.sym 20177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20194 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20204 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20219 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20220 i_button$SB_IO_IN
.sym 20221 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20223 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20225 o_tr_vc1$SB_IO_OUT
.sym 20226 io_ctrl_ins.pmod_dir_state[5]
.sym 20227 i_config[3]$SB_IO_IN
.sym 20228 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20229 io_ctrl_ins.pmod_dir_state[3]
.sym 20230 io_ctrl_ins.pmod_dir_state[7]
.sym 20231 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20232 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20233 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 20234 w_ioc[0]
.sym 20236 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20237 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20239 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 20244 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 20245 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 20246 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20247 i_config[2]$SB_IO_IN
.sym 20248 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[0]
.sym 20250 w_ioc[1]
.sym 20252 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20254 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20258 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 20259 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[0]
.sym 20260 i_config[2]$SB_IO_IN
.sym 20261 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20264 w_ioc[1]
.sym 20265 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 20266 w_ioc[0]
.sym 20270 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20271 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20272 i_button$SB_IO_IN
.sym 20273 io_ctrl_ins.pmod_dir_state[7]
.sym 20276 w_ioc[0]
.sym 20278 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 20282 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20283 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 20284 i_config[3]$SB_IO_IN
.sym 20285 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20288 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20289 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20290 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20291 io_ctrl_ins.pmod_dir_state[3]
.sym 20294 io_ctrl_ins.pmod_dir_state[5]
.sym 20295 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 20296 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20297 o_tr_vc1$SB_IO_OUT
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20299 r_counter[0]_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20313 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20336 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 20342 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20343 w_rx_data[4]
.sym 20345 w_rx_data[7]
.sym 20347 w_rx_data[2]
.sym 20349 w_rx_data[3]
.sym 20351 w_rx_data[1]
.sym 20352 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20353 w_rx_data[6]
.sym 20355 i_config[0]$SB_IO_IN
.sym 20357 w_rx_data[0]
.sym 20359 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20369 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20377 w_rx_data[1]
.sym 20383 w_rx_data[2]
.sym 20387 w_rx_data[0]
.sym 20393 w_rx_data[3]
.sym 20399 i_config[0]$SB_IO_IN
.sym 20400 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20401 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20402 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 20405 w_rx_data[4]
.sym 20413 w_rx_data[6]
.sym 20419 w_rx_data[7]
.sym 20421 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20441 w_rx_data[4]
.sym 20467 w_rx_data[3]
.sym 20468 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20469 w_rx_data[4]
.sym 20472 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20473 w_rx_data[2]
.sym 20475 w_rx_data[0]
.sym 20476 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20477 w_rx_data[1]
.sym 20480 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 20481 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20483 io_ctrl_ins.rf_mode[2]
.sym 20484 io_ctrl_ins.debug_mode[0]
.sym 20485 io_ctrl_ins.debug_mode[1]
.sym 20495 io_ctrl_ins.rf_mode[0]
.sym 20496 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 20498 w_rx_data[3]
.sym 20505 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 20506 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20507 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 20512 w_rx_data[4]
.sym 20518 w_rx_data[0]
.sym 20523 w_rx_data[1]
.sym 20528 io_ctrl_ins.rf_mode[0]
.sym 20529 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20530 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20531 io_ctrl_ins.rf_mode[2]
.sym 20535 w_rx_data[2]
.sym 20540 io_ctrl_ins.debug_mode[0]
.sym 20543 io_ctrl_ins.debug_mode[1]
.sym 20544 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20546 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]_$glb_sr
.sym 20561 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20757 io_smi_data[5]$SB_IO_OUT
.sym 20802 i_smi_soe_se$SB_IO_IN
.sym 20803 int_miso
.sym 20805 io_smi_data[5]$SB_IO_OUT
.sym 20842 i_mosi$SB_IO_IN
.sym 20850 rx_09_fifo.rd_addr_gray_wr[0]
.sym 20917 i_ss_SB_LUT4_I3_O
.sym 20984 i_ss_SB_LUT4_I3_O
.sym 21189 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 21338 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 21399 spi_if_ins.spi.r2_rx_done
.sym 21435 i_mosi$SB_IO_IN
.sym 21500 spi_if_ins.spi.r_rx_done
.sym 21541 spi_if_ins.spi.r2_rx_done
.sym 21858 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[0]
.sym 21861 w_rx_data[5]
.sym 21902 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[0]
.sym 21906 io_ctrl_ins.o_pmod[7]
.sym 22004 io_ctrl_ins.rf_pin_state[5]
.sym 22067 io_ctrl_ins.rf_pin_state[5]
.sym 22107 io_ctrl_ins.o_pmod[4]
.sym 22109 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22110 io_ctrl_ins.o_pmod[3]
.sym 22111 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 22150 io_ctrl_ins.pmod_dir_state[7]
.sym 22161 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 22165 w_rx_data[3]
.sym 22208 o_tr_vc1_b$SB_IO_OUT
.sym 22214 o_tr_vc1$SB_IO_OUT
.sym 22259 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 22264 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22353 o_tr_vc1$SB_IO_OUT
.sym 22370 io_ctrl_ins.rf_pin_state[4]
.sym 22474 o_led1$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22526 i_ss_SB_LUT4_I3_O
.sym 22531 int_miso
.sym 22574 i_mosi$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22694 i_sck$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22763 rx_09_fifo.rd_addr_gray[0]
.sym 22806 rx_09_fifo.rd_addr_gray[0]
.sym 22827 lvds_clock_buf
.sym 22890 i_ss$SB_IO_IN
.sym 22905 i_ss$SB_IO_IN
.sym 23125 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23158 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23196 r_counter[0]_$glb_clk
.sym 23222 i_ss$SB_IO_IN
.sym 23226 i_ss$SB_IO_IN
.sym 23344 io_pmod[7]$SB_IO_OUT
.sym 23347 io_pmod[2]$SB_IO_OUT
.sym 23348 i_ss$SB_IO_IN
.sym 23368 spi_if_ins.spi.r_rx_done
.sym 23438 spi_if_ins.spi.r_rx_done
.sym 23442 r_counter[0]_$glb_clk
.sym 23487 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23498 i_ss$SB_IO_IN
.sym 23507 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23556 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23564 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23565 i_sck$SB_IO_IN_$glb_clk
.sym 23566 i_ss$SB_IO_IN
.sym 23570 r_counter[0]
.sym 23574 io_pmod[0]$SB_IO_OUT
.sym 23724 io_pmod[0]$SB_IO_OUT
.sym 23980 w_rx_data[5]
.sym 23988 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24000 w_rx_data[7]
.sym 24013 w_rx_data[5]
.sym 24035 w_rx_data[7]
.sym 24056 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24057 r_counter[0]_$glb_clk
.sym 24060 io_ctrl_ins.pmod_dir_state[7]
.sym 24074 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24092 w_ioc[0]
.sym 24108 w_rx_data[5]
.sym 24127 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24136 w_rx_data[5]
.sym 24179 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24180 r_counter[0]_$glb_clk
.sym 24194 w_rx_data[5]
.sym 24217 w_rx_data[7]
.sym 24223 o_tr_vc1_b$SB_IO_OUT
.sym 24224 io_ctrl_ins.o_pmod[4]
.sym 24225 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24235 io_ctrl_ins.o_pmod[3]
.sym 24247 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 24248 o_tr_vc2$SB_IO_OUT
.sym 24250 w_rx_data[4]
.sym 24251 w_rx_data[3]
.sym 24252 w_ioc[0]
.sym 24265 w_rx_data[4]
.sym 24274 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 24275 o_tr_vc2$SB_IO_OUT
.sym 24276 io_ctrl_ins.o_pmod[3]
.sym 24277 w_ioc[0]
.sym 24281 w_rx_data[3]
.sym 24286 io_ctrl_ins.o_pmod[4]
.sym 24287 o_tr_vc1_b$SB_IO_OUT
.sym 24288 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 24289 w_ioc[0]
.sym 24302 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24303 r_counter[0]_$glb_clk
.sym 24319 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24333 o_tr_vc1$SB_IO_OUT
.sym 24354 io_ctrl_ins.rf_pin_state[5]
.sym 24364 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24368 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24372 io_ctrl_ins.rf_pin_state[4]
.sym 24373 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24379 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24381 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24382 io_ctrl_ins.rf_pin_state[4]
.sym 24415 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24416 io_ctrl_ins.rf_pin_state[5]
.sym 24417 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24425 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24426 r_counter[0]_$glb_clk
.sym 24440 o_tr_vc1_b$SB_IO_OUT
.sym 24592 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24664 i_ss$SB_IO_IN
.sym 24788 $PACKER_VCC_NET
.sym 25261 io_pmod[2]$SB_IO_OUT
.sym 25568 io_pmod[5]$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25948 io_pmod[2]$SB_IO_OUT
.sym 25958 w_rx_24_fifo_empty
.sym 25964 r_counter[0]
.sym 25991 r_counter[0]
.sym 26012 w_rx_24_fifo_empty
.sym 26013 io_pmod[2]$SB_IO_OUT
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26495 io_pmod[0]$SB_IO_OUT
.sym 26568 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26580 w_rx_data[7]
.sym 26596 w_rx_data[7]
.sym 26636 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26637 r_counter[0]_$glb_clk
.sym 26802 o_tr_vc2$SB_IO_OUT
.sym 26803 o_rx_h_tx_l$SB_IO_OUT
.sym 26963 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27245 $PACKER_VCC_NET
.sym 27275 i_mosi$SB_IO_IN
.sym 27278 io_pmod[4]$SB_IO_OUT
.sym 27305 i_smi_soe_se$SB_IO_IN
.sym 27310 io_pmod[4]$SB_IO_OUT
.sym 27330 io_pmod[4]$SB_IO_OUT
.sym 27336 io_pmod[2]$SB_IO_OUT
.sym 27365 $PACKER_VCC_NET
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27383 io_pmod[5]$SB_IO_OUT
.sym 27391 io_pmod[7]$SB_IO_OUT
.sym 27400 i_smi_soe_se$SB_IO_IN
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27409 i_smi_soe_se$SB_IO_IN
.sym 27414 io_pmod[6]$SB_IO_OUT
.sym 27428 $PACKER_GND_NET
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27456 io_pmod[2]$SB_IO_OUT
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27469 $PACKER_VCC_NET
.sym 27472 r_counter[0]
.sym 27514 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27541 io_pmod[2]$SB_IO_OUT
.sym 27544 o_tr_vc1$SB_IO_OUT
.sym 27547 $PACKER_GND_NET
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27565 $PACKER_GND_NET
.sym 27569 io_pmod[0]$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27622 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27644 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27645 o_tr_vc1_b$SB_IO_OUT
.sym 27715 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 27720 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 27724 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 27727 $PACKER_VCC_NET
.sym 27729 $nextpnr_ICESTORM_LC_14$I3
.sym 27731 i_smi_soe_se$SB_IO_IN
.sym 27732 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 27733 $nextpnr_ICESTORM_LC_14$COUT
.sym 27736 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 27737 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27747 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 27752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 27757 $nextpnr_ICESTORM_LC_19$I3
.sym 27759 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 27760 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 27761 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27765 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27769 smi_ctrl_ins.int_cnt_24[4]
.sym 27770 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 27771 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[5]
.sym 27772 i_smi_soe_se$SB_IO_IN
.sym 27773 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 27777 smi_ctrl_ins.int_cnt_24[5]
.sym 27783 i_smi_soe_se$SB_IO_IN
.sym 27784 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 27785 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 27791 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27792 i_smi_soe_se$SB_IO_IN
.sym 27793 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 27803 i_smi_a2_SB_LUT4_I1_O[1]
.sym 27804 i_smi_soe_se$SB_IO_IN
.sym 27805 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 27806 smi_ctrl_ins.int_cnt_24[4]
.sym 27807 smi_ctrl_ins.int_cnt_24[5]
.sym 27808 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27809 w_rx_24_fifo_empty
.sym 27811 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27815 smi_ctrl_ins.int_cnt_24[4]
.sym 27816 $PACKER_VCC_NET
.sym 27819 smi_ctrl_ins.int_cnt_24[5]
.sym 27820 $PACKER_VCC_NET
.sym 27821 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[4]
.sym 27848 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27849 w_rx_24_fifo_data[6]
.sym 27852 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27853 w_rx_24_fifo_data[8]
.sym 27856 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27857 w_rx_24_fifo_data[10]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[9]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[7]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[3]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[5]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[11]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[13]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[12]
.sym 27903 smi_ctrl_ins.int_cnt_24[4]
.sym 27904 $PACKER_VCC_NET
.sym 27905 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27908 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27909 w_rx_24_fifo_data[15]
.sym 27936 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27937 w_rx_24_fifo_data[27]
.sym 27940 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27941 w_rx_24_fifo_data[26]
.sym 27944 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27945 w_rx_24_fifo_data[21]
.sym 27948 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27949 w_rx_24_fifo_data[19]
.sym 27952 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27953 w_rx_24_fifo_data[17]
.sym 27956 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27957 w_rx_24_fifo_data[24]
.sym 27960 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27961 w_rx_24_fifo_data[23]
.sym 27964 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27965 w_rx_24_fifo_data[25]
.sym 27968 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27969 w_rx_24_fifo_data[28]
.sym 27970 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27980 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27981 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27986 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27990 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28003 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28008 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 28009 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28012 rx_24_fifo.wr_addr[2]
.sym 28013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28016 rx_24_fifo.wr_addr[3]
.sym 28017 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28020 rx_24_fifo.wr_addr[4]
.sym 28021 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28024 rx_24_fifo.wr_addr[5]
.sym 28025 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28028 rx_24_fifo.wr_addr[6]
.sym 28029 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28032 rx_24_fifo.wr_addr[7]
.sym 28033 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28036 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28037 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28038 w_lvds_rx_09_d1
.sym 28039 w_lvds_rx_09_d0
.sym 28040 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28041 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28044 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28045 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28046 rx_24_fifo.rd_addr[7]
.sym 28050 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28056 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28057 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28060 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28061 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28066 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28074 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28081 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28084 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28085 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28087 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28088 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28089 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28090 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28091 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28092 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28093 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28095 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28096 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28097 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28099 lvds_rx_24_inst.r_phase_count[0]
.sym 28103 lvds_rx_24_inst.r_phase_count[1]
.sym 28104 $PACKER_VCC_NET
.sym 28105 lvds_rx_24_inst.r_phase_count[0]
.sym 28106 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28108 $PACKER_VCC_NET
.sym 28109 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28112 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28113 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28117 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28118 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28119 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28120 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28121 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28122 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28123 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28124 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28125 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28126 w_lvds_rx_24_d1
.sym 28127 w_lvds_rx_24_d0
.sym 28128 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28129 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28132 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28133 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28135 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28136 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28137 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28138 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28139 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28140 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28141 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28143 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28144 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28145 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28146 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28147 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28148 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28149 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28150 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28154 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28160 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28161 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 w_rx_09_fifo_data[27]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 w_rx_09_fifo_data[19]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 w_rx_09_fifo_data[29]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 w_rx_09_fifo_data[17]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 w_rx_09_fifo_data[21]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 w_rx_09_fifo_data[25]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 w_rx_09_fifo_data[23]
.sym 28226 w_rx_09_fifo_pulled_data[3]
.sym 28227 w_rx_09_fifo_pulled_data[19]
.sym 28228 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28229 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28230 w_rx_09_fifo_pulled_data[4]
.sym 28231 w_rx_09_fifo_pulled_data[20]
.sym 28232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28233 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28234 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28235 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28236 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28237 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 28238 w_rx_09_fifo_pulled_data[10]
.sym 28239 w_rx_09_fifo_pulled_data[26]
.sym 28240 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28241 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28245 w_rx_09_fifo_data[15]
.sym 28246 w_rx_09_fifo_pulled_data[12]
.sym 28247 w_rx_09_fifo_pulled_data[28]
.sym 28248 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28249 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28250 w_rx_09_fifo_pulled_data[2]
.sym 28251 w_rx_09_fifo_pulled_data[18]
.sym 28252 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28253 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28254 w_rx_09_fifo_pulled_data[6]
.sym 28255 w_rx_09_fifo_pulled_data[22]
.sym 28256 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28257 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28258 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[0]
.sym 28259 i_smi_soe_se$SB_IO_IN
.sym 28260 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28261 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[3]
.sym 28262 w_rx_09_fifo_pulled_data[14]
.sym 28263 w_rx_09_fifo_pulled_data[30]
.sym 28264 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28265 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28266 w_rx_09_fifo_pulled_data[0]
.sym 28267 w_rx_09_fifo_pulled_data[16]
.sym 28268 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28269 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28271 w_rx_24_fifo_pull
.sym 28272 w_rx_09_fifo_pull
.sym 28273 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28275 i_smi_soe_se$SB_IO_IN
.sym 28276 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[5]
.sym 28277 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28278 w_rx_09_fifo_pulled_data[8]
.sym 28279 w_rx_09_fifo_pulled_data[24]
.sym 28280 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28281 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28282 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28283 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28284 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28285 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28286 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 28287 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28288 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28289 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28290 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28291 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28292 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28293 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28294 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28295 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28296 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28297 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28299 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28300 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28301 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 28303 w_rx_09_fifo_pulled_data[0]
.sym 28304 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28305 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28308 i_smi_a3$SB_IO_IN
.sym 28309 w_smi_data_output[1]
.sym 28310 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28311 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28312 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28313 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28314 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28315 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28316 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28317 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28318 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28319 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28320 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28321 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 28322 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28323 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 28324 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28325 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 28326 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28327 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28328 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28329 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28330 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28331 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28332 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28333 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28336 i_smi_a3$SB_IO_IN
.sym 28337 w_smi_data_output[3]
.sym 28338 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28339 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28340 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28341 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28342 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28344 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28345 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 28346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28348 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 28350 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28351 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 28352 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 28353 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28354 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28355 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 28356 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 28357 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28360 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_24_fifo_data[2]
.sym 28364 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28365 w_rx_24_fifo_data[0]
.sym 28367 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28368 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28369 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28370 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28372 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28373 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28374 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28376 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28377 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28378 w_rx_24_fifo_pulled_data[14]
.sym 28379 w_rx_24_fifo_pulled_data[6]
.sym 28380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28382 w_rx_24_fifo_pulled_data[9]
.sym 28383 w_rx_24_fifo_pulled_data[1]
.sym 28384 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28385 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28386 w_rx_24_fifo_pulled_data[8]
.sym 28387 w_rx_24_fifo_pulled_data[24]
.sym 28388 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28389 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28390 w_rx_24_fifo_pulled_data[10]
.sym 28391 w_rx_24_fifo_pulled_data[2]
.sym 28392 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28393 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28394 w_rx_24_fifo_pulled_data[15]
.sym 28395 w_rx_24_fifo_pulled_data[7]
.sym 28396 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28397 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28398 w_rx_24_fifo_pulled_data[12]
.sym 28399 w_rx_24_fifo_pulled_data[4]
.sym 28400 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28401 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28402 w_rx_24_fifo_pulled_data[13]
.sym 28403 w_rx_24_fifo_pulled_data[5]
.sym 28404 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28405 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28406 w_rx_24_fifo_pulled_data[11]
.sym 28407 w_rx_24_fifo_pulled_data[3]
.sym 28408 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28409 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28412 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28413 w_lvds_rx_09_d0
.sym 28414 w_rx_24_fifo_pulled_data[29]
.sym 28415 w_rx_24_fifo_pulled_data[21]
.sym 28416 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28417 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28418 w_rx_24_fifo_pulled_data[28]
.sym 28419 w_rx_24_fifo_pulled_data[20]
.sym 28420 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28421 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28424 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28425 w_rx_24_fifo_data[14]
.sym 28426 w_rx_24_fifo_pulled_data[27]
.sym 28427 w_rx_24_fifo_pulled_data[19]
.sym 28428 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28429 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28430 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28431 w_rx_24_fifo_pulled_data[16]
.sym 28432 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28433 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28436 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28437 w_rx_24_fifo_data[1]
.sym 28438 w_rx_24_fifo_pulled_data[26]
.sym 28439 w_rx_24_fifo_pulled_data[18]
.sym 28440 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28441 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28442 w_rx_24_fifo_pulled_data[30]
.sym 28443 w_rx_24_fifo_pulled_data[22]
.sym 28444 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28445 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28446 w_rx_24_fifo_pulled_data[31]
.sym 28447 w_rx_24_fifo_pulled_data[23]
.sym 28448 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28449 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28450 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 28451 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 28452 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28453 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28454 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 28455 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28456 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 28457 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 28458 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28459 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28460 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28461 w_rx_24_fifo_push
.sym 28463 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 28464 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28465 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28466 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 28467 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 28468 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28469 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28470 rx_24_fifo.rd_addr_gray[6]
.sym 28474 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28475 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28476 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28477 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28478 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28483 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 28488 rx_24_fifo.wr_addr[2]
.sym 28489 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 28492 rx_24_fifo.wr_addr[3]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28496 rx_24_fifo.wr_addr[4]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28500 rx_24_fifo.wr_addr[5]
.sym 28501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28504 rx_24_fifo.wr_addr[6]
.sym 28505 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28508 rx_24_fifo.wr_addr[7]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28510 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 28511 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28512 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28513 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 28514 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28518 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28522 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28527 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28528 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28531 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28532 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 28533 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28536 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28537 w_rx_24_fifo_push
.sym 28538 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28542 w_rx_24_fifo_push
.sym 28543 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28544 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28545 w_rx_24_fifo_full
.sym 28547 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 28548 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28549 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28553 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28554 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 28555 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28556 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28557 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28558 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 28562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28563 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 28565 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 28566 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28572 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28573 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28576 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28577 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28579 lvds_rx_09_inst.r_phase_count[0]
.sym 28583 lvds_rx_09_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 lvds_rx_09_inst.r_phase_count[0]
.sym 28586 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28588 $PACKER_VCC_NET
.sym 28589 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28592 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28593 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28594 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28595 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28596 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28597 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28598 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28599 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28600 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 28601 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28602 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28603 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28604 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28605 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28606 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28607 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28608 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28609 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28613 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28615 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28616 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28617 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28620 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28621 w_lvds_rx_24_d1
.sym 28624 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28625 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28628 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28629 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28632 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28633 w_lvds_rx_24_d0
.sym 28637 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28639 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28640 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28641 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28659 i_smi_a1$SB_IO_IN
.sym 28660 i_smi_a3$SB_IO_IN
.sym 28661 i_smi_a2$SB_IO_IN
.sym 28663 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28664 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28665 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28667 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28668 w_rx_24_fifo_full
.sym 28669 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28682 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28709 w_rx_09_fifo_data[14]
.sym 28712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28713 w_rx_09_fifo_data[24]
.sym 28716 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28717 w_rx_09_fifo_data[16]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28721 w_rx_09_fifo_data[20]
.sym 28724 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28725 w_rx_09_fifo_data[22]
.sym 28728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28729 w_rx_09_fifo_data[28]
.sym 28732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28733 w_rx_09_fifo_data[18]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 w_rx_09_fifo_data[26]
.sym 28740 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28741 w_rx_09_fifo_data[12]
.sym 28744 i_smi_a3$SB_IO_IN
.sym 28745 w_smi_data_output[6]
.sym 28746 w_rx_09_fifo_pulled_data[1]
.sym 28747 w_rx_09_fifo_pulled_data[17]
.sym 28748 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28749 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28750 w_rx_09_fifo_pulled_data[15]
.sym 28751 w_rx_09_fifo_pulled_data[31]
.sym 28752 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28753 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28754 w_rx_09_fifo_pulled_data[5]
.sym 28755 w_rx_09_fifo_pulled_data[21]
.sym 28756 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28757 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28758 w_rx_09_fifo_pulled_data[7]
.sym 28759 w_rx_09_fifo_pulled_data[23]
.sym 28760 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28762 w_rx_09_fifo_pulled_data[13]
.sym 28763 w_rx_09_fifo_pulled_data[29]
.sym 28764 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28766 w_rx_09_fifo_pulled_data[9]
.sym 28767 w_rx_09_fifo_pulled_data[25]
.sym 28768 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28771 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 28776 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 28780 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28783 $PACKER_VCC_NET
.sym 28785 $nextpnr_ICESTORM_LC_12$I3
.sym 28787 i_smi_soe_se$SB_IO_IN
.sym 28788 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28789 $nextpnr_ICESTORM_LC_12$COUT
.sym 28790 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 28796 i_smi_soe_se$SB_IO_IN
.sym 28797 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28798 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28799 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 28800 i_smi_soe_se$SB_IO_IN
.sym 28801 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28802 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_I0[0]
.sym 28803 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D[0]
.sym 28804 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28805 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28808 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28809 w_rx_09_fifo_data[13]
.sym 28812 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28813 w_rx_09_fifo_data[11]
.sym 28816 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28817 w_rx_09_fifo_data[7]
.sym 28820 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28821 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28825 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28827 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28828 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28829 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28832 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28833 w_rx_09_fifo_data[9]
.sym 28835 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28839 smi_ctrl_ins.int_cnt_09[4]
.sym 28840 $PACKER_VCC_NET
.sym 28841 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28843 smi_ctrl_ins.int_cnt_09[5]
.sym 28844 $PACKER_VCC_NET
.sym 28845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28847 i_smi_soe_se$SB_IO_IN
.sym 28848 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28849 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28851 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28852 i_smi_soe_se$SB_IO_IN
.sym 28853 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28856 i_smi_a3$SB_IO_IN
.sym 28857 w_smi_data_output[5]
.sym 28859 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28860 i_smi_soe_se$SB_IO_IN
.sym 28861 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 28868 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28869 io_pmod[4]$SB_IO_OUT
.sym 28880 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28881 w_rx_09_fifo_data[0]
.sym 28888 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28889 w_rx_09_fifo_data[1]
.sym 28896 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28897 io_pmod[5]$SB_IO_OUT
.sym 28922 rx_24_fifo.wr_addr[7]
.sym 28926 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28930 w_rx_24_fifo_pulled_data[25]
.sym 28931 w_rx_24_fifo_pulled_data[17]
.sym 28932 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28933 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28940 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28941 w_rx_24_fifo_data[16]
.sym 28948 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28949 w_rx_24_fifo_data[29]
.sym 28952 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28953 w_rx_24_fifo_data[18]
.sym 28956 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28957 w_rx_24_fifo_data[20]
.sym 28960 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28961 w_rx_24_fifo_data[22]
.sym 28962 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28966 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28970 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28971 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28972 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28973 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28974 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28981 rx_24_fifo.rd_addr[0]
.sym 28984 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28985 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28988 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28989 rx_24_fifo.rd_addr[6]
.sym 28990 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28991 rx_24_fifo.rd_addr[7]
.sym 28992 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28993 rx_24_fifo.rd_addr[6]
.sym 28995 rx_24_fifo.rd_addr[0]
.sym 29000 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 29001 rx_24_fifo.rd_addr[0]
.sym 29004 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 29005 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29008 rx_24_fifo.rd_addr[3]
.sym 29009 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29012 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29013 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29016 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 29017 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29020 rx_24_fifo.rd_addr[6]
.sym 29021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29024 rx_24_fifo.rd_addr[7]
.sym 29025 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29040 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29041 io_pmod[7]$SB_IO_OUT
.sym 29052 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29053 w_lvds_rx_09_d1
.sym 29058 rx_24_fifo.wr_addr_gray[2]
.sym 29066 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29070 rx_24_fifo.wr_addr_gray[3]
.sym 29074 rx_24_fifo.wr_addr_gray[6]
.sym 29080 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29081 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29082 rx_24_fifo.wr_addr_gray[4]
.sym 29086 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29090 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29094 rx_24_fifo.rd_addr_gray[2]
.sym 29098 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29102 rx_24_fifo.rd_addr_gray[3]
.sym 29106 rx_24_fifo.rd_addr_gray[4]
.sym 29110 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29114 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29123 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29124 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29125 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 29147 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29148 w_rx_09_fifo_full
.sym 29149 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29162 rx_24_fifo.wr_addr_gray[5]
.sym 29175 i_smi_a2$SB_IO_IN
.sym 29176 i_smi_a3$SB_IO_IN
.sym 29177 i_smi_a1$SB_IO_IN
.sym 29238 rx_09_fifo.rd_addr_gray[5]
.sym 29242 rx_09_fifo.rd_addr_gray[1]
.sym 29258 i_smi_soe_se$SB_IO_IN
.sym 29280 i_smi_a3$SB_IO_IN
.sym 29281 w_smi_data_output[7]
.sym 29283 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 29288 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 29293 $nextpnr_ICESTORM_LC_21$I3
.sym 29296 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29297 w_rx_09_fifo_data[10]
.sym 29300 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29301 io_pmod[6]$SB_IO_OUT
.sym 29304 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29305 w_rx_09_fifo_data[8]
.sym 29312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29313 w_rx_09_fifo_data[6]
.sym 29314 rx_09_fifo.rd_addr_gray[2]
.sym 29321 smi_ctrl_ins.int_cnt_09[4]
.sym 29322 rx_09_fifo.rd_addr_gray[6]
.sym 29328 i_smi_a3$SB_IO_IN
.sym 29329 w_smi_data_output[2]
.sym 29332 i_smi_a3$SB_IO_IN
.sym 29333 w_smi_data_output[4]
.sym 29334 rx_09_fifo.rd_addr[7]
.sym 29341 smi_ctrl_ins.int_cnt_09[5]
.sym 29342 smi_ctrl_ins.int_cnt_09[4]
.sym 29343 smi_ctrl_ins.int_cnt_09[5]
.sym 29344 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29345 io_pmod[2]$SB_IO_OUT
.sym 29346 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29350 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29351 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29352 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 29353 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29354 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29358 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29362 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29366 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29370 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29374 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29375 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29376 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29377 w_rx_09_fifo_push
.sym 29378 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29379 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29380 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29381 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29384 rx_09_fifo.wr_addr[0]
.sym 29385 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29395 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 29396 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 29397 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 29398 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29399 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29400 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29401 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29426 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29446 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29447 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29448 spi_if_ins.state_if[0]
.sym 29449 spi_if_ins.state_if[1]
.sym 29451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29452 spi_if_ins.state_if[0]
.sym 29453 spi_if_ins.state_if[1]
.sym 29454 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29474 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29475 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29476 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29477 w_rx_24_fifo_pull
.sym 29482 w_rx_24_fifo_empty
.sym 29483 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 29484 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 29485 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 29486 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29487 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29488 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 29489 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 29492 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29493 rx_24_fifo.rd_addr[3]
.sym 29496 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 29497 w_rx_24_fifo_pull
.sym 29499 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29500 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 29501 rx_24_fifo.rd_addr[3]
.sym 29503 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29504 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29505 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29508 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29509 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29510 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29514 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29522 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29526 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29530 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 29531 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[1]
.sym 29532 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 29533 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 29534 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29535 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29536 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29537 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29538 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29539 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29540 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29541 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29544 rx_24_fifo.rd_addr[0]
.sym 29545 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29548 rx_24_fifo.rd_addr[0]
.sym 29549 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29552 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29553 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29556 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29557 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29558 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29559 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29560 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29561 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29564 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29565 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29566 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 29567 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29568 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29569 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29574 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29582 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29590 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29594 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29598 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29618 rx_24_fifo.wr_addr_gray[1]
.sym 29622 rx_24_fifo.wr_addr_gray[0]
.sym 29636 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29637 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29642 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29646 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29654 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29658 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29678 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29692 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29693 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29694 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29706 rx_24_fifo.rd_addr_gray[5]
.sym 29738 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29742 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29754 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29762 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 29763 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29765 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29766 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29770 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29774 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29775 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29776 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29777 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29780 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29781 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29782 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29786 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29787 rx_09_fifo.rd_addr[7]
.sym 29788 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29789 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 29790 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 29791 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29792 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29793 w_rx_09_fifo_pull
.sym 29794 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29800 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29801 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29804 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29805 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29814 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29818 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29822 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29827 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29832 rx_09_fifo.wr_addr[2]
.sym 29833 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29835 $PACKER_VCC_NET
.sym 29837 $nextpnr_ICESTORM_LC_4$I3
.sym 29840 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29844 rx_09_fifo.wr_addr[4]
.sym 29845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29848 rx_09_fifo.wr_addr[5]
.sym 29849 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 29852 rx_09_fifo.wr_addr[6]
.sym 29853 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 29856 rx_09_fifo.wr_addr[7]
.sym 29857 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 29858 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29863 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 29866 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29870 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29874 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29875 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29876 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29877 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 29880 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29881 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29884 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 29885 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29886 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29892 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29893 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29894 w_rx_09_fifo_push
.sym 29895 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29896 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29897 w_rx_09_fifo_full
.sym 29898 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29899 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29900 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29901 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29904 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 29905 w_rx_09_fifo_push
.sym 29906 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29907 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29908 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29909 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29910 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 29911 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29912 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29913 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29914 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29915 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29916 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29917 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29918 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29924 rx_09_fifo.wr_addr[0]
.sym 29925 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29926 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29930 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29936 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29937 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29953 rx_09_fifo.wr_addr[0]
.sym 29959 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29960 spi_if_ins.state_if[0]
.sym 29961 spi_if_ins.state_if[1]
.sym 29973 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29978 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29996 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29997 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30001 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30006 r_tx_data[0]
.sym 30022 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 30023 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 30024 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 30025 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 30026 spi_if_ins.w_rx_data[5]
.sym 30034 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30035 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30036 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30037 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30038 spi_if_ins.w_rx_data[6]
.sym 30047 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30048 spi_if_ins.state_if[1]
.sym 30049 spi_if_ins.state_if[0]
.sym 30050 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30051 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30052 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30053 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30054 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30055 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30056 spi_if_ins.state_if[0]
.sym 30057 spi_if_ins.state_if[1]
.sym 30060 spi_if_ins.w_rx_data[5]
.sym 30061 spi_if_ins.w_rx_data[6]
.sym 30063 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30065 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30066 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30067 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30068 spi_if_ins.state_if[0]
.sym 30069 spi_if_ins.state_if[1]
.sym 30072 spi_if_ins.w_rx_data[5]
.sym 30073 spi_if_ins.w_rx_data[6]
.sym 30076 spi_if_ins.state_if[0]
.sym 30077 spi_if_ins.state_if[1]
.sym 30080 spi_if_ins.w_rx_data[6]
.sym 30081 spi_if_ins.w_rx_data[5]
.sym 30093 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 30099 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30100 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30101 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30107 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30108 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30109 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30116 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30117 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30150 rx_24_fifo.rd_addr_gray[0]
.sym 30158 rx_24_fifo.rd_addr_gray[1]
.sym 30166 rx_24_fifo.rd_addr_gray_wr[0]
.sym 30190 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30242 rx_09_fifo.rd_addr_gray[3]
.sym 30254 rx_09_fifo.rd_addr_gray_wr[3]
.sym 30258 rx_09_fifo.rd_addr_gray_wr[4]
.sym 30262 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 30263 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 30264 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 30265 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30266 rx_09_fifo.rd_addr_gray[4]
.sym 30274 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 30275 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 30276 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30277 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30280 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30281 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30282 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30283 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30284 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30285 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30286 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 30287 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 30288 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 30289 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30292 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30293 rx_09_fifo.rd_addr[1]
.sym 30296 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30297 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30299 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 30300 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 30301 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30302 w_rx_09_fifo_pull
.sym 30303 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 30304 io_pmod[2]$SB_IO_OUT
.sym 30305 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 30307 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 30312 rx_09_fifo.rd_addr[1]
.sym 30313 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 30316 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 30317 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 30320 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30321 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 30324 rx_09_fifo.rd_addr[4]
.sym 30325 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 30328 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 30329 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 30332 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30333 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 30336 rx_09_fifo.rd_addr[7]
.sym 30337 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 30338 rx_09_fifo.wr_addr_gray[5]
.sym 30342 rx_09_fifo.wr_addr_gray[6]
.sym 30346 rx_09_fifo.wr_addr[7]
.sym 30350 rx_09_fifo.wr_addr_gray[2]
.sym 30354 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30362 rx_09_fifo.wr_addr_gray[0]
.sym 30366 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30372 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30373 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30374 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30378 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30384 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30385 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30386 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30390 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30394 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30398 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30403 rx_09_fifo.wr_addr[0]
.sym 30408 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 30409 rx_09_fifo.wr_addr[0]
.sym 30412 rx_09_fifo.wr_addr[2]
.sym 30413 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30416 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30417 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30420 rx_09_fifo.wr_addr[4]
.sym 30421 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30424 rx_09_fifo.wr_addr[5]
.sym 30425 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30428 rx_09_fifo.wr_addr[6]
.sym 30429 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30432 rx_09_fifo.wr_addr[7]
.sym 30433 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30436 spi_if_ins.spi.r3_rx_done
.sym 30437 spi_if_ins.spi.r2_rx_done
.sym 30438 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30442 rx_09_fifo.wr_addr_gray[1]
.sym 30446 spi_if_ins.spi.r2_rx_done
.sym 30456 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30457 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30460 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30461 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30468 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30469 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30481 spi_if_ins.r_tx_byte[0]
.sym 30482 $PACKER_VCC_NET
.sym 30499 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30500 w_tx_data_io[7]
.sym 30501 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30503 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30504 w_tx_data_io[2]
.sym 30505 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 30506 w_tx_data_smi[3]
.sym 30507 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30508 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30509 w_tx_data_io[3]
.sym 30512 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30513 w_tx_data_io[4]
.sym 30517 w_cs[0]
.sym 30520 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30521 w_tx_data_io[6]
.sym 30522 w_tx_data_smi[1]
.sym 30523 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30524 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30525 w_tx_data_io[1]
.sym 30527 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30528 w_tx_data_io[5]
.sym 30529 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30530 w_tx_data_sys[0]
.sym 30531 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30532 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30533 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30534 w_cs[1]
.sym 30535 w_cs[2]
.sym 30536 w_cs[3]
.sym 30537 w_cs[0]
.sym 30538 w_tx_data_smi[0]
.sym 30539 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30540 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30541 w_tx_data_io[0]
.sym 30542 w_cs[0]
.sym 30543 w_cs[1]
.sym 30544 w_cs[2]
.sym 30545 w_cs[3]
.sym 30546 w_cs[0]
.sym 30547 w_cs[1]
.sym 30548 w_cs[3]
.sym 30549 w_cs[2]
.sym 30555 w_tx_data_smi[2]
.sym 30556 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30557 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30565 spi_if_ins.w_rx_data[5]
.sym 30567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30568 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30569 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30570 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 30571 w_ioc[1]
.sym 30572 w_cs[2]
.sym 30573 w_fetch
.sym 30574 w_cs[0]
.sym 30575 w_cs[2]
.sym 30576 w_cs[3]
.sym 30577 w_cs[1]
.sym 30580 spi_if_ins.w_rx_data[5]
.sym 30581 spi_if_ins.w_rx_data[6]
.sym 30582 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30586 w_fetch
.sym 30587 w_load
.sym 30588 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 30589 w_cs[0]
.sym 30590 w_cs[0]
.sym 30591 w_cs[1]
.sym 30592 w_cs[2]
.sym 30593 w_cs[3]
.sym 30595 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 30596 w_cs[1]
.sym 30597 w_fetch
.sym 30598 spi_if_ins.w_rx_data[1]
.sym 30602 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30606 spi_if_ins.w_rx_data[0]
.sym 30610 spi_if_ins.w_rx_data[4]
.sym 30614 spi_if_ins.w_rx_data[3]
.sym 30619 w_fetch
.sym 30620 w_load
.sym 30621 w_cs[1]
.sym 30622 spi_if_ins.w_rx_data[2]
.sym 30626 w_rx_data[0]
.sym 30632 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 30633 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 30635 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30636 w_cs[0]
.sym 30637 w_fetch
.sym 30639 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 30640 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30641 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30644 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30645 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 30646 w_rx_data[2]
.sym 30650 w_rx_data[1]
.sym 30654 w_rx_data[6]
.sym 30664 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 30665 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 30666 o_ldo_2v8_en$SB_IO_OUT
.sym 30667 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30668 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 30669 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 30670 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30671 io_ctrl_ins.pmod_dir_state[1]
.sym 30672 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 30673 io_ctrl_ins.o_pmod[1]
.sym 30674 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30675 io_ctrl_ins.pmod_dir_state[2]
.sym 30676 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 30677 io_ctrl_ins.o_pmod[2]
.sym 30678 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30679 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30680 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30681 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30682 i_config[1]$SB_IO_IN
.sym 30683 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30684 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30685 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30686 o_led1$SB_IO_OUT
.sym 30687 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30688 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 30689 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 30694 w_rx_data[1]
.sym 30703 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 30704 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30705 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 30706 w_rx_data[2]
.sym 30734 w_rx_data[2]
.sym 30752 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 30753 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 30758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30788 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30789 rx_09_fifo.rd_addr[1]
.sym 30790 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30794 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 30795 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 30796 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 30797 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 30800 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30801 rx_09_fifo.rd_addr[4]
.sym 30804 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30805 rx_09_fifo.rd_addr[4]
.sym 30806 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 30807 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30808 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30809 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30812 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30813 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30816 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 30817 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30821 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 30826 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30832 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 30833 w_rx_09_fifo_pull
.sym 30837 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30838 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30842 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30858 rx_09_fifo.wr_addr_gray[4]
.sym 30870 rx_09_fifo.wr_addr_gray[3]
.sym 30874 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30878 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30883 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30887 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30888 $PACKER_VCC_NET
.sym 30891 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30892 $PACKER_VCC_NET
.sym 30893 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30894 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30895 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30896 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30897 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30898 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30899 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30900 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30901 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30905 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30907 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30908 $PACKER_VCC_NET
.sym 30909 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30913 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30915 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30916 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30917 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30919 spi_if_ins.spi.r_tx_byte[0]
.sym 30920 spi_if_ins.spi.r_tx_byte[4]
.sym 30921 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30923 spi_if_ins.spi.r_tx_byte[1]
.sym 30924 spi_if_ins.spi.r_tx_byte[5]
.sym 30925 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30926 spi_if_ins.r_tx_byte[3]
.sym 30930 spi_if_ins.spi.r_tx_byte[3]
.sym 30931 spi_if_ins.spi.r_tx_byte[7]
.sym 30932 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30933 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30934 spi_if_ins.spi.r_tx_byte[2]
.sym 30935 spi_if_ins.spi.r_tx_byte[6]
.sym 30936 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30937 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30938 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30939 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30940 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30941 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30942 spi_if_ins.r_tx_byte[7]
.sym 30946 spi_if_ins.r_tx_byte[0]
.sym 30950 spi_if_ins.r_tx_byte[4]
.sym 30954 spi_if_ins.r_tx_byte[6]
.sym 30960 i_ss$SB_IO_IN
.sym 30961 spi_if_ins.r_tx_data_valid
.sym 30962 spi_if_ins.r_tx_byte[1]
.sym 30966 spi_if_ins.r_tx_byte[5]
.sym 30974 spi_if_ins.r_tx_byte[2]
.sym 30978 r_tx_data[6]
.sym 30982 r_tx_data[2]
.sym 30986 r_tx_data[7]
.sym 30990 r_tx_data[5]
.sym 30994 r_tx_data[3]
.sym 31002 r_tx_data[4]
.sym 31006 r_tx_data[1]
.sym 31014 io_pmod[2]$SB_IO_OUT
.sym 31022 w_rx_24_fifo_empty
.sym 31026 w_rx_24_fifo_full
.sym 31038 w_rx_09_fifo_full
.sym 31044 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31045 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 31046 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31062 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31066 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31070 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31074 spi_if_ins.spi.r_rx_byte[3]
.sym 31078 spi_if_ins.spi.r_rx_byte[4]
.sym 31082 spi_if_ins.spi.r_rx_byte[2]
.sym 31086 spi_if_ins.spi.r_rx_byte[1]
.sym 31090 spi_if_ins.spi.r_rx_byte[5]
.sym 31094 spi_if_ins.spi.r_rx_byte[0]
.sym 31098 spi_if_ins.spi.r_rx_byte[7]
.sym 31102 spi_if_ins.spi.r_rx_byte[6]
.sym 31106 spi_if_ins.w_rx_data[4]
.sym 31110 w_ioc[1]
.sym 31111 w_ioc[4]
.sym 31112 w_ioc[3]
.sym 31113 w_ioc[2]
.sym 31115 w_ioc[2]
.sym 31116 w_ioc[4]
.sym 31117 w_ioc[3]
.sym 31118 spi_if_ins.w_rx_data[3]
.sym 31122 spi_if_ins.w_rx_data[1]
.sym 31126 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31130 spi_if_ins.w_rx_data[2]
.sym 31134 spi_if_ins.w_rx_data[0]
.sym 31138 w_rx_data[4]
.sym 31143 w_ioc[1]
.sym 31144 w_ioc[0]
.sym 31145 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31146 w_rx_data[3]
.sym 31152 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 31153 io_ctrl_ins.led0_state_SB_LUT4_I3_I1_SB_LUT4_I2_I3[1]
.sym 31155 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31156 w_ioc[0]
.sym 31157 w_ioc[1]
.sym 31158 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31159 io_ctrl_ins.pmod_dir_state[6]
.sym 31160 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 31161 io_ctrl_ins.o_pmod[6]
.sym 31164 w_ioc[0]
.sym 31165 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31166 w_rx_data[5]
.sym 31170 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 31171 io_ctrl_ins.mixer_en_state
.sym 31172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31173 io_ctrl_ins.debug_mode[0]
.sym 31175 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31176 io_ctrl_ins.rf_pin_state[6]
.sym 31177 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31178 io_ctrl_ins.rf_pin_state[3]
.sym 31179 io_ctrl_ins.rf_mode[2]
.sym 31180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31182 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31183 io_ctrl_ins.pmod_dir_state[4]
.sym 31184 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31185 io_ctrl_ins.rf_mode[2]
.sym 31187 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31188 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31189 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31191 io_ctrl_ins.rf_pin_state[7]
.sym 31192 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31193 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31194 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31195 io_ctrl_ins.rf_mode[2]
.sym 31196 io_ctrl_ins.rf_pin_state[2]
.sym 31197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31198 io_ctrl_ins.rf_pin_state[0]
.sym 31199 io_ctrl_ins.rf_mode[2]
.sym 31200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31202 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 31203 o_shdn_tx_lna$SB_IO_OUT
.sym 31204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31205 io_ctrl_ins.rf_mode[0]
.sym 31206 w_rx_data[0]
.sym 31210 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 31211 o_shdn_rx_lna$SB_IO_OUT
.sym 31212 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31213 io_ctrl_ins.debug_mode[1]
.sym 31214 io_ctrl_ins.debug_mode[0]
.sym 31215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31216 io_ctrl_ins.rf_mode[2]
.sym 31217 io_ctrl_ins.debug_mode[1]
.sym 31222 io_ctrl_ins.o_pmod[0]
.sym 31223 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 31224 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31225 o_led0$SB_IO_OUT
.sym 31226 w_rx_data[6]
.sym 31230 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31231 io_ctrl_ins.rf_mode[2]
.sym 31232 io_ctrl_ins.rf_mode[0]
.sym 31233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31234 w_rx_data[1]
.sym 31262 w_rx_data[0]
.sym 31278 i_sck$SB_IO_IN
.sym 31314 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 31331 sys_ctrl_ins.reset_count[0]
.sym 31336 sys_ctrl_ins.reset_count[1]
.sym 31338 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31340 sys_ctrl_ins.reset_count[2]
.sym 31341 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31342 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31344 sys_ctrl_ins.reset_count[3]
.sym 31345 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31348 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31349 sys_ctrl_ins.reset_cmd
.sym 31350 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31352 sys_ctrl_ins.reset_count[1]
.sym 31353 sys_ctrl_ins.reset_count[0]
.sym 31354 sys_ctrl_ins.reset_count[3]
.sym 31355 sys_ctrl_ins.reset_count[1]
.sym 31356 sys_ctrl_ins.reset_count[2]
.sym 31357 sys_ctrl_ins.reset_count[0]
.sym 31361 sys_ctrl_ins.reset_count[0]
.sym 31374 spi_if_ins.spi.SCKr[0]
.sym 31407 spi_if_ins.r_tx_byte[7]
.sym 31408 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31411 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31412 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31413 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31445 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 31485 sys_ctrl_ins.reset_cmd
.sym 31486 $PACKER_GND_NET
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31503 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31504 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31505 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31512 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31513 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31517 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31519 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31520 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31521 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31522 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31530 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31534 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31544 i_ss$SB_IO_IN
.sym 31545 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31546 i_mosi$SB_IO_IN
.sym 31550 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31566 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31570 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31574 i_mosi$SB_IO_IN
.sym 31582 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31619 w_ioc[1]
.sym 31620 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31621 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31622 w_ioc[2]
.sym 31623 w_ioc[1]
.sym 31624 w_ioc[0]
.sym 31625 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 31630 io_ctrl_ins.o_pmod[7]
.sym 31631 o_rx_h_tx_l$SB_IO_OUT
.sym 31632 w_ioc[0]
.sym 31633 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31636 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 31637 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 31644 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 31645 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31648 i_button_SB_LUT4_I3_O[0]
.sym 31649 i_button_SB_LUT4_I3_O[1]
.sym 31652 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31654 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[0]
.sym 31655 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[1]
.sym 31656 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31657 i_config[2]$SB_IO_IN
.sym 31659 w_ioc[0]
.sym 31660 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31661 w_ioc[1]
.sym 31662 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31663 io_ctrl_ins.pmod_dir_state[7]
.sym 31664 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31665 i_button$SB_IO_IN
.sym 31668 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31669 w_ioc[0]
.sym 31670 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31671 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 31672 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31673 i_config[3]$SB_IO_IN
.sym 31674 io_ctrl_ins.pmod_dir_state[3]
.sym 31675 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31676 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31677 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31678 o_tr_vc1$SB_IO_OUT
.sym 31679 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I1[1]
.sym 31680 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31681 io_ctrl_ins.pmod_dir_state[5]
.sym 31682 w_rx_data[1]
.sym 31686 w_rx_data[2]
.sym 31690 w_rx_data[0]
.sym 31694 w_rx_data[3]
.sym 31698 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31699 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31700 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31701 i_config[0]$SB_IO_IN
.sym 31702 w_rx_data[4]
.sym 31706 w_rx_data[6]
.sym 31710 w_rx_data[7]
.sym 31714 w_rx_data[3]
.sym 31719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31720 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 31721 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 31722 w_rx_data[4]
.sym 31726 w_rx_data[0]
.sym 31730 w_rx_data[1]
.sym 31734 io_ctrl_ins.rf_mode[2]
.sym 31735 io_ctrl_ins.rf_mode[0]
.sym 31736 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31737 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31738 w_rx_data[2]
.sym 31744 io_ctrl_ins.debug_mode[0]
.sym 31745 io_ctrl_ins.debug_mode[1]
.sym 31826 rx_09_fifo.rd_addr_gray[0]
.sym 31845 i_ss$SB_IO_IN
.sym 31910 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31998 spi_if_ins.spi.r_rx_done
.sym 32026 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 32130 w_rx_data[5]
.sym 32146 w_rx_data[7]
.sym 32162 w_rx_data[5]
.sym 32198 w_rx_data[4]
.sym 32206 io_ctrl_ins.o_pmod[3]
.sym 32207 o_tr_vc2$SB_IO_OUT
.sym 32208 w_ioc[0]
.sym 32209 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 32210 w_rx_data[3]
.sym 32214 io_ctrl_ins.o_pmod[4]
.sym 32215 o_tr_vc1_b$SB_IO_OUT
.sym 32216 w_ioc[0]
.sym 32217 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 32227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32228 io_ctrl_ins.rf_pin_state[4]
.sym 32229 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32251 io_ctrl_ins.rf_pin_state[5]
.sym 32252 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32253 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32561 r_counter[0]
.sym 32576 w_rx_24_fifo_empty
.sym 32577 io_pmod[2]$SB_IO_OUT
.sym 32678 w_rx_data[7]
