xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../VGA_Controller.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/ip/vio_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../VGA_Controller.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/ip/vio_0/hdl"
vio_0.v,verilog,xil_defaultlib,../../../../VGA_Controller.srcs/sources_1/ip/vio_0/sim/vio_0.v,incdir="../../../../VGA_Controller.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/ip/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
