{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535539100816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus Prime " "Running Quartus Prime Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535539100816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 18:38:20 2018 " "Processing started: Wed Aug 29 18:38:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535539100816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1535539100816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb DE4Gen2x8If128 -c DE4Gen2x8If128 --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_post_synth=on --incremental_compilation_export_post_fit=on --incremental_compilation_export_routing=on " "Command: quartus_cdb DE4Gen2x8If128 -c DE4Gen2x8If128 --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_post_synth=on --incremental_compilation_export_post_fit=on --incremental_compilation_export_routing=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1535539100816 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK3 " "Node OSC_50_BANK3 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK4 " "Node OSC_50_BANK4 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK5 " "Node OSC_50_BANK5 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK6 " "Node OSC_50_BANK6 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[0\] " "Node PCIE_TX_OUT\[0\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[1\] " "Node PCIE_TX_OUT\[1\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[2\] " "Node PCIE_TX_OUT\[2\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[3\] " "Node PCIE_TX_OUT\[3\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[4\] " "Node PCIE_TX_OUT\[4\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[5\] " "Node PCIE_TX_OUT\[5\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[6\] " "Node PCIE_TX_OUT\[6\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[7\] " "Node PCIE_TX_OUT\[7\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[0\] " "Node LED\[0\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[1\] " "Node LED\[1\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[2\] " "Node LED\[2\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[3\] " "Node LED\[3\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[4\] " "Node LED\[4\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[5\] " "Node LED\[5\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[6\] " "Node LED\[6\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[7\] " "Node LED\[7\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RESET_N " "Node PCIE_RESET_N is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 65 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[0\] " "Node PCIE_RX_IN\[0\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[1\] " "Node PCIE_RX_IN\[1\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[2\] " "Node PCIE_RX_IN\[2\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[3\] " "Node PCIE_RX_IN\[3\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[4\] " "Node PCIE_RX_IN\[4\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[5\] " "Node PCIE_RX_IN\[5\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[6\] " "Node PCIE_RX_IN\[6\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[7\] " "Node PCIE_RX_IN\[7\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK2 " "Node OSC_50_BANK2 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK " "Node PCIE_REFCLK is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539106432 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1535539106432 ""}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 142011 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "Compiler Database Interface" 0 -1 1535539138117 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK3 " "Node OSC_50_BANK3 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK4 " "Node OSC_50_BANK4 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK5 " "Node OSC_50_BANK5 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK6 " "Node OSC_50_BANK6 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[0\] " "Node PCIE_TX_OUT\[0\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[1\] " "Node PCIE_TX_OUT\[1\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[2\] " "Node PCIE_TX_OUT\[2\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[3\] " "Node PCIE_TX_OUT\[3\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[4\] " "Node PCIE_TX_OUT\[4\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[5\] " "Node PCIE_TX_OUT\[5\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[6\] " "Node PCIE_TX_OUT\[6\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[7\] " "Node PCIE_TX_OUT\[7\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[0\] " "Node LED\[0\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[1\] " "Node LED\[1\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[2\] " "Node LED\[2\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[3\] " "Node LED\[3\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[4\] " "Node LED\[4\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[5\] " "Node LED\[5\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[6\] " "Node LED\[6\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[7\] " "Node LED\[7\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RESET_N " "Node PCIE_RESET_N is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 65 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[0\] " "Node PCIE_RX_IN\[0\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[1\] " "Node PCIE_RX_IN\[1\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[2\] " "Node PCIE_RX_IN\[2\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[3\] " "Node PCIE_RX_IN\[3\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[4\] " "Node PCIE_RX_IN\[4\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[5\] " "Node PCIE_RX_IN\[5\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[6\] " "Node PCIE_RX_IN\[6\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[7\] " "Node PCIE_RX_IN\[7\] is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OSC_50_BANK2 " "Node OSC_50_BANK2 is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK " "Node PCIE_REFCLK is a complex I/O" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[0\](n) " "Node PCIE_TX_OUT\[0\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[1\](n) " "Node PCIE_TX_OUT\[1\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[2\](n) " "Node PCIE_TX_OUT\[2\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[3\](n) " "Node PCIE_TX_OUT\[3\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[4\](n) " "Node PCIE_TX_OUT\[4\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[5\](n) " "Node PCIE_TX_OUT\[5\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[6\](n) " "Node PCIE_TX_OUT\[6\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_OUT\[7\](n) " "Node PCIE_TX_OUT\[7\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[0\](n) " "Node PCIE_RX_IN\[0\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[1\](n) " "Node PCIE_RX_IN\[1\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[2\](n) " "Node PCIE_RX_IN\[2\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[3\](n) " "Node PCIE_RX_IN\[3\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[4\](n) " "Node PCIE_RX_IN\[4\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[5\](n) " "Node PCIE_RX_IN\[5\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[6\](n) " "Node PCIE_RX_IN\[6\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_IN\[7\](n) " "Node PCIE_RX_IN\[7\](n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK(n) " "Node PCIE_REFCLK(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1535539149965 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1535539149965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus Prime " "Quartus Prime Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1951 " "Peak virtual memory: 1951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535539183937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 18:39:43 2018 " "Processing ended: Wed Aug 29 18:39:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535539183937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535539183937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535539183937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1535539183937 ""}
