INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/myPack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/Conv_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Conv_mul
ERROR: [VRFC 10-879] illegal syntax for subtype indication [D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/Conv_mul.vhd:10]
ERROR: [VRFC 10-1504] unit conv_mul ignored due to previous errors [D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/Conv_mul.vhd:6]
INFO: [VRFC 10-240] VHDL file D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/Conv_mul.vhd ignored due to errors
