read -sv run_verilog_mid/adder_32b_8_91_c4c9721a07d388ee5771127d8515553e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_c4c9721a07d388ee5771127d8515553e_yosys.v
