

================================================================
== Vitis HLS Report for 'half_adder'
================================================================
* Date:           Thu Jan 19 17:31:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        half_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.319 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      64|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|      64|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |carry         |       and|   0|  0|  32|          32|          32|
    |sum           |       xor|   0|  0|  32|          32|          32|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  64|          64|          64|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_start      |   in|    1|  ap_ctrl_hs|    half_adder|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    half_adder|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    half_adder|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    half_adder|  return value|
|a             |   in|   32|     ap_none|             a|        scalar|
|b             |   in|   32|     ap_none|             b|        scalar|
|sum           |  out|   32|      ap_vld|           sum|       pointer|
|sum_ap_vld    |  out|    1|      ap_vld|           sum|       pointer|
|carry         |  out|   32|      ap_vld|         carry|       pointer|
|carry_ap_vld  |  out|    1|      ap_vld|         carry|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

