#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep 23 19:28:43 2018
# Process ID: 4404
# Current directory: /home/nicholas/ece522/lab0/histo/vivado/histo
# Command line: vivado
# Log file: /home/nicholas/ece522/lab0/histo/vivado/histo/vivado.log
# Journal file: /home/nicholas/ece522/lab0/histo/vivado/histo/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nicholas/ece522/lab0/histo/vivado/histo/histo.xpr
INFO: [Project 1-313] Project file moved from '/home/nicholas/ece522/lab0/gpio_bram/vivado/gpio_bram' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5856.035 ; gain = 80.285 ; free physical = 258 ; free virtual = 2344
update_compile_order -fileset sources_1
add_files -norecurse {/home/nicholas/ece522/lab0/histo/vhdl/Controller.vhd /home/nicholas/ece522/lab0/histo/vhdl/Histo.vhd}
update_compile_order -fileset sources_1
open_bd_design {/home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5977.930 ; gain = 26.828 ; free physical = 74 ; free virtual = 2281
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design -force
save_bd_design
Wrote  : </home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicholas/ece522/lab0/histo/vivado/histo/histo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a1f9f2fc5be047fa; cache size = 2.944 MB.
[Sun Sep 23 19:36:01 2018] Launched synth_1...
Run output will be captured here: /home/nicholas/ece522/lab0/histo/vivado/histo/histo.runs/synth_1/runme.log
[Sun Sep 23 19:36:02 2018] Launched impl_1...
Run output will be captured here: /home/nicholas/ece522/lab0/histo/vivado/histo/histo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 6182.848 ; gain = 107.000 ; free physical = 75 ; free virtual = 2121
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:45:18
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81B42A
set_property PROGRAM.FILE {/home/nicholas/ece522/lab0/histo/vivado/histo/histo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/nicholas/ece522/lab0/histo/vivado/histo/histo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
file copy -force /home/nicholas/ece522/lab0/histo/vivado/histo/histo.runs/impl_1/design_1_wrapper.sysdef /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force /home/nicholas/ece522/lab0/histo/vivado/histo/histo.runs/impl_1/design_1_wrapper.sysdef /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk -hwspec /home/nicholas/ece522/lab0/histo/vivado/histo/histo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
