{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541678059571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541678059580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 19:54:19 2018 " "Processing started: Thu Nov 08 19:54:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541678059580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678059580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off colorful_breath_led -c colorful_breath_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off colorful_breath_led -c colorful_breath_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678059580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541678060013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541678060013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colorful_breath_led.v(89) " "Verilog HDL information at colorful_breath_led.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541678069529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorful_breath_led.v 4 4 " "Found 4 design units, including 4 entities, in source file colorful_breath_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 colorful_breath_led " "Found entity 1: colorful_breath_led" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678069529 ""} { "Info" "ISGN_ENTITY_NAME" "2 breath_led " "Found entity 2: breath_led" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678069529 ""} { "Info" "ISGN_ENTITY_NAME" "3 breath_led_and_led_test " "Found entity 3: breath_led_and_led_test" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678069529 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_scan " "Found entity 4: seg_scan" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678069529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678069529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "colorful_breath_led " "Elaborating entity \"colorful_breath_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541678069589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swx_temp colorful_breath_led.v(16) " "Verilog HDL or VHDL warning at colorful_breath_led.v(16): object \"swx_temp\" assigned a value but never read" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541678069589 "|colorful_breath_led"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swy_temp colorful_breath_led.v(17) " "Verilog HDL or VHDL warning at colorful_breath_led.v(17): object \"swy_temp\" assigned a value but never read" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541678069589 "|colorful_breath_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led breath_led:u1 " "Elaborating entity \"breath_led\" for hierarchy \"breath_led:u1\"" {  } { { "colorful_breath_led.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678069599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 colorful_breath_led.v(69) " "Verilog HDL assignment warning at colorful_breath_led.v(69): truncated value with size 32 to match size of target (25)" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541678069599 "|colorful_breath_led|breath_led:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "colorful_breath_led.v(90) " "Verilog HDL warning at colorful_breath_led.v(90): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 90 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1541678069599 "|colorful_breath_led|breath_led:u1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "colorful_breath_led.v(91) " "Verilog HDL warning at colorful_breath_led.v(91): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 91 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1541678069599 "|colorful_breath_led|breath_led:u1"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "colorful_breath_led.v(92) " "Verilog HDL Conditional Statement error at colorful_breath_led.v(92): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 92 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541678069709 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control colorful_breath_led.v(89) " "Verilog HDL Always Construct warning at colorful_breath_led.v(89): inferring latch(es) for variable \"control\", which holds its previous value in one or more paths through the always construct" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541678069709 "|colorful_breath_led|breath_led:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[0\] colorful_breath_led.v(96) " "Inferred latch for \"control\[0\]\" at colorful_breath_led.v(96)" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678069709 "|colorful_breath_led|breath_led:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[1\] colorful_breath_led.v(96) " "Inferred latch for \"control\[1\]\" at colorful_breath_led.v(96)" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678069709 "|colorful_breath_led|breath_led:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[2\] colorful_breath_led.v(96) " "Inferred latch for \"control\[2\]\" at colorful_breath_led.v(96)" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678069709 "|colorful_breath_led|breath_led:u1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "breath_led:u1 " "Can't elaborate user hierarchy \"breath_led:u1\"" {  } { { "colorful_breath_led.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678069719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/output_files/colorful_breath_led.map.smsg " "Generated suppressed messages file E:/prime_for_FPGA/Lite/demo/colorful_breath_led/output_files/colorful_breath_led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678069739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541678069779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 08 19:54:29 2018 " "Processing ended: Thu Nov 08 19:54:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541678069779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541678069779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541678069779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678069779 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678070409 ""}
