<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ac.uk</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>HCSR04_AXI_IP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>HCSR04_AXI_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>857898d9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>HCSR04_AXI_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>857898d9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9fc5d3d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>echo_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/HCSR04_AXI_IP_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hc_sr04.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HCSR04_AXI_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_35497f8f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/HCSR04_AXI_IP_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hc_sr04.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HCSR04_AXI_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/HCSR04_AXI_IP_v1_0/data/HCSR04_AXI_IP.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04_AXI_IP_v1_0/data/HCSR04_AXI_IP.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04_AXI_IP_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04_AXI_IP_v1_0/src/HCSR04_AXI_IP.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04_AXI_IP_v1_0/src/HCSR04_AXI_IP.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/HCSR04_AXI_IP_v1_0/src/HCSR04_AXI_IP_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/HCSR04_AXI_IP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>HC SR04 UltraSonic Sensor AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">HCSR04_AXI_IP_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>HCSR04_AXI_IP_v1.0</xilinx:displayName>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-08-12T13:31:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e39c63_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c072f9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cacbe0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2561adcf_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77adc5b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d63e8d0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7f62e9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3feb56a0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723deccb_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551b583a_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e076ff9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ac09ae_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f6410f_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3530ce_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eb277b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c46f61_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3296a797_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503974ff_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234f2506_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66bfdcd1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f1ec67_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3227de_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9bbf2f_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302014ba_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e8dc47_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3291d4_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3f288d_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7238a5a4_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bdb718_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adf9ed_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ef80ac_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dae021_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f40749_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5bda17_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9f25e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fecd238_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab30c78_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664a3723_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59384241_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5f0ce9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7204b94e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719a7041_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1715498d_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bab9f91_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34af7ab3_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d554818_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471f8a05_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a433af_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a94a14_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ccf735_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce8a7a9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e017cdd_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e44e08c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38995ebb_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beef7f1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9e0db_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dad2f61_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcd75c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665b7c33_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b342ff1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf2d8f1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a44e3a_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5baeb6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba2b4e3_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e572f7a_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4528bca7_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d063e5_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c094c5_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b642ba5_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dd35ef_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3173485_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75277e1e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c01f2f_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34901b0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c3b055_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a45e2b2_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e54ee75_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e202660_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8397e6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7aed42_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30047b20_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15606680_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e81dd4c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4a7486_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7110aa_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314a8c0c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fb37_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f4a19b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfa2a05_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386d0936_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6507c44c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691c1a62_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d43b31_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7812fdc6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426abadc_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f747375_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6789aab_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7469c324_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c29be74_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f57ce9e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1377ffa1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af25a73_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2d06bc_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4306a1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51921f2_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b54d35_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fabf4_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7f555a_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c96413_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8b19be_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de8c3b5_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bf6117_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f0c8a8_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9b747_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529d76ff_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf0d423_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2144d85c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa592fa_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ace17_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dc4ef9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526d996b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec693d0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7475a1f8_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67682b32_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebfb4f8_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495266de_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a90afc6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5230fe_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cae4af9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297883ab_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2602488b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427f864e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b8a32_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acf759_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de99367_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e02c76_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad4a56f_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67236fc9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abf8fdc_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d7639_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac0a594_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fac360e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643f48fd_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52182592_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7f60c4_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a81fa14_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27730366_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dab8b6c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f13c1aa_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143f0c24_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d1ad05_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25661f8d_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340f9c02_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce06c2_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e71e0eb_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d03745e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231291a6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236404a2_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b1213d_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7feedc9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1983a420_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8ac40_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fc94a6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72603793_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2108aa_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247c5016_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ec9d91_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253dfc65_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14de73c3_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3f69f0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fdd89d_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e37e20_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae8cde9_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c23b92_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701b1162_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff23f3e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152aae14_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7756fb5b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac3d012_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485607bf_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b21350e_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789c1011_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79330a2b_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110b812d_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270afdd7_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372c8891_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219cdc37_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f5a81c_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7b238_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411078a0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aacd0fd_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f43501_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5052391_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7ea74f_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b18507_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4567e5cf_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddb97e3_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4984e6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e2f774_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f12ae0_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94e95c7_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2722a142_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68369b89_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562c3e9f_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7e04f5_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f766bf_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481c0ec6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0c8b6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352828f1_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1330e063_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6862f6_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45704008_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddd484_ARCHIVE_LOCATION">/home/msc/llh1/vivado_test/ip_repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d97143_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71734daf_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651eb321_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc9c26f_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b746921_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c6867f_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3799804d_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b19ff0_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755c9fde_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4323c65b_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c538b10_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ec9d3_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ef75de_ARCHIVE_LOCATION">c:/Users/lucas/Desktop/Vivado_project/IP Repo/HCSR04_AXI_IP_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5641b02f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="76faf1ff"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f752769f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
