m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/QuartusProject/Examples/software/reloj/obj/default/runtime/sim/mentor
valtera_avalon_sc_fifo
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1749161837
!i10b 1
!s100 AmIg@HKgzRdiLX?Qo8hRz3
I1<BIV@<^JJ`f_dd@5A2X23
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_sc_fifo_v_unit
S1
R0
Z4 w1747346008
8D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_sc_fifo.v
FD:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1749161837.000000
!s107 D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-sv|D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_sc_fifo.v|-L|altera_common_sv_packages|-work|NIOS_II_data_master_limiter|
!i113 1
Z7 o-sv -L altera_common_sv_packages -work NIOS_II_data_master_limiter
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
R1
R2
!i10b 1
!s100 IZ246NSd;dW2a7WAUFMLa1
IcRL^zY6<LWVL[5^]kKCS[0
R3
!s105 altera_avalon_st_pipeline_base_v_unit
S1
R0
R4
8D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
FD:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
L0 22
R5
r1
!s85 0
31
R6
!s107 D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|-L|altera_common_sv_packages|-work|NIOS_II_data_master_limiter|
!i113 1
R7
R8
valtera_merlin_reorder_memory
R1
R2
!i10b 1
!s100 B]Q3gm[]eMNh?7KLoTHDO0
II3em@7k5Fb8cA]5fLEnfT0
R3
Z9 !s105 altera_merlin_reorder_memory_sv_unit
S1
R0
R4
Z10 8D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_reorder_memory.sv
Z11 FD:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_reorder_memory.sv
L0 28
R5
r1
!s85 0
31
R6
Z12 !s107 D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_reorder_memory.sv|
Z13 !s90 -reportprogress|300|-sv|D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_reorder_memory.sv|-L|altera_common_sv_packages|-work|NIOS_II_data_master_limiter|
!i113 1
R7
R8
valtera_merlin_traffic_limiter
R1
!s110 1749161836
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
IPINP4R4fnl4UQ8f7k^2?M2
R3
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R0
R4
8D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
FD:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
!s108 1749161836.000000
!s107 D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|D:/QuartusProject/Examples/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|-L|altera_common_sv_packages|-work|NIOS_II_data_master_limiter|
!i113 1
R7
R8
vmemory_pointer_controller
R1
R2
!i10b 1
!s100 SnO4nm[FfBVF>D;LEgjzR2
IHWNgZY6]CiM3_Sl^`<hl=3
R3
R9
S1
R0
R4
R10
R11
L0 185
R5
r1
!s85 0
31
R6
R12
R13
!i113 1
R7
R8
