<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/9C10D78F-6430-4CA7-9528-B96B0762A4C6"><gtr:id>9C10D78F-6430-4CA7-9528-B96B0762A4C6</gtr:id><gtr:name>Cardiff University</gtr:name><gtr:department>Sch of Engineering</gtr:department><gtr:address><gtr:line1>Research &amp; Consultancy</gtr:line1><gtr:line2>PO Box 923</gtr:line2><gtr:line4>Cardiff</gtr:line4><gtr:line5>South Glamorgan</gtr:line5><gtr:postCode>CF10 3TE</gtr:postCode><gtr:region>Wales</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/9C10D78F-6430-4CA7-9528-B96B0762A4C6"><gtr:id>9C10D78F-6430-4CA7-9528-B96B0762A4C6</gtr:id><gtr:name>Cardiff University</gtr:name><gtr:address><gtr:line1>Research &amp; Consultancy</gtr:line1><gtr:line2>PO Box 923</gtr:line2><gtr:line4>Cardiff</gtr:line4><gtr:line5>South Glamorgan</gtr:line5><gtr:postCode>CF10 3TE</gtr:postCode><gtr:region>Wales</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/439136D3-8DDD-4CD3-AADE-F7D5BCC9F54A"><gtr:id>439136D3-8DDD-4CD3-AADE-F7D5BCC9F54A</gtr:id><gtr:name>Microsemi</gtr:name><gtr:address><gtr:line1>Corporate Headquarters</gtr:line1><gtr:line2>One Enterprise</gtr:line2><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/A5A3F856-A2A1-4EB3-A65E-31BAA5BAA0C7"><gtr:id>A5A3F856-A2A1-4EB3-A65E-31BAA5BAA0C7</gtr:id><gtr:name>Rolls-Royce plc</gtr:name><gtr:address><gtr:line1>65 Buckingham Gate</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>SW1E 6AT</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/CACA848E-DE90-40BA-8B81-77E131BBE24C"><gtr:id>CACA848E-DE90-40BA-8B81-77E131BBE24C</gtr:id><gtr:name>IMV Corp</gtr:name><gtr:address><gtr:line1>2-3-6 Fujinoki</gtr:line1><gtr:line4>Itami City</gtr:line4><gtr:line5>Hyogo 664-0847</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>Japan</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/E6C40B32-3636-44B8-B73B-B5910807596A"><gtr:id>E6C40B32-3636-44B8-B73B-B5910807596A</gtr:id><gtr:firstName>Daniel</gtr:firstName><gtr:otherNames>James</gtr:otherNames><gtr:surname>Rogers</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FK032984%2F1"><gtr:id>82F6121E-40A2-4580-9BF2-E380794697A0</gtr:id><gtr:title>Investigating the Power Density of Power Electronics</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/K032984/1</gtr:grantReference><gtr:abstractText>The power density of power electronics is defined by the power processed in a given volume or mass of converter (volumetric and gravimetric power densities respectively) where the converter is normally defined as the combination of power semiconductor devices, the input and output filters, the thermal management system and control electronics that together provide an interface between two or more electrical systems. 

The power density of power electronics is an important consideration in modern engineering systems as in many applications it has become attractive to use electrical power distribution and actuation in place of mechanical, hydraulic or pneumatic systems to reduce overall system mass and complexity, along with improving efficiency and reliability. An understanding of the future capabilities of power electronics as well as the bottlenecks limiting increases in performance of power electronic systems will enable the UK to play a leading role in the development and application of this key technology. 

Designing a converter is a complex engineering task that balances many interacting pressures: A designer must select from a range of possible designs and technologies, finding the optimal allocation of mass and volume for each component and within each component whilst meeting electrical and thermal specifications. It the hypothesis of this proposal that in order to reach a true power density optimum, the design process must consider system-wide electrical, mechanical and thermal problems simultaneously: It is not enough to design each component individually based on their electrical specification alone. 

This research project will produce software that will optimise the power density of a converter subject to a particular electrical and thermal specification by considering all major aspects of the design under a global electrical, mechanical and thermal optimisation framework. By formulating a set of strict rules governing the design and placement of each component within the converter, the effect of basic design decisions and fundamental material properties on the overall power density of a converter can be explored.
The project will provide industry and academia with reliable and justified figures for best-in-class power density achievable now and into the future, identify technology bottlenecks into which application of additional resources bring large improvements in achievable power density, illustrate explicitly important trade-offs in modern converter design and provide converter optimisation tools that can be used and extended by academia and industry.</gtr:abstractText><gtr:potentialImpactText>An understanding of the future capabilities of power electronics as well as the bottlenecks limiting increases in performance of power electronic systems will enable the UK to continue to play a leading role in the development and application of this key technology. 

The research will have a multi-fold impact in industries developing and using power electronic systems. The research will

1. Provide researchers and designers in industry and academia with reliable and justified figures for best-in-class power density achievable now and into the future as new technologies appear and mature, providing input into system studies and helping inform planning of long-term projects
2. Provide power density targets target for engineers actively involved with in the development of high performance power electronic systems
3. Inform those system design studies of the high-level effect of converter ratings, topology and technology on power density using a standardised approach. 
4. Illustrate complex low-level design trade-offs, for example, what gains may be made by increasing nominal operating voltage or by relaxing converter output ripple limits. These types of specification-driven effects tend to be complex as they cause knock-on effects in both the design of the converter and the overall design of an electrical system.
5. Identify technology bottlenecks into which application of additional resources, either by industry or academia, may bring large improvements in achievable power density
6. Provide industry and academia with an example methodology for converter optimisation for incorporation into wider system optimisation tools

An RA will be employed for 12 months under the project and will gain experience in power electronic theory and design as well as the opportunity to engage with the industrial partners. A PhD student (funded by Cardiff University) will be trained partially under the project, increasing the UK skills base in this area.

The resulting software stack and documentation developed over the course of the project will be provided on a website hosted by Cardiff University and will be available for use by industry.</gtr:potentialImpactText><gtr:fund><gtr:end>2015-09-29</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-09-30</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>100395</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:department>Centre for Power Electronics</gtr:department><gtr:description>Centre for Power Electronics Standard Proposal</gtr:description><gtr:end>2016-12-02</gtr:end><gtr:fundingOrg>Engineering and Physical Sciences Research Council (EPSRC)</gtr:fundingOrg><gtr:fundingRef>Optimisable system-level thermal models for power electronic converters</gtr:fundingRef><gtr:id>EE7E2892-6907-466E-A432-767831AAF556</gtr:id><gtr:outcomeId>58c290eb199417.08164696</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector><gtr:start>2016-01-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>To-date we have developed thermal and electrical models of sub-systems used in power electronic converters (filters, capacitor, inductor, semiconductors, thermal management system). We have also developed an overall optimization framework that links the sub-system models to produce complete converter designs.

We are in the process of releasing this software to our project partners.</gtr:description><gtr:exploitationPathways>We have an ongoing engagement with industry, including Rolls Royce, Microsemi and IMV Japan. We will be holding a progress meeting in early December.

Although funding for this project has finished, work is being actively continued by a PhD student recruited under the original project.</gtr:exploitationPathways><gtr:id>4C440B03-25B8-4D6D-9DDB-077255F62926</gtr:id><gtr:outcomeId>545782baaff762.34043192</gtr:outcomeId><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Electronics,Energy</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>A14DCFCF-ADFA-4E6A-A8C1-31BAB696E5A7</gtr:id><gtr:title>Low-inductance snubber arrays for high-power, high-bandwidth switch-mode amplifiers</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b32371e6ab308c1ebc2beddad7d2be49"><gtr:id>b32371e6ab308c1ebc2beddad7d2be49</gtr:id><gtr:otherNames>Rogers D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56df18092b0dc8.64681162</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9C7292F0-3E0A-4155-8916-5C964431D5DE</gtr:id><gtr:title>Investigation of IGBT switching energy loss and peak overvoltage using digital active gate drives</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/bd82d2282685ad5be4a70b6d49034f67"><gtr:id>bd82d2282685ad5be4a70b6d49034f67</gtr:id><gtr:otherNames>Jones G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9e684aa68389.06476235</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>ED407D36-5C89-4CB0-A0B7-D4222919EC53</gtr:id><gtr:title>FPGA based gate signal generator for three-level neutral point clamped inverters</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af0707d338e2c1c3c05688ae01f64aed"><gtr:id>af0707d338e2c1c3c05688ae01f64aed</gtr:id><gtr:otherNames>Ahmed M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56df180903caf3.25522325</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8256FE31-6C9B-4F83-9676-6D9FEE3130E7</gtr:id><gtr:title>Bidirectional current source converter: Design, control and performance evaluation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/77939871e3144a9ca047163e7371f302"><gtr:id>77939871e3144a9ca047163e7371f302</gtr:id><gtr:otherNames>Riar B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58c28ee10af502.91017439</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>40B7E766-9477-453C-B163-69EBA2B1D70C</gtr:id><gtr:title>Digital Active Gate Drives using sequential optimization</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b32371e6ab308c1ebc2beddad7d2be49"><gtr:id>b32371e6ab308c1ebc2beddad7d2be49</gtr:id><gtr:otherNames>Rogers D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:isbn>978-1-4673-8393-6</gtr:isbn><gtr:outcomeId>58c28e8dad0ab3.15903898</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/K032984/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>5CBA14F4-F235-45B6-A9DD-5937D5C166CC</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electrical Engineering</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>BAE69BE5-70C2-443D-A83D-03288F2C9E4F</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Power Electronics</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>