@TECHREPORT{ftmr,
  author =       {Habinc, Sandi},
  title =        {Functional Triple Modular Redundancy {(FTMR)}},
  institution =  {Gaisler Research},
  year =         {2002},
  number =       {FPGA-003-01},
  version =      {0.2},
  month =        {December},
  source =       {\url{http://klabs.org/richcontent/fpga_content/DesignNotes/seu_hardening/functional_tmr_fpga_003_01-0-2.pdf}},
}
@MISC{tmrtool,
  title =        {Xilinx {TMRTool} Product Brief},
  institution =  {Xilinx},
  howpublished =       {\url{http://www.xilinx.com/publications/prod_mktg/CS11XX_TRMTool_Product_Brief_FINAL.pdf}},
  year = {2012}
}
@inproceedings{npcomplete,
 author = {Wu, Yu-Liang and Chang, Douglas},
 title = {On the {NP}-completeness of regular 2-{D} {FPGA} routing architectures and a novel solution},
 booktitle = {Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design},
 series = {ICCAD '94},
 year = {1994},
 isbn = {0-89791-690-5},
 location = {San Jose, California, USA},
 pages = {362--366},
 numpages = {5},
 url = {http://dl.acm.org/citation.cfm?id=191326.191492},
 acmid = {191492},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 



@TECHREPORT{synplify,
  title =        {Using Synplify to Design in Microsemi Radiation-Hardened {FPGA}s},
  institution =  {Microsemi},
  howpublished  =       {\url{http://www.actel.com/documents/SynplifyRH_AN.pdf}},
  year =         {2012},
  type =         {Application Note},
  number =       {AC139},
  month =        {May},
  source =       {\url{http://www.actel.com/documents/SynplifyRH_AN.pdf}},
}

@TECHREPORT{XilinxConfigurationUG,
  title =        {Virtex-5 {FPGA} Configuration User Guide},
  institution =  {Xilinx},
  howpublished  =       {\url{http://www.xilinx.com/support/documentation/user_guides/ug191.pdf}},
  year =         {2012},
  type =         {User Guide},
  number =       {UG191},
  version =      {3.11},
  pages = {133},
  month =        {October},
  source =       {\url{http://www.xilinx.com/support/documentation/user_guides/ug191.pdf}},
}

@ARTICLE{partialTMR,
    author={Pratt, B. and Caffrey, M. and Carroll, J.F. and Graham, P. and Morgan, K. and Wirthlin, M.},
    journal={Nuclear Science, IEEE Transactions on},
    title={Fine-Grain {SEU} Mitigation for {FPGA}s Using Partial {TMR}},
    year={2008},
    month={August},
    volume={55},
    number={4},
    pages={2274 -2280},
    keywords={FPGA;field-programmable gate arrays;fine-grain mitigation;maximum reliability gain;single-event upsets;triple modular redundancy;circuit CAD;field programmable gate arrays;integrated circuit reliability;logic design;radiation effects;},
    doi={10.1109/TNS.2008.2000852},
    ISSN={0018-9499}
}

@INPROCEEDINGS{abcCEC,
    author = {Mishchenko, Alan and Chatterjee, Satrajit and Brayton, Robert and Een, Niklas},
    title = {Improvements to combinational equivalence checking},
    booktitle = {Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design},
    series = {ICCAD '06},
    year = {2006},
    isbn = {1-59593-389-1},
    location = {San Jose, California},
    pages = {836--843},
    numpages = {8},
    url = {http://www.eecs.berkeley.edu/~alanmi/publications/2006/iccad06_cec.pdf},
    doi = {10.1145/1233501.1233679},
    acmid = {1233679},
    publisher = {ACM},
    address = {New York, NY, USA},
}

@INPROCEEDINGS{abcSEC,
author={Mishchenko, A. and Case, M. and Brayton, R. and Jang, S.},
booktitle={Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on},
title={Scalable and scalably-verifiable sequential synthesis},
year={2008},
pages={234-241},
keywords={delays;network synthesis;sequential circuits;table lookup;LUTs;delay;registers;scan chains;sequential synthesis;sequentially- equivalent nodes;state-encoding;test vectors;Benchmark testing;Boolean functions;Circuit synthesis;Combinational circuits;Delay;Flexible printed circuits;Registers;Signal synthesis;Sufficient conditions;Variable structure systems},
doi={10.1109/ICCAD.2008.4681580},
ISSN={1092-3152},
url = {\url{http://www.eecs.berkeley.edu/~brayton/publications/2008/dac08_vss.pdf}},
}


@TECHREPORT{VFPGATMR,
  number =       {AFRL-VS-PSTR-TR-2004-1093},
  author =       {Marty, Barbara},
  title =        {Virtual Field Programmable Gate Array Triple Modular Redundant Cell Design},
  institution =  {Schafer, AIR FORCE RESEARCH LABORATORY/VSSE},
  year =         {2004},
  month =        {March},
  source =       {\url{http://www.dtic.mil/dtic/tr/fulltext/u2/a426619.pdf}},
}

@MISC{VTMR,
  title =        {Single Event Upset {(SEU)} Mitigation by Virtual Triple Modular Redundancy {(TMR)} in Design Reduces Manufacturing Cost and Lowers Power},
  author =  {{Alternative System Concepts, Inc.}},
  url =       {\url{http://klabs.org/richcontent/fpga_content/SEU_Hardening/papers/virtual_tmr_asc.pdf}},
}

@TECHREPORT{FPGAReview,
  author =       {Habinc, Sandi},
  title =        {Suitability of reprogrammable {FPGA}s in space applications},
  institution =  {Gaisler Research},
  year =         {2002},
  number =       {FPGA-002-01},
  version =      {0.4},
  month =        {September},
  source =       {\url{http://microelectronics.esa.int/techno/fpga_002_01-0-4.pdf}},
}

@INCOLLECTION{HardeningTechniques,
  author =       {Baze, M. P. and Killens, J. C. and Paup,  R. A. and Snapp, W. P.},
  title =        {{SEU} Hardening Techniques for Retargetable, Scalable, Sub-Micron Digital Circuits and Libraries},
  institution =  {Boeing Space and Communications},
  booktitle =    {21st SEE Symposium},
  year =         {2002},
  address =      {Manhattan Beach, CA, US},
  source =       {\url{http://klabs.org/DEI/References/Radiation/baze_see_mit_seesymp02.pdf}},
}

@BOOK{VPRBook,
  author =       {Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
  title =        {Architecture and {CAD} for Deep-submicron {FPGAs}},
  publisher =    {Kluwer Academic Publishers},
  year =         {1999},
  number =       {497},
  series =       {The Kluwer International Series in Engineering and Computer Science},
  address =      {Bston},
  edition =      {1st},
  month =        {January},
  isbn =         {0792384601},
}

@inproceedings{VPR5,
     author = {Luu, Jason and Kuon, Ian and Jamieson, Peter and Campbell, Ted and Ye, Andy and Fang, Wei Mark and Rose, Jonathan},
     title = {{VPR} 5.0: {FPGA CAD} and architecture exploration tools with single-driver routing, heterogeneity and process scaling},
     booktitle = {Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays},
     series = {FPGA '09},
     year = {2009},
     isbn = {978-1-60558-410-2},
     location = {Monterey, California, USA},
     pages = {133--142},
     numpages = {10},
     url = {\url{http://doi.acm.org/10.1145/1508128.1508150}},
     doi = {10.1145/1508128.1508150},
     acmid = {1508150},
     publisher = {ACM},
     address = {New York, NY, USA},
     keywords = {architecture, cad, fpga},
}
@MISC{WiltonLecture,
  author =       {Wilton, Steve},
  title =        {{FPGA} Architectures},
  howpublished = {Course Lecture Notes},
  url =          {\url{http://www.cse.cuhk.edu.hk/~phwl/teaching/ceg5010/fpgaarch.pdf}},
  note =         {\url{http://www.cse.cuhk.edu.hk/~phwl/teaching/ceg5010/fpgaarch.pdf}},
}

@inproceedings{lima2003single,
 author = {F. Lima and L. Carro and R. Reis},
 title = {Single Event Upset Mitigation Techniques for {SRAM}-based {FPGAs}},
 publisher = {Proceedings of the 4th {IEEE} Latin American Test Workshop ({LATW}'03), Brazil},
 month = {February},
 year = {2003},
}

@MASTERSTHESIS{Haque2011,
  author =       {Haque, K},
  title =        {Radiation hard {FPGA} configuration techniques using silicon on sapphire},
  school =       {{RMIT} University},
  year =         {2011},
}

@MISC{SEEMechanism,
  author =       {Sturesson, F},
  title =        {Single Event Effects {(SEE)} Mechanism and Effects},
  year =         {2009},
  type =         {Short Course},
  month =        {June},
  howpublished = {EPFL Short Course},
  organization = {\'{E}cole Polytechnique F\'{e}d\'{e}rale de Lausanne (EPFL)},
  source   =     {Space Radiation and its Effects on EEE Components},
  note =         {\url{http://space.epfl.ch/webdav/site/space/shared/industry_media/07\%20SEE\%20Effect\%20F.Sturesson.pdf}}
}

@INPROCEEDINGS{DuttonSEU,
  author =       {Dutton, Bradley F. and Stroud, Charles E.},
  title =        {SINGLE EVENT UPSET DETECTION AND CORRECTION IN VIRTEX-4 AND VIRTEX-5 {FPGA}S},
  year =         {2009},
  month =        {June},
  booktitle =       {ISCA International Conference on Computers and Their Applications},
  source =       {\url{http://www.eng.auburn.edu/~strouce/class/bist/CATA09seu.pdf}},
}

@MANUAL{VPRManual,
  title =        {{VPR} Userâ€™s Manual},
  author =       {Luu, Jason and Betz, Vaughn and Campbell, Ted and Fang, Wei Mark and Jamieson, Peter and Kuon, Ian and Marquardt, Alexander and Ye, Andy and Rose, Jonathon },
  month =        {January},
  year =         {2012},
  source =       {\url{http://vtr-verilog-to-routing.googlecode.com/files/VPR_User_Manual_6.0.pdf}},
}

@INBOOK{FPGAArch,
  author =       {Farooq, Umer and Marrakchi, Zied and Mehrez, Habib},
  title =        {Tree-based Heterogeneous {FPGA} Architectures},
  chapter =      {2},
  publisher =    {Springer},
  year =         {2012},
  edition =      {2012},
  doi      =     {10.1007/978-1-4614-3594-5_5},
  source =       {\url{http://www.springer.com/cda/content/document/cda_downloaddocument/9781461435938-c2.pdf?SGWID=0-0-45-1333135-p174308376}},
}

@INPROCEEDINGS{DiesselChange,
  author =       {Cetin, Ediz and Diessel, Oliver},
  title =        {Guaranteed Fault Recovery Time for {FPGA}-based {TMR} Circuits Employing Partial Reconfiguration},
  booktitle =    {2nd International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments (CHANGE)},
  year =         {2012},
  series =       {CHANGE},
  address =      {Moscone Center, San Francisco, California},
  month =        {June},
  organization = {CHANGE},
}

@MASTERSTHESIS{AAPackThesis,
  author =       {Luu, Jason},
  title =        {A Hierarchical Description Language and Packing Algorithm for Heterogenous {FPGAs}},
  school =       {Electrical and Computer Engineering, University of Toronto},
  year =         {2010},
  source =       {\url{http://www.eecg.toronto.edu/~jayar/pubs/theses/Luu/JasonLuuMASc.pdf}},
}

@MANUAL{BLIF,
  title =        {Berkeley Logic Interchange Format {(BLIF)}},
  author =       {University of California, Berkeley},
  organization = {University of California, Berkeley},
  month =        {February},
  year =         {2005},
  source =       {\url{http://www.cs.uic.edu/~jlillis/courses/cs594/spring05/blif.pdf}},
}

@INCOLLECTION{XCell33,
  author =       {Westfeldt, Wallace},
  title =        {Who's Using {V}irtex and {S}partan {FPGA}s in {X}ilinx Online Applications?},
  booktitle =    {XCell},
  publisher =    {Xilinx},
  year =         {1999},
  editor =       {Carlis Collins},
  number =       {33},
  series =       {XCell},
  type =         {Magazine},
  pages =        {10},
  source =       {\url{http://www.xilinx.com/publications/archives/xcell/Xcell33.pdf}},
}

@PHDTHESIS{WiltonPhd,
  author =       {Wilton, Steven J.E.},
  title =        {Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory},
  school =       {Department of Electrical and Computer Engineering, University of Toronto},
  year =         {1997},
  source =       {\url{http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.34.3389&rep=rep1&type=pdf}},
  doi =          {10.1.1.34.3389},
}

@incollection {WiltonSwitch,
   author = {Masud, M. and Wilton, Steven},
   affiliation = {Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada},
   title = {A New Switch Block for Segmented {FPGA}s},
   booktitle = {Field Programmable Logic and Applications},
   series = {Lecture Notes in Computer Science},
   editor = {Lysaght, Patrick and Irvine, James and Hartenstein, Reiner},
   publisher = {Springer Berlin / Heidelberg},
   isbn = {978-3-540-66457-4},
   keywords = {Computer Science},
   pages = {274-281},
   volume = {1673},
   url = {\url{http://dx.doi.org/10.1007/978-3-540-48302-1_28}},
   doi = {10.1007/978-3-540-48302-1_28},
   year = {1999}
}

@TECHREPORT{LanguageBenchmark,
  author =       {Prechelt, Lutz},
  title =        {An empirical comparison of {C}, {C}++, {J}ava, {P}erl, {P}ython, {R}exx, and {T}cl for a search/string-processing program},
  institution =  {Fakult\"{a}t f\"{u}r Informatik Universit\"{a}t Karlsruhe},
  year =         {2000},
  number =       {2000-5},
  address =      {D-76128 Karlsruhe, Germany},
  month =        {March},
  source =       {\url{http://note.tc.edu.tw/upload/2009Nov/20091109144609.pdf}},
}

@BOOKLET{OECDSpace,
  title =        {THE SPACE ECONOMY AT A GLANCE 2011},
  author =       {OECD},
  howpublished = {Online},
  year =         {2011},
  source =       {\url{http://www.oecd.org/futures/48301203.pdf}},
}

@INPROCEEDINGS{HFPP,
  author =       {Bobrek, Miljko and Woord, Richard T. and Ward, Christina D. and Killough, Stephen M. and Bouldin, Don and Waterman, Michael E.},
  title =        {Safe {FPGA} Design Practices for Instrumentation and Control in Nuclear Plants},
  booktitle =    {8th Annual IEEE Conference on Human Factors and Power Plants (HFPP)},
  year =         {2007},
  address =      {Monterey, California},
  month =        {August},
  source =       {\url{http://ewh.ieee.org/conf/hfpp/presentations/107.pdf}},
}

@ARTICLE{DICE,
    author={Calin, T. and Nicolaidis, M. and Velazco, R.},
    journal={IEEE Transactions on Nuclear Science},
    title={Upset hardened memory design for submicron {CMOS} technology},
    year={1996},
    month={dec},
    volume={43},
    number={6},
    pages={2874 -2878},
    keywords={high density ASIC;memory design;radiation hardening;single-event upsets;static RAM;storage element;submicron CMOS technology;CMOS memory circuits;SRAM chips;application specific integrated circuits;integrated circuit design;radiation hardening (electronics);},
    doi={10.1109/23.556880},
    ISSN={0018-9499},
}

@inproceedings{PostSynth,
     author = {Johnson, Jonathan M. and Wirthlin, Michael J.},
     title = {Voter insertion algorithms for {FPGA} designs using triple modular redundancy},
     booktitle = {Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays},
     series = {FPGA '10},
     year = {2010},
     isbn = {978-1-60558-911-4},
     location = {Monterey, California, USA},
     pages = {249--258},
     numpages = {10},
     url = {\url{http://doi.acm.org/10.1145/1723112.1723154}},
     doi = {10.1145/1723112.1723154},
     acmid = {1723154},
     publisher = {ACM},
     address = {New York, NY, USA},
     keywords = {algorithm, fpga, reliability, scc, synchronization, tmr, voter insertion},
}
