Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 822fb19130ec41de9a18871851198a68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD_counter_sim_behav xil_defaultlib.BCD_counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digit_bcd_counter
Compiling module xil_defaultlib.BCD_counter
Compiling module xil_defaultlib.BCD_counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD_counter_sim_behav
