;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x06
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x40
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x40

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x03
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x08
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x08

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x07
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x80
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x80

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x05
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x20
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x20

; Clock_7
Clock_7__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_7__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_7__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_7__CFG2_SRC_SEL_MASK EQU 0x07
Clock_7__INDEX EQU 0x00
Clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_7__PM_ACT_MSK EQU 0x01
Clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_7__PM_STBY_MSK EQU 0x01

; Clock_8
Clock_8__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_8__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_8__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_8__CFG2_SRC_SEL_MASK EQU 0x07
Clock_8__INDEX EQU 0x04
Clock_8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_8__PM_ACT_MSK EQU 0x10
Clock_8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_8__PM_STBY_MSK EQU 0x10

; Eye_Rod_1
Eye_Rod_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Eye_Rod_1__0__MASK EQU 0x40
Eye_Rod_1__0__PC EQU CYREG_PRT2_PC6
Eye_Rod_1__0__PORT EQU 2
Eye_Rod_1__0__SHIFT EQU 6
Eye_Rod_1__AG EQU CYREG_PRT2_AG
Eye_Rod_1__AMUX EQU CYREG_PRT2_AMUX
Eye_Rod_1__BIE EQU CYREG_PRT2_BIE
Eye_Rod_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Eye_Rod_1__BYP EQU CYREG_PRT2_BYP
Eye_Rod_1__CTL EQU CYREG_PRT2_CTL
Eye_Rod_1__DM0 EQU CYREG_PRT2_DM0
Eye_Rod_1__DM1 EQU CYREG_PRT2_DM1
Eye_Rod_1__DM2 EQU CYREG_PRT2_DM2
Eye_Rod_1__DR EQU CYREG_PRT2_DR
Eye_Rod_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Eye_Rod_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Eye_Rod_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Eye_Rod_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Eye_Rod_1__MASK EQU 0x40
Eye_Rod_1__PORT EQU 2
Eye_Rod_1__PRT EQU CYREG_PRT2_PRT
Eye_Rod_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Eye_Rod_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Eye_Rod_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Eye_Rod_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Eye_Rod_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Eye_Rod_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Eye_Rod_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Eye_Rod_1__PS EQU CYREG_PRT2_PS
Eye_Rod_1__SHIFT EQU 6
Eye_Rod_1__SLW EQU CYREG_PRT2_SLW

; Eye_Rod_2
Eye_Rod_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Eye_Rod_2__0__MASK EQU 0x80
Eye_Rod_2__0__PC EQU CYREG_PRT2_PC7
Eye_Rod_2__0__PORT EQU 2
Eye_Rod_2__0__SHIFT EQU 7
Eye_Rod_2__AG EQU CYREG_PRT2_AG
Eye_Rod_2__AMUX EQU CYREG_PRT2_AMUX
Eye_Rod_2__BIE EQU CYREG_PRT2_BIE
Eye_Rod_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Eye_Rod_2__BYP EQU CYREG_PRT2_BYP
Eye_Rod_2__CTL EQU CYREG_PRT2_CTL
Eye_Rod_2__DM0 EQU CYREG_PRT2_DM0
Eye_Rod_2__DM1 EQU CYREG_PRT2_DM1
Eye_Rod_2__DM2 EQU CYREG_PRT2_DM2
Eye_Rod_2__DR EQU CYREG_PRT2_DR
Eye_Rod_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Eye_Rod_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Eye_Rod_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Eye_Rod_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Eye_Rod_2__MASK EQU 0x80
Eye_Rod_2__PORT EQU 2
Eye_Rod_2__PRT EQU CYREG_PRT2_PRT
Eye_Rod_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Eye_Rod_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Eye_Rod_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Eye_Rod_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Eye_Rod_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Eye_Rod_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Eye_Rod_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Eye_Rod_2__PS EQU CYREG_PRT2_PS
Eye_Rod_2__SHIFT EQU 7
Eye_Rod_2__SLW EQU CYREG_PRT2_SLW

; Eye_Rod_PWMUDB
Eye_Rod_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Eye_Rod_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Eye_Rod_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Eye_Rod_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eye_Rod_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Eye_Rod_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Eye_Rod_PWMUDB_genblk8_stsreg__0__POS EQU 0
Eye_Rod_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Eye_Rod_PWMUDB_genblk8_stsreg__1__POS EQU 1
Eye_Rod_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Eye_Rod_PWMUDB_genblk8_stsreg__2__POS EQU 2
Eye_Rod_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Eye_Rod_PWMUDB_genblk8_stsreg__3__POS EQU 3
Eye_Rod_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Eye_Rod_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Eye_Rod_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eye_Rod_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Eye_Rod_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Eye_Rod_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Eye_Rod_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Eye_Rod_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Eye_Rod_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Eye_Rod_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Eye_Rod_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Eye_Rod_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Eye_Rod_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Eye_Rod_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Eye_Rod_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Eye_Rod_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eye_Rod_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; Left_Eyeball
Left_Eyeball_Pan__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Left_Eyeball_Pan__0__MASK EQU 0x01
Left_Eyeball_Pan__0__PC EQU CYREG_PRT0_PC0
Left_Eyeball_Pan__0__PORT EQU 0
Left_Eyeball_Pan__0__SHIFT EQU 0
Left_Eyeball_Pan__AG EQU CYREG_PRT0_AG
Left_Eyeball_Pan__AMUX EQU CYREG_PRT0_AMUX
Left_Eyeball_Pan__BIE EQU CYREG_PRT0_BIE
Left_Eyeball_Pan__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eyeball_Pan__BYP EQU CYREG_PRT0_BYP
Left_Eyeball_Pan__CTL EQU CYREG_PRT0_CTL
Left_Eyeball_Pan__DM0 EQU CYREG_PRT0_DM0
Left_Eyeball_Pan__DM1 EQU CYREG_PRT0_DM1
Left_Eyeball_Pan__DM2 EQU CYREG_PRT0_DM2
Left_Eyeball_Pan__DR EQU CYREG_PRT0_DR
Left_Eyeball_Pan__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eyeball_Pan__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eyeball_Pan__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eyeball_Pan__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eyeball_Pan__MASK EQU 0x01
Left_Eyeball_Pan__PORT EQU 0
Left_Eyeball_Pan__PRT EQU CYREG_PRT0_PRT
Left_Eyeball_Pan__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eyeball_Pan__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eyeball_Pan__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eyeball_Pan__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eyeball_Pan__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eyeball_Pan__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eyeball_Pan__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eyeball_Pan__PS EQU CYREG_PRT0_PS
Left_Eyeball_Pan__SHIFT EQU 0
Left_Eyeball_Pan__SLW EQU CYREG_PRT0_SLW
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Left_Eyeball_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Eyeball_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Eyeball_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Left_Eyeball_PWMUDB_genblk8_stsreg__1__POS EQU 1
Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Left_Eyeball_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Eyeball_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Eyeball_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Eyeball_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Eyeball_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Left_Eyeball_Tilt__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Left_Eyeball_Tilt__0__MASK EQU 0x02
Left_Eyeball_Tilt__0__PC EQU CYREG_PRT0_PC1
Left_Eyeball_Tilt__0__PORT EQU 0
Left_Eyeball_Tilt__0__SHIFT EQU 1
Left_Eyeball_Tilt__AG EQU CYREG_PRT0_AG
Left_Eyeball_Tilt__AMUX EQU CYREG_PRT0_AMUX
Left_Eyeball_Tilt__BIE EQU CYREG_PRT0_BIE
Left_Eyeball_Tilt__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eyeball_Tilt__BYP EQU CYREG_PRT0_BYP
Left_Eyeball_Tilt__CTL EQU CYREG_PRT0_CTL
Left_Eyeball_Tilt__DM0 EQU CYREG_PRT0_DM0
Left_Eyeball_Tilt__DM1 EQU CYREG_PRT0_DM1
Left_Eyeball_Tilt__DM2 EQU CYREG_PRT0_DM2
Left_Eyeball_Tilt__DR EQU CYREG_PRT0_DR
Left_Eyeball_Tilt__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eyeball_Tilt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eyeball_Tilt__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eyeball_Tilt__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eyeball_Tilt__MASK EQU 0x02
Left_Eyeball_Tilt__PORT EQU 0
Left_Eyeball_Tilt__PRT EQU CYREG_PRT0_PRT
Left_Eyeball_Tilt__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eyeball_Tilt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eyeball_Tilt__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eyeball_Tilt__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eyeball_Tilt__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eyeball_Tilt__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eyeball_Tilt__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eyeball_Tilt__PS EQU CYREG_PRT0_PS
Left_Eyeball_Tilt__SHIFT EQU 1
Left_Eyeball_Tilt__SLW EQU CYREG_PRT0_SLW

; Left_Eyebrow
Left_Eyebrow_Pan__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Left_Eyebrow_Pan__0__MASK EQU 0x40
Left_Eyebrow_Pan__0__PC EQU CYREG_PRT12_PC6
Left_Eyebrow_Pan__0__PORT EQU 12
Left_Eyebrow_Pan__0__SHIFT EQU 6
Left_Eyebrow_Pan__AG EQU CYREG_PRT12_AG
Left_Eyebrow_Pan__BIE EQU CYREG_PRT12_BIE
Left_Eyebrow_Pan__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Left_Eyebrow_Pan__BYP EQU CYREG_PRT12_BYP
Left_Eyebrow_Pan__DM0 EQU CYREG_PRT12_DM0
Left_Eyebrow_Pan__DM1 EQU CYREG_PRT12_DM1
Left_Eyebrow_Pan__DM2 EQU CYREG_PRT12_DM2
Left_Eyebrow_Pan__DR EQU CYREG_PRT12_DR
Left_Eyebrow_Pan__INP_DIS EQU CYREG_PRT12_INP_DIS
Left_Eyebrow_Pan__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Left_Eyebrow_Pan__MASK EQU 0x40
Left_Eyebrow_Pan__PORT EQU 12
Left_Eyebrow_Pan__PRT EQU CYREG_PRT12_PRT
Left_Eyebrow_Pan__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Left_Eyebrow_Pan__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Left_Eyebrow_Pan__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Left_Eyebrow_Pan__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Left_Eyebrow_Pan__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Left_Eyebrow_Pan__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Left_Eyebrow_Pan__PS EQU CYREG_PRT12_PS
Left_Eyebrow_Pan__SHIFT EQU 6
Left_Eyebrow_Pan__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Left_Eyebrow_Pan__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Left_Eyebrow_Pan__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Left_Eyebrow_Pan__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Left_Eyebrow_Pan__SLW EQU CYREG_PRT12_SLW
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Left_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Eyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Left_Eyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Left_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Eyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Eyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Left_Eyebrow_Tilt__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Left_Eyebrow_Tilt__0__MASK EQU 0x80
Left_Eyebrow_Tilt__0__PC EQU CYREG_PRT12_PC7
Left_Eyebrow_Tilt__0__PORT EQU 12
Left_Eyebrow_Tilt__0__SHIFT EQU 7
Left_Eyebrow_Tilt__AG EQU CYREG_PRT12_AG
Left_Eyebrow_Tilt__BIE EQU CYREG_PRT12_BIE
Left_Eyebrow_Tilt__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Left_Eyebrow_Tilt__BYP EQU CYREG_PRT12_BYP
Left_Eyebrow_Tilt__DM0 EQU CYREG_PRT12_DM0
Left_Eyebrow_Tilt__DM1 EQU CYREG_PRT12_DM1
Left_Eyebrow_Tilt__DM2 EQU CYREG_PRT12_DM2
Left_Eyebrow_Tilt__DR EQU CYREG_PRT12_DR
Left_Eyebrow_Tilt__INP_DIS EQU CYREG_PRT12_INP_DIS
Left_Eyebrow_Tilt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Left_Eyebrow_Tilt__MASK EQU 0x80
Left_Eyebrow_Tilt__PORT EQU 12
Left_Eyebrow_Tilt__PRT EQU CYREG_PRT12_PRT
Left_Eyebrow_Tilt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Left_Eyebrow_Tilt__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Left_Eyebrow_Tilt__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Left_Eyebrow_Tilt__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Left_Eyebrow_Tilt__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Left_Eyebrow_Tilt__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Left_Eyebrow_Tilt__PS EQU CYREG_PRT12_PS
Left_Eyebrow_Tilt__SHIFT EQU 7
Left_Eyebrow_Tilt__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Left_Eyebrow_Tilt__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Left_Eyebrow_Tilt__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Left_Eyebrow_Tilt__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Left_Eyebrow_Tilt__SLW EQU CYREG_PRT12_SLW

; Lower_Lips
Lower_Lips_Left__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Lower_Lips_Left__0__MASK EQU 0x40
Lower_Lips_Left__0__PC EQU CYREG_PRT3_PC6
Lower_Lips_Left__0__PORT EQU 3
Lower_Lips_Left__0__SHIFT EQU 6
Lower_Lips_Left__AG EQU CYREG_PRT3_AG
Lower_Lips_Left__AMUX EQU CYREG_PRT3_AMUX
Lower_Lips_Left__BIE EQU CYREG_PRT3_BIE
Lower_Lips_Left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Lower_Lips_Left__BYP EQU CYREG_PRT3_BYP
Lower_Lips_Left__CTL EQU CYREG_PRT3_CTL
Lower_Lips_Left__DM0 EQU CYREG_PRT3_DM0
Lower_Lips_Left__DM1 EQU CYREG_PRT3_DM1
Lower_Lips_Left__DM2 EQU CYREG_PRT3_DM2
Lower_Lips_Left__DR EQU CYREG_PRT3_DR
Lower_Lips_Left__INP_DIS EQU CYREG_PRT3_INP_DIS
Lower_Lips_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Lower_Lips_Left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Lower_Lips_Left__LCD_EN EQU CYREG_PRT3_LCD_EN
Lower_Lips_Left__MASK EQU 0x40
Lower_Lips_Left__PORT EQU 3
Lower_Lips_Left__PRT EQU CYREG_PRT3_PRT
Lower_Lips_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Lower_Lips_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Lower_Lips_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Lower_Lips_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Lower_Lips_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Lower_Lips_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Lower_Lips_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Lower_Lips_Left__PS EQU CYREG_PRT3_PS
Lower_Lips_Left__SHIFT EQU 6
Lower_Lips_Left__SLW EQU CYREG_PRT3_SLW
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Lower_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Lower_Lips_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Lower_Lips_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Lower_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Lower_Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Lower_Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Lower_Lips_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Lower_Lips_PWMUDB_genblk8_stsreg__0__POS EQU 0
Lower_Lips_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Lower_Lips_PWMUDB_genblk8_stsreg__1__POS EQU 1
Lower_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Lower_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Lower_Lips_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Lower_Lips_PWMUDB_genblk8_stsreg__2__POS EQU 2
Lower_Lips_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Lower_Lips_PWMUDB_genblk8_stsreg__3__POS EQU 3
Lower_Lips_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Lower_Lips_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Lower_Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Lower_Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Lower_Lips_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Lower_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Lower_Lips_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Lower_Lips_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Lower_Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Lower_Lips_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Lower_Lips_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Lower_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Lower_Lips_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Lower_Lips_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Lower_Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Lower_Lips_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Lower_Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Lower_Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Lower_Lips_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Lower_Lips_Right__0__MASK EQU 0x80
Lower_Lips_Right__0__PC EQU CYREG_PRT3_PC7
Lower_Lips_Right__0__PORT EQU 3
Lower_Lips_Right__0__SHIFT EQU 7
Lower_Lips_Right__AG EQU CYREG_PRT3_AG
Lower_Lips_Right__AMUX EQU CYREG_PRT3_AMUX
Lower_Lips_Right__BIE EQU CYREG_PRT3_BIE
Lower_Lips_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Lower_Lips_Right__BYP EQU CYREG_PRT3_BYP
Lower_Lips_Right__CTL EQU CYREG_PRT3_CTL
Lower_Lips_Right__DM0 EQU CYREG_PRT3_DM0
Lower_Lips_Right__DM1 EQU CYREG_PRT3_DM1
Lower_Lips_Right__DM2 EQU CYREG_PRT3_DM2
Lower_Lips_Right__DR EQU CYREG_PRT3_DR
Lower_Lips_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
Lower_Lips_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Lower_Lips_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Lower_Lips_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
Lower_Lips_Right__MASK EQU 0x80
Lower_Lips_Right__PORT EQU 3
Lower_Lips_Right__PRT EQU CYREG_PRT3_PRT
Lower_Lips_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Lower_Lips_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Lower_Lips_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Lower_Lips_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Lower_Lips_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Lower_Lips_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Lower_Lips_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Lower_Lips_Right__PS EQU CYREG_PRT3_PS
Lower_Lips_Right__SHIFT EQU 7
Lower_Lips_Right__SLW EQU CYREG_PRT3_SLW

; NeckHandle
NeckHandle_Left__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
NeckHandle_Left__0__MASK EQU 0x04
NeckHandle_Left__0__PC EQU CYREG_PRT2_PC2
NeckHandle_Left__0__PORT EQU 2
NeckHandle_Left__0__SHIFT EQU 2
NeckHandle_Left__AG EQU CYREG_PRT2_AG
NeckHandle_Left__AMUX EQU CYREG_PRT2_AMUX
NeckHandle_Left__BIE EQU CYREG_PRT2_BIE
NeckHandle_Left__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NeckHandle_Left__BYP EQU CYREG_PRT2_BYP
NeckHandle_Left__CTL EQU CYREG_PRT2_CTL
NeckHandle_Left__DM0 EQU CYREG_PRT2_DM0
NeckHandle_Left__DM1 EQU CYREG_PRT2_DM1
NeckHandle_Left__DM2 EQU CYREG_PRT2_DM2
NeckHandle_Left__DR EQU CYREG_PRT2_DR
NeckHandle_Left__INP_DIS EQU CYREG_PRT2_INP_DIS
NeckHandle_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
NeckHandle_Left__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NeckHandle_Left__LCD_EN EQU CYREG_PRT2_LCD_EN
NeckHandle_Left__MASK EQU 0x04
NeckHandle_Left__PORT EQU 2
NeckHandle_Left__PRT EQU CYREG_PRT2_PRT
NeckHandle_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NeckHandle_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NeckHandle_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NeckHandle_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NeckHandle_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NeckHandle_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NeckHandle_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NeckHandle_Left__PS EQU CYREG_PRT2_PS
NeckHandle_Left__SHIFT EQU 2
NeckHandle_Left__SLW EQU CYREG_PRT2_SLW
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
NeckHandle_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
NeckHandle_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
NeckHandle_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
NeckHandle_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
NeckHandle_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
NeckHandle_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
NeckHandle_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NeckHandle_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NeckHandle_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
NeckHandle_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
NeckHandle_PWMUDB_genblk8_stsreg__0__POS EQU 0
NeckHandle_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
NeckHandle_PWMUDB_genblk8_stsreg__1__POS EQU 1
NeckHandle_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
NeckHandle_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
NeckHandle_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
NeckHandle_PWMUDB_genblk8_stsreg__2__POS EQU 2
NeckHandle_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
NeckHandle_PWMUDB_genblk8_stsreg__3__POS EQU 3
NeckHandle_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
NeckHandle_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
NeckHandle_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NeckHandle_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NeckHandle_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
NeckHandle_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
NeckHandle_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
NeckHandle_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
NeckHandle_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
NeckHandle_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
NeckHandle_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
NeckHandle_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
NeckHandle_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
NeckHandle_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
NeckHandle_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
NeckHandle_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
NeckHandle_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
NeckHandle_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
NeckHandle_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
NeckHandle_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
NeckHandle_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
NeckHandle_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
NeckHandle_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
NeckHandle_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
NeckHandle_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
NeckHandle_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
NeckHandle_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
NeckHandle_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
NeckHandle_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
NeckHandle_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
NeckHandle_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NeckHandle_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
NeckHandle_Right__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
NeckHandle_Right__0__MASK EQU 0x01
NeckHandle_Right__0__PC EQU CYREG_PRT2_PC0
NeckHandle_Right__0__PORT EQU 2
NeckHandle_Right__0__SHIFT EQU 0
NeckHandle_Right__AG EQU CYREG_PRT2_AG
NeckHandle_Right__AMUX EQU CYREG_PRT2_AMUX
NeckHandle_Right__BIE EQU CYREG_PRT2_BIE
NeckHandle_Right__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NeckHandle_Right__BYP EQU CYREG_PRT2_BYP
NeckHandle_Right__CTL EQU CYREG_PRT2_CTL
NeckHandle_Right__DM0 EQU CYREG_PRT2_DM0
NeckHandle_Right__DM1 EQU CYREG_PRT2_DM1
NeckHandle_Right__DM2 EQU CYREG_PRT2_DM2
NeckHandle_Right__DR EQU CYREG_PRT2_DR
NeckHandle_Right__INP_DIS EQU CYREG_PRT2_INP_DIS
NeckHandle_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
NeckHandle_Right__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NeckHandle_Right__LCD_EN EQU CYREG_PRT2_LCD_EN
NeckHandle_Right__MASK EQU 0x01
NeckHandle_Right__PORT EQU 2
NeckHandle_Right__PRT EQU CYREG_PRT2_PRT
NeckHandle_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NeckHandle_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NeckHandle_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NeckHandle_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NeckHandle_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NeckHandle_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NeckHandle_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NeckHandle_Right__PS EQU CYREG_PRT2_PS
NeckHandle_Right__SHIFT EQU 0
NeckHandle_Right__SLW EQU CYREG_PRT2_SLW

; Right_Eyeball
Right_Eyeball_Pan__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Right_Eyeball_Pan__0__MASK EQU 0x08
Right_Eyeball_Pan__0__PC EQU CYREG_PRT12_PC3
Right_Eyeball_Pan__0__PORT EQU 12
Right_Eyeball_Pan__0__SHIFT EQU 3
Right_Eyeball_Pan__AG EQU CYREG_PRT12_AG
Right_Eyeball_Pan__BIE EQU CYREG_PRT12_BIE
Right_Eyeball_Pan__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Right_Eyeball_Pan__BYP EQU CYREG_PRT12_BYP
Right_Eyeball_Pan__DM0 EQU CYREG_PRT12_DM0
Right_Eyeball_Pan__DM1 EQU CYREG_PRT12_DM1
Right_Eyeball_Pan__DM2 EQU CYREG_PRT12_DM2
Right_Eyeball_Pan__DR EQU CYREG_PRT12_DR
Right_Eyeball_Pan__INP_DIS EQU CYREG_PRT12_INP_DIS
Right_Eyeball_Pan__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Right_Eyeball_Pan__MASK EQU 0x08
Right_Eyeball_Pan__PORT EQU 12
Right_Eyeball_Pan__PRT EQU CYREG_PRT12_PRT
Right_Eyeball_Pan__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Right_Eyeball_Pan__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Right_Eyeball_Pan__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Right_Eyeball_Pan__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Right_Eyeball_Pan__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Right_Eyeball_Pan__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Right_Eyeball_Pan__PS EQU CYREG_PRT12_PS
Right_Eyeball_Pan__SHIFT EQU 3
Right_Eyeball_Pan__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Right_Eyeball_Pan__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Right_Eyeball_Pan__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Right_Eyeball_Pan__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Right_Eyeball_Pan__SLW EQU CYREG_PRT12_SLW
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Right_Eyeball_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Eyeball_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Eyeball_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Right_Eyeball_PWMUDB_genblk8_stsreg__1__POS EQU 1
Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Right_Eyeball_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Eyeball_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Eyeball_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Eyeball_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Eyeball_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Right_Eyeball_Tilt__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Right_Eyeball_Tilt__0__MASK EQU 0x04
Right_Eyeball_Tilt__0__PC EQU CYREG_PRT12_PC2
Right_Eyeball_Tilt__0__PORT EQU 12
Right_Eyeball_Tilt__0__SHIFT EQU 2
Right_Eyeball_Tilt__AG EQU CYREG_PRT12_AG
Right_Eyeball_Tilt__BIE EQU CYREG_PRT12_BIE
Right_Eyeball_Tilt__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Right_Eyeball_Tilt__BYP EQU CYREG_PRT12_BYP
Right_Eyeball_Tilt__DM0 EQU CYREG_PRT12_DM0
Right_Eyeball_Tilt__DM1 EQU CYREG_PRT12_DM1
Right_Eyeball_Tilt__DM2 EQU CYREG_PRT12_DM2
Right_Eyeball_Tilt__DR EQU CYREG_PRT12_DR
Right_Eyeball_Tilt__INP_DIS EQU CYREG_PRT12_INP_DIS
Right_Eyeball_Tilt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Right_Eyeball_Tilt__MASK EQU 0x04
Right_Eyeball_Tilt__PORT EQU 12
Right_Eyeball_Tilt__PRT EQU CYREG_PRT12_PRT
Right_Eyeball_Tilt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Right_Eyeball_Tilt__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Right_Eyeball_Tilt__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Right_Eyeball_Tilt__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Right_Eyeball_Tilt__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Right_Eyeball_Tilt__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Right_Eyeball_Tilt__PS EQU CYREG_PRT12_PS
Right_Eyeball_Tilt__SHIFT EQU 2
Right_Eyeball_Tilt__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Right_Eyeball_Tilt__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Right_Eyeball_Tilt__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Right_Eyeball_Tilt__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Right_Eyeball_Tilt__SLW EQU CYREG_PRT12_SLW

; Right_Eyebrow
Right_Eyebrow_Pan__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Right_Eyebrow_Pan__0__MASK EQU 0x02
Right_Eyebrow_Pan__0__PC EQU CYREG_PRT2_PC1
Right_Eyebrow_Pan__0__PORT EQU 2
Right_Eyebrow_Pan__0__SHIFT EQU 1
Right_Eyebrow_Pan__AG EQU CYREG_PRT2_AG
Right_Eyebrow_Pan__AMUX EQU CYREG_PRT2_AMUX
Right_Eyebrow_Pan__BIE EQU CYREG_PRT2_BIE
Right_Eyebrow_Pan__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_Eyebrow_Pan__BYP EQU CYREG_PRT2_BYP
Right_Eyebrow_Pan__CTL EQU CYREG_PRT2_CTL
Right_Eyebrow_Pan__DM0 EQU CYREG_PRT2_DM0
Right_Eyebrow_Pan__DM1 EQU CYREG_PRT2_DM1
Right_Eyebrow_Pan__DM2 EQU CYREG_PRT2_DM2
Right_Eyebrow_Pan__DR EQU CYREG_PRT2_DR
Right_Eyebrow_Pan__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_Eyebrow_Pan__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_Eyebrow_Pan__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_Eyebrow_Pan__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_Eyebrow_Pan__MASK EQU 0x02
Right_Eyebrow_Pan__PORT EQU 2
Right_Eyebrow_Pan__PRT EQU CYREG_PRT2_PRT
Right_Eyebrow_Pan__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_Eyebrow_Pan__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_Eyebrow_Pan__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_Eyebrow_Pan__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_Eyebrow_Pan__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_Eyebrow_Pan__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_Eyebrow_Pan__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_Eyebrow_Pan__PS EQU CYREG_PRT2_PS
Right_Eyebrow_Pan__SHIFT EQU 1
Right_Eyebrow_Pan__SLW EQU CYREG_PRT2_SLW
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Right_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Eyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Right_Eyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Right_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Eyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Eyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Eyebrow_Tilt__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Right_Eyebrow_Tilt__0__MASK EQU 0x40
Right_Eyebrow_Tilt__0__PC EQU CYREG_PRT1_PC6
Right_Eyebrow_Tilt__0__PORT EQU 1
Right_Eyebrow_Tilt__0__SHIFT EQU 6
Right_Eyebrow_Tilt__AG EQU CYREG_PRT1_AG
Right_Eyebrow_Tilt__AMUX EQU CYREG_PRT1_AMUX
Right_Eyebrow_Tilt__BIE EQU CYREG_PRT1_BIE
Right_Eyebrow_Tilt__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Right_Eyebrow_Tilt__BYP EQU CYREG_PRT1_BYP
Right_Eyebrow_Tilt__CTL EQU CYREG_PRT1_CTL
Right_Eyebrow_Tilt__DM0 EQU CYREG_PRT1_DM0
Right_Eyebrow_Tilt__DM1 EQU CYREG_PRT1_DM1
Right_Eyebrow_Tilt__DM2 EQU CYREG_PRT1_DM2
Right_Eyebrow_Tilt__DR EQU CYREG_PRT1_DR
Right_Eyebrow_Tilt__INP_DIS EQU CYREG_PRT1_INP_DIS
Right_Eyebrow_Tilt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Right_Eyebrow_Tilt__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Right_Eyebrow_Tilt__LCD_EN EQU CYREG_PRT1_LCD_EN
Right_Eyebrow_Tilt__MASK EQU 0x40
Right_Eyebrow_Tilt__PORT EQU 1
Right_Eyebrow_Tilt__PRT EQU CYREG_PRT1_PRT
Right_Eyebrow_Tilt__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Right_Eyebrow_Tilt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Right_Eyebrow_Tilt__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Right_Eyebrow_Tilt__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Right_Eyebrow_Tilt__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Right_Eyebrow_Tilt__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Right_Eyebrow_Tilt__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Right_Eyebrow_Tilt__PS EQU CYREG_PRT1_PS
Right_Eyebrow_Tilt__SHIFT EQU 6
Right_Eyebrow_Tilt__SLW EQU CYREG_PRT1_SLW

; Upper_Lips
Upper_Lips_Left__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Upper_Lips_Left__0__MASK EQU 0x02
Upper_Lips_Left__0__PC EQU CYREG_PRT3_PC1
Upper_Lips_Left__0__PORT EQU 3
Upper_Lips_Left__0__SHIFT EQU 1
Upper_Lips_Left__AG EQU CYREG_PRT3_AG
Upper_Lips_Left__AMUX EQU CYREG_PRT3_AMUX
Upper_Lips_Left__BIE EQU CYREG_PRT3_BIE
Upper_Lips_Left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Upper_Lips_Left__BYP EQU CYREG_PRT3_BYP
Upper_Lips_Left__CTL EQU CYREG_PRT3_CTL
Upper_Lips_Left__DM0 EQU CYREG_PRT3_DM0
Upper_Lips_Left__DM1 EQU CYREG_PRT3_DM1
Upper_Lips_Left__DM2 EQU CYREG_PRT3_DM2
Upper_Lips_Left__DR EQU CYREG_PRT3_DR
Upper_Lips_Left__INP_DIS EQU CYREG_PRT3_INP_DIS
Upper_Lips_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Upper_Lips_Left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Upper_Lips_Left__LCD_EN EQU CYREG_PRT3_LCD_EN
Upper_Lips_Left__MASK EQU 0x02
Upper_Lips_Left__PORT EQU 3
Upper_Lips_Left__PRT EQU CYREG_PRT3_PRT
Upper_Lips_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Upper_Lips_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Upper_Lips_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Upper_Lips_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Upper_Lips_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Upper_Lips_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Upper_Lips_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Upper_Lips_Left__PS EQU CYREG_PRT3_PS
Upper_Lips_Left__SHIFT EQU 1
Upper_Lips_Left__SLW EQU CYREG_PRT3_SLW
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Upper_Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Upper_Lips_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Upper_Lips_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Upper_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Upper_Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Upper_Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Upper_Lips_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Upper_Lips_PWMUDB_genblk8_stsreg__0__POS EQU 0
Upper_Lips_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Upper_Lips_PWMUDB_genblk8_stsreg__1__POS EQU 1
Upper_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Upper_Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Upper_Lips_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Upper_Lips_PWMUDB_genblk8_stsreg__2__POS EQU 2
Upper_Lips_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Upper_Lips_PWMUDB_genblk8_stsreg__3__POS EQU 3
Upper_Lips_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Upper_Lips_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Upper_Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Upper_Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Upper_Lips_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Upper_Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Upper_Lips_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Upper_Lips_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Upper_Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Upper_Lips_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Upper_Lips_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Upper_Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Upper_Lips_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Upper_Lips_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Upper_Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Upper_Lips_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Upper_Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Upper_Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Upper_Lips_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Upper_Lips_Right__0__MASK EQU 0x01
Upper_Lips_Right__0__PC EQU CYREG_PRT3_PC0
Upper_Lips_Right__0__PORT EQU 3
Upper_Lips_Right__0__SHIFT EQU 0
Upper_Lips_Right__AG EQU CYREG_PRT3_AG
Upper_Lips_Right__AMUX EQU CYREG_PRT3_AMUX
Upper_Lips_Right__BIE EQU CYREG_PRT3_BIE
Upper_Lips_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Upper_Lips_Right__BYP EQU CYREG_PRT3_BYP
Upper_Lips_Right__CTL EQU CYREG_PRT3_CTL
Upper_Lips_Right__DM0 EQU CYREG_PRT3_DM0
Upper_Lips_Right__DM1 EQU CYREG_PRT3_DM1
Upper_Lips_Right__DM2 EQU CYREG_PRT3_DM2
Upper_Lips_Right__DR EQU CYREG_PRT3_DR
Upper_Lips_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
Upper_Lips_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Upper_Lips_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Upper_Lips_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
Upper_Lips_Right__MASK EQU 0x01
Upper_Lips_Right__PORT EQU 3
Upper_Lips_Right__PRT EQU CYREG_PRT3_PRT
Upper_Lips_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Upper_Lips_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Upper_Lips_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Upper_Lips_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Upper_Lips_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Upper_Lips_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Upper_Lips_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Upper_Lips_Right__PS EQU CYREG_PRT3_PS
Upper_Lips_Right__SHIFT EQU 0
Upper_Lips_Right__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
