Classic Timing Analyzer report for KZQ
Thu Jan 04 00:54:23 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.639 ns   ; MOVC ; FBUS ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 11.639 ns       ; MOVC ; FBUS  ;
; N/A   ; None              ; 11.510 ns       ; Z    ; LDPC  ;
; N/A   ; None              ; 11.450 ns       ; SM   ; WE    ;
; N/A   ; None              ; 11.414 ns       ; JZ   ; LDPC  ;
; N/A   ; None              ; 11.317 ns       ; JZ   ; WE    ;
; N/A   ; None              ; 11.289 ns       ; C    ; INPC  ;
; N/A   ; None              ; 11.219 ns       ; JC   ; WE    ;
; N/A   ; None              ; 11.173 ns       ; JC   ; INPC  ;
; N/A   ; None              ; 11.160 ns       ; NOT1 ; M     ;
; N/A   ; None              ; 11.039 ns       ; C    ; LDPC  ;
; N/A   ; None              ; 10.939 ns       ; AND1 ; M     ;
; N/A   ; None              ; 10.909 ns       ; HALT ; WE    ;
; N/A   ; None              ; 10.879 ns       ; JC   ; LDPC  ;
; N/A   ; None              ; 10.850 ns       ; C    ; DL    ;
; N/A   ; None              ; 10.848 ns       ; NOP  ; WE    ;
; N/A   ; None              ; 10.833 ns       ; SM   ; CS    ;
; N/A   ; None              ; 10.765 ns       ; C    ; CS    ;
; N/A   ; None              ; 10.734 ns       ; SM   ; INPC  ;
; N/A   ; None              ; 10.693 ns       ; SHL  ; FBUS  ;
; N/A   ; None              ; 10.685 ns       ; JC   ; DL    ;
; N/A   ; None              ; 10.602 ns       ; JC   ; CS    ;
; N/A   ; None              ; 10.516 ns       ; Z    ; DL    ;
; N/A   ; None              ; 10.479 ns       ; OUT1 ; WE    ;
; N/A   ; None              ; 10.467 ns       ; Z    ; INPC  ;
; N/A   ; None              ; 10.460 ns       ; MOVA ; FBUS  ;
; N/A   ; None              ; 10.454 ns       ; NOT1 ; FBUS  ;
; N/A   ; None              ; 10.420 ns       ; JZ   ; DL    ;
; N/A   ; None              ; 10.395 ns       ; Z    ; CS    ;
; N/A   ; None              ; 10.373 ns       ; JZ   ; INPC  ;
; N/A   ; None              ; 10.299 ns       ; JZ   ; CS    ;
; N/A   ; None              ; 10.251 ns       ; SM   ; DL    ;
; N/A   ; None              ; 10.233 ns       ; AND1 ; FBUS  ;
; N/A   ; None              ; 10.216 ns       ; MOVC ; CS    ;
; N/A   ; None              ; 10.171 ns       ; SUB  ; FBUS  ;
; N/A   ; None              ; 9.997 ns        ; MOVC ; DL    ;
; N/A   ; None              ; 8.483 ns        ; SM   ; LDIR  ;
; N/A   ; None              ; 8.297 ns        ; SHL  ; FLBUS ;
; N/A   ; None              ; 7.319 ns        ; JMP  ; WE    ;
; N/A   ; None              ; 7.318 ns        ; MOVB ; FBUS  ;
; N/A   ; None              ; 6.976 ns        ; JMP  ; LDPC  ;
; N/A   ; None              ; 6.826 ns        ; ADD  ; FBUS  ;
; N/A   ; None              ; 6.781 ns        ; JMP  ; DL    ;
; N/A   ; None              ; 6.739 ns        ; SHR  ; FBUS  ;
; N/A   ; None              ; 6.735 ns        ; MOVB ; WE    ;
; N/A   ; None              ; 6.669 ns        ; JMP  ; CS    ;
; N/A   ; None              ; 5.885 ns        ; MOVB ; CS    ;
; N/A   ; None              ; 4.721 ns        ; MOVB ; XL    ;
; N/A   ; None              ; 4.299 ns        ; SHR  ; FRBUS ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 04 00:54:22 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MADD[0]$latch" is a latch
    Warning: Node "MADD[1]$latch" is a latch
Info: Longest tpd from source pin "MOVC" to destination pin "FBUS" is 11.639 ns
    Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_75; Fanout = 6; PIN Node = 'MOVC'
    Info: 2: + IC(5.201 ns) + CELL(0.438 ns) = 6.511 ns; Loc. = LCCOMB_X17_Y5_N0; Fanout = 1; COMB Node = 'FBUS~8'
    Info: 3: + IC(1.211 ns) + CELL(0.245 ns) = 7.967 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 1; COMB Node = 'FBUS~10'
    Info: 4: + IC(0.874 ns) + CELL(2.798 ns) = 11.639 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'FBUS'
    Info: Total cell delay = 4.353 ns ( 37.40 % )
    Info: Total interconnect delay = 7.286 ns ( 62.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 245 megabytes
    Info: Processing ended: Thu Jan 04 00:54:23 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


