// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
// Date        : Mon Feb  2 16:27:27 2026
// Host        : work-dev running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               d:/workspace/gittea-work/v2025/CYAN-FPGA/xdaq_top/source/hdl/csi2/ip/mipi_csi2_tx_subsys/bd_0/ip/ip_1/bd_26df_mipi_dphy_0_0_stub.v
// Design      : bd_26df_mipi_dphy_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tfgg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* C_CAL_MODE = "FIXED" *) (* C_DIV4_CLK_PERIOD = "20.000000" *) (* C_DPHY_LANES = "4" *) 
(* C_DPHY_MODE = "MASTER" *) (* C_EN_DEBUG_REGS = "0" *) (* C_EN_DEBUG_TX_CALIB = "0" *) 
(* C_EN_EXT_TAP = "0" *) (* C_EN_REG_IF = "1" *) (* C_EN_SSC = "0" *) 
(* C_EN_TIMEOUT_REGS = "0" *) (* C_ESC_CLK_PERIOD = "100.000000" *) (* C_ESC_TIMEOUT = "25600" *) 
(* C_EXAMPLE_SIMULATION = "true" *) (* C_HS_LINE_RATE = "400" *) (* C_HS_TIMEOUT = "65541" *) 
(* C_IDLY_TAP = "0" *) (* C_LPX_PERIOD = "50" *) (* C_RCVE_DESKEW_SEQ = "false" *) 
(* C_SKEWCAL_FIRST_TIME = "4096" *) (* C_SKEWCAL_PERIODIC_TIME = "128" *) (* C_STABLE_CLK_PERIOD = "5.000000" *) 
(* C_TXPLL_CLKIN_PERIOD = "8.000000" *) (* C_WAKEUP = "1100" *) (* C_XMIT_FIRST_DESKEW_SEQ = "false" *) 
(* C_XMIT_PERIODIC_DESKEW_SEQ = "false" *) (* DPHY_PRESET = "None" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* MTBF_SYNC_STAGES = "3" *) (* SUPPORT_LEVEL = "1" *) 
module bd_26df_mipi_dphy_0_0(core_clk, core_rst, txclkesc_out, txbyteclkhs, 
  oserdes_clkdiv_out, oserdes_clk_out, oserdes_clk90_out, cl_tst_clk_out, dl_tst_clk_out, 
  mmcm_lock_out, system_rst_out, init_done, cl_txclkactivehs, cl_txrequesths, cl_stopstate, 
  cl_enable, cl_txulpsclk, cl_txulpsexit, cl_ulpsactivenot, dl0_txdatahs, dl0_txrequesths, 
  dl0_txreadyhs, dl0_forcetxstopmode, dl0_stopstate, dl0_enable, dl0_txrequestesc, 
  dl0_txlpdtesc, dl0_txulpsexit, dl0_ulpsactivenot, dl0_txulpsesc, dl0_txtriggeresc, 
  dl0_txdataesc, dl0_txvalidesc, dl0_txreadyesc, dl1_txdatahs, dl1_txrequesths, 
  dl1_txreadyhs, dl1_forcetxstopmode, dl1_stopstate, dl1_enable, dl1_txrequestesc, 
  dl1_txlpdtesc, dl1_txulpsexit, dl1_ulpsactivenot, dl1_txulpsesc, dl1_txtriggeresc, 
  dl1_txdataesc, dl1_txvalidesc, dl1_txreadyesc, dl2_txdatahs, dl2_txrequesths, 
  dl2_txreadyhs, dl2_forcetxstopmode, dl2_stopstate, dl2_enable, dl2_txrequestesc, 
  dl2_txlpdtesc, dl2_txulpsexit, dl2_ulpsactivenot, dl2_txulpsesc, dl2_txtriggeresc, 
  dl2_txdataesc, dl2_txvalidesc, dl2_txreadyesc, dl3_txdatahs, dl3_txrequesths, 
  dl3_txreadyhs, dl3_forcetxstopmode, dl3_stopstate, dl3_enable, dl3_txrequestesc, 
  dl3_txlpdtesc, dl3_txulpsexit, dl3_ulpsactivenot, dl3_txulpsesc, dl3_txtriggeresc, 
  dl3_txdataesc, dl3_txvalidesc, dl3_txreadyesc, s_axi_aclk, s_axi_aresetn, s_axi_awaddr, 
  s_axi_awready, s_axi_awvalid, s_axi_araddr, s_axi_arready, s_axi_arvalid, s_axi_wdata, 
  s_axi_wstrb, s_axi_wready, s_axi_wvalid, s_axi_rdata, s_axi_rresp, s_axi_rready, 
  s_axi_rvalid, s_axi_bresp, s_axi_bready, s_axi_bvalid, clk_hs_txp, clk_hs_txn, data_hs_txp, 
  data_hs_txn, clk_lp_txp, clk_lp_txn, data_lp_txp, data_lp_txn)
/* synthesis syn_black_box black_box_pad_pin="core_rst,mmcm_lock_out,system_rst_out,init_done,cl_txclkactivehs,cl_txrequesths,cl_stopstate,cl_enable,cl_txulpsclk,cl_txulpsexit,cl_ulpsactivenot,dl0_txdatahs[7:0],dl0_txrequesths,dl0_txreadyhs,dl0_forcetxstopmode,dl0_stopstate,dl0_enable,dl0_txrequestesc,dl0_txlpdtesc,dl0_txulpsexit,dl0_ulpsactivenot,dl0_txulpsesc,dl0_txtriggeresc[3:0],dl0_txdataesc[7:0],dl0_txvalidesc,dl0_txreadyesc,dl1_txdatahs[7:0],dl1_txrequesths,dl1_txreadyhs,dl1_forcetxstopmode,dl1_stopstate,dl1_enable,dl1_txrequestesc,dl1_txlpdtesc,dl1_txulpsexit,dl1_ulpsactivenot,dl1_txulpsesc,dl1_txtriggeresc[3:0],dl1_txdataesc[7:0],dl1_txvalidesc,dl1_txreadyesc,dl2_txdatahs[7:0],dl2_txrequesths,dl2_txreadyhs,dl2_forcetxstopmode,dl2_stopstate,dl2_enable,dl2_txrequestesc,dl2_txlpdtesc,dl2_txulpsexit,dl2_ulpsactivenot,dl2_txulpsesc,dl2_txtriggeresc[3:0],dl2_txdataesc[7:0],dl2_txvalidesc,dl2_txreadyesc,dl3_txdatahs[7:0],dl3_txrequesths,dl3_txreadyhs,dl3_forcetxstopmode,dl3_stopstate,dl3_enable,dl3_txrequestesc,dl3_txlpdtesc,dl3_txulpsexit,dl3_ulpsactivenot,dl3_txulpsesc,dl3_txtriggeresc[3:0],dl3_txdataesc[7:0],dl3_txvalidesc,dl3_txreadyesc,s_axi_aresetn,s_axi_awaddr[6:0],s_axi_awready,s_axi_awvalid,s_axi_araddr[6:0],s_axi_arready,s_axi_arvalid,s_axi_wdata[31:0],s_axi_wstrb[3:0],s_axi_wready,s_axi_wvalid,s_axi_rdata[31:0],s_axi_rresp[1:0],s_axi_rready,s_axi_rvalid,s_axi_bresp[1:0],s_axi_bready,s_axi_bvalid,clk_hs_txp,clk_hs_txn,data_hs_txp[3:0],data_hs_txn[3:0],clk_lp_txp,clk_lp_txn,data_lp_txp[3:0],data_lp_txn[3:0]" */
/* synthesis syn_force_seq_prim="core_clk" */
/* synthesis syn_force_seq_prim="txclkesc_out" */
/* synthesis syn_force_seq_prim="txbyteclkhs" */
/* synthesis syn_force_seq_prim="oserdes_clkdiv_out" */
/* synthesis syn_force_seq_prim="oserdes_clk_out" */
/* synthesis syn_force_seq_prim="oserdes_clk90_out" */
/* synthesis syn_force_seq_prim="cl_tst_clk_out" */
/* synthesis syn_force_seq_prim="dl_tst_clk_out" */
/* synthesis syn_force_seq_prim="s_axi_aclk" */;
  input core_clk /* synthesis syn_isclock = 1 */;
  input core_rst;
  output txclkesc_out /* synthesis syn_isclock = 1 */;
  output txbyteclkhs /* synthesis syn_isclock = 1 */;
  output oserdes_clkdiv_out /* synthesis syn_isclock = 1 */;
  output oserdes_clk_out /* synthesis syn_isclock = 1 */;
  output oserdes_clk90_out /* synthesis syn_isclock = 1 */;
  output cl_tst_clk_out /* synthesis syn_isclock = 1 */;
  output dl_tst_clk_out /* synthesis syn_isclock = 1 */;
  output mmcm_lock_out;
  output system_rst_out;
  output init_done;
  output cl_txclkactivehs;
  input cl_txrequesths;
  output cl_stopstate;
  input cl_enable;
  input cl_txulpsclk;
  input cl_txulpsexit;
  output cl_ulpsactivenot;
  input [7:0]dl0_txdatahs;
  input dl0_txrequesths;
  output dl0_txreadyhs;
  input dl0_forcetxstopmode;
  output dl0_stopstate;
  input dl0_enable;
  input dl0_txrequestesc;
  input dl0_txlpdtesc;
  input dl0_txulpsexit;
  output dl0_ulpsactivenot;
  input dl0_txulpsesc;
  input [3:0]dl0_txtriggeresc;
  input [7:0]dl0_txdataesc;
  input dl0_txvalidesc;
  output dl0_txreadyesc;
  input [7:0]dl1_txdatahs;
  input dl1_txrequesths;
  output dl1_txreadyhs;
  input dl1_forcetxstopmode;
  output dl1_stopstate;
  input dl1_enable;
  input dl1_txrequestesc;
  input dl1_txlpdtesc;
  input dl1_txulpsexit;
  output dl1_ulpsactivenot;
  input dl1_txulpsesc;
  input [3:0]dl1_txtriggeresc;
  input [7:0]dl1_txdataesc;
  input dl1_txvalidesc;
  output dl1_txreadyesc;
  input [7:0]dl2_txdatahs;
  input dl2_txrequesths;
  output dl2_txreadyhs;
  input dl2_forcetxstopmode;
  output dl2_stopstate;
  input dl2_enable;
  input dl2_txrequestesc;
  input dl2_txlpdtesc;
  input dl2_txulpsexit;
  output dl2_ulpsactivenot;
  input dl2_txulpsesc;
  input [3:0]dl2_txtriggeresc;
  input [7:0]dl2_txdataesc;
  input dl2_txvalidesc;
  output dl2_txreadyesc;
  input [7:0]dl3_txdatahs;
  input dl3_txrequesths;
  output dl3_txreadyhs;
  input dl3_forcetxstopmode;
  output dl3_stopstate;
  input dl3_enable;
  input dl3_txrequestesc;
  input dl3_txlpdtesc;
  input dl3_txulpsexit;
  output dl3_ulpsactivenot;
  input dl3_txulpsesc;
  input [3:0]dl3_txtriggeresc;
  input [7:0]dl3_txdataesc;
  input dl3_txvalidesc;
  output dl3_txreadyesc;
  input s_axi_aclk /* synthesis syn_isclock = 1 */;
  input s_axi_aresetn;
  input [6:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input [6:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output s_axi_rvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  output s_axi_bvalid;
  output clk_hs_txp;
  output clk_hs_txn;
  output [3:0]data_hs_txp;
  output [3:0]data_hs_txn;
  output clk_lp_txp;
  output clk_lp_txn;
  output [3:0]data_lp_txp;
  output [3:0]data_lp_txn;
endmodule
