THIS PROJECT IMPLEMENT A MODULE IN VERILOG THAT COMPUTE THE LOG VALUE OF RF SIGNAL using luts whose values are calculated in python:
->INPUT - clk , valid_in , [31:0] power

->OUTPUT -[31:0] dbm_value , valid_out

resources :
http://dspguru.com/dsp/tricks/quick-a...
https://www.youtube.com/watch?v=yZW6kDNSre0&t=454s
