#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 24 23:45:19 2025
# Process ID: 19244
# Current directory: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4048 C:\Users\Usuario\Desktop\modificaciones\digital-2-lab\project\processor_hw\processor_hw.xpr
# Log file: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/vivado.log
# Journal file: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw\vivado.jou
# Running On: DESKTOP-Q4LM6HA, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 12670 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/processor_hw' since last save.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2979.016 ; gain = 452.742
update_compile_order -fileset sources_1
save_project_as modificacion C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion -force
WARNING: [IP_Flow 19-3571] IP 'zynq_ejemplo_motores_0_3' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-3571] IP 'zynq_ejemplo_motores_0_3' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clkin' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clkin' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clockdiv:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/clockdiv' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/clockdiv
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clockdiv:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/clockdiv' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/clockdiv
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:motores:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/motores' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/motores
save_project_as: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.320 ; gain = 1.305
open_bd_design {C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/zynq_ejemplo.bd}
Reading block design file <C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/zynq_ejemplo.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_alerta_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:module_ref:motores:1.0 - motores_0
Adding component instance block -- xilinx.com:module_ref:clockdiv:1.0 - clockdiv_0
Successfully read diagram <zynq_ejemplo> from block design file <C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/zynq_ejemplo.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3008.227 ; gain = 3.316
set_property name xlslice_huella_valida [get_bd_cells xlslice_2]
set_property name motor [get_bd_cells motores_0]
update_module_reference zynq_ejemplo_motores_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clockdiv:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/clockdiv' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/clockdiv
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:motores:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/motores' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/motores
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clockdiv:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/clockdiv' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/clockdiv
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:motores:1.0'. The one found in IP location 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/processor_hw/processor_hw.gen/sources_1/bd/mref/motores' will take precedence over the same IP in location c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/mref/motores
Upgrading 'C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/zynq_ejemplo.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'zynq_ejemplo_motores_0_3'. Sub-design: 'C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/ip/zynq_ejemplo_motores_0_3/zynq_ejemplo_motores_0_3.xci'.
INFO: [IP_Flow 19-3420] Updated zynq_ejemplo_motores_0_3 to use current project options
Wrote  : <C:\Users\Usuario\Desktop\modificaciones\digital-2-lab\project\modificacion\modificacion.srcs\sources_1\bd\zynq_ejemplo\zynq_ejemplo.bd> 
Wrote  : <C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/ui/bd_4556d0c9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/utils_1/imports/synth_1/zynq_ejemplo_wrapper.dcp with file C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.runs/synth_1/zynq_ejemplo_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\Users\Usuario\Desktop\modificaciones\digital-2-lab\project\modificacion\modificacion.srcs\sources_1\bd\zynq_ejemplo\zynq_ejemplo.bd> 
Wrote  : <C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.srcs/sources_1/bd/zynq_ejemplo/ui/bd_4556d0c9.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/synth/zynq_ejemplo.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/sim/zynq_ejemplo.v
Verilog Output written to : c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/hdl/zynq_ejemplo_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/ip/zynq_ejemplo_auto_pc_1/zynq_ejemplo_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/ip/zynq_ejemplo_auto_pc_0/zynq_ejemplo_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/hw_handoff/zynq_ejemplo.hwh
Generated Hardware Definition File c:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.gen/sources_1/bd/zynq_ejemplo/synth/zynq_ejemplo.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_ejemplo_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_ejemplo_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_ejemplo_motores_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_ejemplo_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_ejemplo_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_ejemplo_motores_0_3
[Thu Jul 24 23:51:57 2025] Launched zynq_ejemplo_auto_pc_1_synth_1, zynq_ejemplo_auto_pc_0_synth_1, zynq_ejemplo_motores_0_3_synth_1, synth_1...
Run output will be captured here:
zynq_ejemplo_auto_pc_1_synth_1: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.runs/zynq_ejemplo_auto_pc_1_synth_1/runme.log
zynq_ejemplo_auto_pc_0_synth_1: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.runs/zynq_ejemplo_auto_pc_0_synth_1/runme.log
zynq_ejemplo_motores_0_3_synth_1: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.runs/zynq_ejemplo_motores_0_3_synth_1/runme.log
synth_1: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.runs/synth_1/runme.log
[Thu Jul 24 23:51:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/modificacion.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3319.711 ; gain = 276.070
write_hw_platform -fixed -include_bit -force -file C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/zynq_ejemplo_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/zynq_ejemplo_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Usuario/Desktop/modificaciones/digital-2-lab/project/modificacion/zynq_ejemplo_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/2023.1/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3511.078 ; gain = 191.367
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 00:04:30 2025...
