digraph "CFG for '_Z38convolution1d_notile_noconstant_kernelPiS_' function" {
	label="CFG for '_Z38convolution1d_notile_noconstant_kernelPiS_' function";

	Node0x47be860 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = add i32 %11, -1\l  %13 = icmp ult i32 %12, 32\l  br i1 %13, label %14, label %21\l|{<s0>T|<s1>F}}"];
	Node0x47be860:s0 -> Node0x47c0200;
	Node0x47be860:s1 -> Node0x47c0290;
	Node0x47c0200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = zext i32 %12 to i64\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %15\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %18 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 0), align 1, !tbaa !11\l  %19 = sext i8 %18 to i32\l  %20 = mul nsw i32 %17, %19\l  br label %21\l}"];
	Node0x47c0200 -> Node0x47c0290;
	Node0x47c0290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%21:\l21:                                               \l  %22 = phi i32 [ %20, %14 ], [ 0, %2 ]\l  %23 = icmp ult i32 %11, 32\l  br i1 %23, label %24, label %32\l|{<s0>T|<s1>F}}"];
	Node0x47c0290:s0 -> Node0x47c12d0;
	Node0x47c0290:s1 -> Node0x47c1320;
	Node0x47c12d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = zext i32 %11 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %28 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 1), align 1, !tbaa !11\l  %29 = sext i8 %28 to i32\l  %30 = mul nsw i32 %27, %29\l  %31 = add nsw i32 %30, %22\l  br label %32\l}"];
	Node0x47c12d0 -> Node0x47c1320;
	Node0x47c1320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  %33 = phi i32 [ %31, %24 ], [ %22, %21 ]\l  %34 = add i32 %11, 1\l  %35 = icmp ult i32 %34, 32\l  br i1 %35, label %36, label %44\l|{<s0>T|<s1>F}}"];
	Node0x47c1320:s0 -> Node0x47c2830;
	Node0x47c1320:s1 -> Node0x47c2880;
	Node0x47c2830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%36:\l36:                                               \l  %37 = zext i32 %34 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %37\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %40 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 2), align 1, !tbaa !11\l  %41 = sext i8 %40 to i32\l  %42 = mul nsw i32 %39, %41\l  %43 = add nsw i32 %42, %33\l  br label %44\l}"];
	Node0x47c2830 -> Node0x47c2880;
	Node0x47c2880 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  %45 = phi i32 [ %43, %36 ], [ %33, %32 ]\l  %46 = zext i32 %11 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %46\l  store i32 %45, i32 addrspace(1)* %47, align 4, !tbaa !7\l  ret void\l}"];
}
