v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
P 4 1 1850 -550 {}
N 1810 -790 1810 -720 {lab=Vdac}
N 1810 -790 2030 -790 {lab=Vdac}
N 670 -790 670 -720 {lab=Vdac}
N 1000 -790 1000 -720 {lab=Vdac}
N 1250 -790 1250 -720 {lab=Vdac}
N 1530 -790 1530 -720 {lab=Vdac}
N 2030 -660 2030 -340 {lab=avss}
N 1810 -660 1810 -590 {lab=#net1}
N 1530 -660 1530 -590 {lab=#net2}
N 1250 -660 1250 -590 {lab=#net3}
N 1000 -660 1000 -590 {lab=#net4}
N 670 -660 670 -590 {lab=#net5}
N 390 -790 390 -720 {lab=Vdac}
N 2030 -790 2030 -720 {lab=Vdac}
N 390 -660 390 -590 {lab=#net6}
N 2030 -790 2160 -790 {lab=Vdac}
N 390 -790 670 -790 {lab=Vdac}
N 1530 -790 1810 -790 {lab=Vdac}
N 350 -590 390 -590 {lab=#net6}
N 350 -590 350 -490 {lab=#net6}
N 640 -590 640 -490 {lab=#net5}
N 640 -590 670 -590 {lab=#net5}
N 960 -590 960 -490 {lab=#net4}
N 960 -590 1000 -590 {lab=#net4}
N 1210 -590 1210 -490 {lab=#net3}
N 1210 -590 1250 -590 {lab=#net3}
N 1450 -590 1450 -500 {lab=#net2}
N 1450 -590 1530 -590 {lab=#net2}
N 1720 -590 1720 -500 {lab=#net1}
N 1720 -590 1810 -590 {lab=#net1}
N 230 -760 330 -760 {lab=avdd}
N 230 -720 330 -720 {lab=avss}
N 350 -370 350 -320 {lab=Vref}
N 300 -520 300 -490 {lab=avdd}
N 180 -430 230 -430 {lab=cdbit6}
N 590 -520 590 -490 {lab=avdd}
N 590 -520 910 -520 {lab=avdd}
N 910 -520 910 -490 {lab=avdd}
N 910 -520 1160 -520 {lab=avdd}
N 1160 -520 1160 -490 {lab=avdd}
N 1160 -520 1400 -520 {lab=avdd}
N 1400 -520 1400 -500 {lab=avdd}
N 1400 -520 1670 -520 {lab=avdd}
N 1670 -520 1670 -500 {lab=avdd}
N 590 -370 590 -340 {lab=avss}
N 590 -340 910 -340 {lab=avss}
N 910 -370 910 -340 {lab=avss}
N 910 -340 1160 -340 {lab=avss}
N 1160 -370 1160 -340 {lab=avss}
N 1160 -340 1400 -340 {lab=avss}
N 1400 -380 1400 -340 {lab=avss}
N 1400 -340 1670 -340 {lab=avss}
N 1670 -380 1670 -340 {lab=avss}
N 640 -370 640 -320 {lab=Vref}
N 960 -370 960 -320 {lab=Vref}
N 1210 -370 1210 -320 {lab=Vref}
N 1450 -380 1450 -320 {lab=Vref}
N 1720 -380 1720 -320 {lab=Vref}
N 460 -430 520 -430 {lab=cdbit5}
N 300 -340 590 -340 {lab=avss}
N 300 -520 590 -520 {lab=avdd}
N 300 -370 300 -340 {lab=avss}
N 1720 -320 1940 -320 {lab=Vref}
N 460 -430 460 -300 {lab=cdbit5}
N 790 -430 790 -290 {lab=cdbit4}
N 790 -430 840 -430 {lab=cdbit4}
N 1060 -430 1060 -300 {lab=cdbit3}
N 1060 -430 1090 -430 {lab=cdbit3}
N 1300 -440 1300 -290 {lab=cdbit2}
N 1300 -440 1330 -440 {lab=cdbit2}
N 1580 -440 1580 -290 {lab=cdbit1}
N 1580 -440 1600 -440 {lab=cdbit1}
N 110 -320 180 -320 {lab=cdbit6}
N 730 -290 790 -290 {lab=cdbit4}
N 1000 -300 1060 -300 {lab=cdbit3}
N 1240 -290 1300 -290 {lab=cdbit2}
N 1520 -290 1580 -290 {lab=cdbit1}
N 400 -300 460 -300 {lab=cdbit5}
N 1670 -340 2030 -340 {lab=avss}
N 180 -430 180 -320 {lab=cdbit6}
N 670 -790 1000 -790 {lab=Vdac}
N 1000 -790 1250 -790 {lab=Vdac}
N 1250 -790 1530 -790 {lab=Vdac}
N 300 -320 350 -320 {lab=Vref}
N 350 -320 640 -320 {lab=Vref}
N 640 -320 960 -320 {lab=Vref}
N 960 -320 1210 -320 {lab=Vref}
N 1210 -320 1450 -320 {lab=Vref}
N 1450 -320 1720 -320 {lab=Vref}
N 300 -550 300 -520 {lab=avdd}
N 250 -340 300 -340 {lab=avss}
C {symbols/cap_mim_1f0fF.sym} 1530 -690 0 0 {name=C3
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=4}
C {symbols/cap_mim_1f0fF.sym} 1250 -690 0 0 {name=C4
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=8}
C {symbols/cap_mim_1f0fF.sym} 1000 -690 0 0 {name=C5
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=16}
C {symbols/cap_mim_1f0fF.sym} 670 -690 0 0 {name=C6
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=32}
C {symbols/cap_mim_1f0fF.sym} 390 -690 0 0 {name=C7
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=64}
C {iopin.sym} 1940 -320 0 0 {name=p1 lab=Vref}
C {iopin.sym} 2160 -790 0 0 {name=p8 lab=Vdac}
C {iopin.sym} 230 -760 2 0 {name=p9 lab=avdd}
C {iopin.sym} 230 -720 2 0 {name=p10 lab=avss}
C {lab_wire.sym} 320 -760 0 0 {name=p13 sig_type=std_logic lab=avdd}
C {lab_wire.sym} 310 -720 0 0 {name=p14 sig_type=std_logic lab=avss}
C {lab_wire.sym} 300 -520 0 0 {name=p15 sig_type=std_logic lab=avdd}
C {lab_wire.sym} 300 -340 0 0 {name=p16 sig_type=std_logic lab=avss}
C {symbols/cap_mim_analog.sym} 2030 -690 0 0 {name=C1
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=2}
C {symbols/cap_mim_analog.sym} 1810 -690 0 0 {name=C2
W=10e-6
L=10e-6
model=cap_mim_2f0_m3m4_noshield
spiceprefix=X
m=2}
C {iopin.sym} 110 -320 2 0 {name=p11 lab=cdbit6}
C {iopin.sym} 400 -300 2 0 {name=p12 lab=cdbit5}
C {iopin.sym} 730 -290 2 0 {name=p17 lab=cdbit4}
C {iopin.sym} 1000 -300 2 0 {name=p18 lab=cdbit3}
C {iopin.sym} 1240 -290 2 0 {name=p19 lab=cdbit2}
C {iopin.sym} 1520 -290 2 0 {name=p20 lab=cdbit1}
C {libs/WK_Kadam/c_dac1_switch.sym} 320 -430 0 0 {name=x1v \{xschem version=3.4.7 file_version=1.2\}
G \{\}
K \{type=subcircuit
format="@name @pinlist @symname"
template="name=x1"
\}
V \{\}
S \{\}
E \{\}
L 4 -60 0 20 0 \{\}
L 4 30 -30 30 -10 \{\}
L 4 30 -10 50 0 \{\}
L 7 -20 -60 -20 -40 \{\}
L 7 -20 40 -20 60 \{\}
L 7 30 -60 30 -40 \{\}
L 7 -90 0 -70 0 \{\}
L 7 30 40 30 60 \{\}
B 4 -70 -40 70 40 \{fill=no\}
B 5 -22.5 -62.5 -17.5 -57.5 \{name=sw_Vref dir=inout\}
B 5 -22.5 57.5 -17.5 62.5 \{name=avss dir=inout\}
B 5 27.5 -62.5 32.5 -57.5 \{name=sw_vout dir=inout\}
B 5 -92.5 -2.5 -87.5 2.5 \{name=sw_bit dir=inout\}
B 5 27.5 57.5 32.5 62.5 \{name=sw_Vref dir=inout\}
P 4 1 140 -30 \{\}
T \{@symname\} -66.5 14 0 0 0.3 0.3 \{\}
T \{@name\} -65 -32 0 0 0.2 0.2 \{\}
T \{avdd\} -14 -65 3 1 0.2 0.2 \{\}
T \{avss\} -26 65 1 1 0.2 0.2 \{\}
T \{sw_vout\} 36 -85 3 1 0.2 0.2 \{\}
T \{sw_bit\} -75 6 0 1 0.2 0.2 \{\}
T \{sw_Vref\} 6 45 3 1 0.2 0.2 \{\}
}
C {libs/WK_Kadam/c_dac1_switch.sym} 610 -430 0 0 {name=x2
\{name=sw_Vref}
C {libs/WK_Kadam/c_dac1_switch.sym} 930 -430 0 0 {name=x1
\{name=sw_Vref}
C {libs/WK_Kadam/c_dac1_switch.sym} 1180 -430 0 0 {name=x3
\{name=sw_Vref}
C {libs/WK_Kadam/c_dac1_switch.sym} 1420 -440 0 0 {name=x4
\{name=sw_Vref}
C {libs/WK_Kadam/c_dac1_switch.sym} 1690 -440 0 0 {name=x5
\{name=sw_Vref}
