	.file	"kf32a_basic_cfgl.c"
	.stabs	"/cygdrive/d/zzc/project/pro_2021/pro_12/FYGJ-AK-211230/code/ART_BOOT/Debug/",100,0,2,.Ltext0
	.stabs	"../system/src/kf32a_basic_cfgl.c",100,0,2,.Ltext0
	.text
.Ltext0:
	.stabs	"gcc2_compiled.",60,0,0,0
	.stabs	"int:t(0,1)=r(0,1);-2147483648;2147483647;",128,0,0,0
	.stabs	"char:t(0,2)=@s8;r(0,2);0;255;",128,0,0,0
	.stabs	"long int:t(0,3)=r(0,3);-2147483648;2147483647;",128,0,0,0
	.stabs	"unsigned int:t(0,4)=r(0,4);0;037777777777;",128,0,0,0
	.stabs	"long unsigned int:t(0,5)=r(0,5);0;037777777777;",128,0,0,0
	.stabs	"long long int:t(0,6)=@s64;r(0,6);01000000000000000000000;0777777777777777777777;",128,0,0,0
	.stabs	"long long unsigned int:t(0,7)=@s64;r(0,7);0;01777777777777777777777;",128,0,0,0
	.stabs	"short int:t(0,8)=@s16;r(0,8);-32768;32767;",128,0,0,0
	.stabs	"short unsigned int:t(0,9)=@s16;r(0,9);0;65535;",128,0,0,0
	.stabs	"signed char:t(0,10)=@s8;r(0,10);-128;127;",128,0,0,0
	.stabs	"unsigned char:t(0,11)=@s8;r(0,11);0;255;",128,0,0,0
	.stabs	"float:t(0,12)=r(0,1);4;0;",128,0,0,0
	.stabs	"double:t(0,13)=r(0,1);8;0;",128,0,0,0
	.stabs	"long double:t(0,14)=r(0,1);8;0;",128,0,0,0
	.stabs	"void:t(0,15)=(0,15)",128,0,0,0
	.stabs	"D:/zzc/project/pro_2021/pro_12/FYGJ-AK-211230/code/ART_BOOT/system/inc/kf32a_basic_cfgl.h",130,0,0,0
	.stabs	"D:/zzc/project/pro_2021/pro_12/FYGJ-AK-211230/code/ART_BOOT/system/inc/KF32A_BASIC.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stdint.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stddef.h",130,0,0,0
	.stabs	"ptrdiff_t:t(4,1)=(0,1)",128,0,24,0
	.stabs	"size_t:t(4,2)=(0,4)",128,0,30,0
	.stabs	"wchar_t:t(4,3)=(0,9)",128,0,35,0
	.stabn	162,0,0,0
	.stabs	"int8_t:t(3,1)=(0,10)",128,0,21,0
	.stabs	"uint8_t:t(3,2)=(0,11)",128,0,22,0
	.stabs	"int16_t:t(3,3)=(0,8)",128,0,23,0
	.stabs	"uint16_t:t(3,4)=(0,9)",128,0,24,0
	.stabs	"int32_t:t(3,5)=(0,1)",128,0,25,0
	.stabs	"uint32_t:t(3,6)=(0,4)",128,0,26,0
	.stabs	"int64_t:t(3,7)=(0,6)",128,0,27,0
	.stabs	"uint64_t:t(3,8)=(0,7)",128,0,28,0
	.stabs	"int_least8_t:t(3,9)=(0,10)",128,0,31,0
	.stabs	"uint_least8_t:t(3,10)=(0,11)",128,0,32,0
	.stabs	"int_least16_t:t(3,11)=(0,8)",128,0,33,0
	.stabs	"uint_least16_t:t(3,12)=(0,9)",128,0,34,0
	.stabs	"int_least32_t:t(3,13)=(0,1)",128,0,35,0
	.stabs	"uint_least32_t:t(3,14)=(0,4)",128,0,36,0
	.stabs	"int_least64_t:t(3,15)=(0,6)",128,0,37,0
	.stabs	"uint_least64_t:t(3,16)=(0,7)",128,0,38,0
	.stabs	"int_fast8_t:t(3,17)=(0,2)",128,0,44,0
	.stabs	"uint_fast8_t:t(3,18)=(0,11)",128,0,45,0
	.stabs	"int_fast16_t:t(3,19)=(0,8)",128,0,46,0
	.stabs	"uint_fast16_t:t(3,20)=(0,9)",128,0,47,0
	.stabs	"int_fast32_t:t(3,21)=(0,1)",128,0,48,0
	.stabs	"uint_fast32_t:t(3,22)=(0,4)",128,0,49,0
	.stabs	"int_fast64_t:t(3,23)=(0,6)",128,0,50,0
	.stabs	"uint_fast64_t:t(3,24)=(0,7)",128,0,51,0
	.stabs	"intptr_t:t(3,25)=(0,1)",128,0,60,0
	.stabs	"uintptr_t:t(3,26)=(0,4)",128,0,69,0
	.stabs	"intmax_t:t(3,27)=(0,6)",128,0,74,0
	.stabs	"uintmax_t:t(3,28)=(0,7)",128,0,75,0
	.stabn	162,0,0,0
	.stabs	" :T(2,1)=eFALSE:0,TRUE:1,;",128,0,0,0
	.stabs	"FunctionalState:t(2,2)=(2,1)",128,0,40,0
	.stabs	" :T(2,3)=eRESET:0,SET:1,;",128,0,0,0
	.stabs	"FlagStatus:t(2,4)=(2,3)",128,0,48,0
	.stabs	"INTStatus:t(2,5)=(2,3)",128,0,48,0
	.stabs	" :T(2,6)=eFAILURE:0,SUCCESS:1,;",128,0,0,0
	.stabs	"RetStatus:t(2,7)=(2,6)",128,0,55,0
	.stabs	" :T(2,8)=eDISABLE:0,ENABLE:1,;",128,0,0,0
	.stabs	"AbleStatus:t(2,9)=(2,8)",128,0,62,0
	.stabs	" :T(2,10)=eINT_Initial_SP:0,INT_Reset:1,INT_NMI:2,INT_HardFault:3,INT_Reserved4:4,INT_StackFault:5,INT_AriFault:6,INT_Reserved7:7,INT_Reserved8:8,INT_Reserved9:9,INT_Reserved10:10,INT_SVCAll:11,INT_Reserved12:12,INT_Reserved13:13,INT_SoftSV:14,INT_SysTick:15,INT_WWDT:16,INT_EINT16:17,INT_EINT0:18,INT_EINT1:19,INT_EINT2:20,INT_EINT3:21,INT_EINT4:22,INT_EINT9TO5:23,INT_EINT15TO10:24,INT_T1:25,INT_T3:26,INT_T5:27,INT_T6:28,INT_QEI:29,INT_T7:29,INT_T8:29,INT_CAN2:30,INT_CAN3:31,INT_CAN4:32,INT_T14:33,INT_T15:34,INT_CAN5:35,INT_EXIC:36,INT_ADC0:37,INT_ADC1:38,INT_CFGL:39,INT_LCD:40,INT_T0:41,INT_DMA0:42,INT_CMP:43,INT_USART0:44,INT_USART1:45,INT_SPI0:46,INT_SPI1:47,INT_DMA1:48,INT_EINT19TO17:49,INT_CAN0:50,INT_CAN1:51,INT_T9:52,INT_T10:53,INT_EINT21TO20:54,INT_EINT31TO22:55,INT_OSC:56,INT_CLK:56,INT_I2C0:57,INT_I2C1:58,INT_I2C2:59,INT_USB:60,INT_T2:61,INT_T4:62,INT_CTOUCH:63,INT_USART2:64,INT_USART3:65,INT_USART4:66,INT_SPI2:67,INT_SPI3:68,INT_ADC2:69,INT_T18:70,INT_T19:71,INT_T22:72,INT_T23:72,INT_WKP0:73,INT_WKP1:73,INT_WKP2:73,INT_WKP3:73,INT_WKP4:73,INT_T20:74,INT_T21:75,INT_I2C3:76,INT_USART5:77,INT_USART6:78,INT_USART7:79,;",128,0,0,0
	.stabs	"InterruptIndex:t(2,11)=(2,10)",128,0,158,0
	.stabs	"GPIO_MemMap:T(2,12)=s52PIR:(2,13)=k(2,14)=B(3,6),0,32;POR:(2,14),32,32;PUR:(2,14),64,32;PDR:(2,14),96,32;PODR:(2,14),128,32;PMOD:(2,14),160,32;OMOD:(2,14),192,32;LOCK:(2,14),224,32;RMP:(2,15)=ar(2,16)=r(2,16);0;037777777777;;0;1;(2,14),256,64;RESERVED:(3,6),320,32;CTMDCTL:(2,15),352,64;;",128,0,0,0
	.stabs	"GPIO_SFRmap:t(2,17)=(2,12)",128,0,183,0
	.stabs	"OSC_MemMap:T(2,18)=s24CTL0:(2,14),0,32;CTL1:(2,14),32,32;INT:(2,14),64,32;CTL2:(2,14),96,32;HFOSCCAL0:(2,14),128,32;HFOSCCAL1:(2,14),160,32;;",128,0,0,0
	.stabs	"OSC_SFRmap:t(2,19)=(2,18)",128,0,1134,0
	.stabs	"PLL_MemMap:T(2,20)=s4CTL:(2,14),0,32;;",128,0,0,0
	.stabs	"PLL_SFRmap:t(2,21)=(2,20)",128,0,1139,0
	.stabs	"INT_MemMap:T(2,22)=s160CTL0:(2,14),0,32;EIE0:(2,14),32,32;RESERVED1:(3,6),64,32;EIE1:(2,14),96,32;RESERVED2:(3,6),128,32;EIE2:(2,14),160,32;RESERVED3:(3,6),192,32;EIF0:(2,14),224,32;RESERVED4:(3,6),256,32;EIF1:(2,14),288,32;RESERVED5:(3,6),320,32;EIF2:(2,14),352,32;RESERVED6:(3,6),384,32;IP0:(2,14),416,32;IP1:(2,14),448,32;IP2:(2,14),480,32;IP3:(2,14),512,32;IP4:(2,14),544,32;IP5:(2,14),576,32;IP6:(2,14),608,32;IP7:(2,14),640,32;IP8:(2,14),672,32;IP9:(2,14),704,32;IP10:(2,14),736,32;IP11:(2,14),768,32;IP12:(2,14),800,32;IP13:(2,14),832,32;IP14:(2,14),864,32;IP15:(2,14),896,32;IP16:(2,14),928,32;IP17:(2,14),960,32;IP18:(2,14),992,32;EINTMASK:(2,14),1024,32;EINTRISE:(2,14),1056,32;EINTFALL:(2,14),1088,32;EINTF:(2,14),1120,32;RESERVED7:(3,6),1152,32;EINTSS0:(2,14),1184,32;EINTSS1:(2,14),1216,32;CTL1:(2,14),1248,32;;",128,0,0,0
	.stabs	"INT_SFRmap:t(2,23)=(2,22)",128,0,1491,0
	.stabs	"SYSCTL_MemMap:T(2,24)=s28PSW:(2,14),0,32;MCTL:(2,14),32,32;ARCTL:(2,14),64,32;VECTOFF:(2,14),96,32;RESEVRVE1:(3,6),128,32;RAMSPA:(2,14),160,32;MEMCTL:(2,14),192,32;;",128,0,0,0
	.stabs	"SYSCTL_SFRmap:t(2,25)=(2,24)",128,0,3325,0
	.stabs	"ADC_MemMap:T(2,26)=s88CTL0:(2,14),0,32;CTL1:(2,14),32,32;SCANSQ0:(2,14),64,32;SCANSQ1:(2,14),96,32;SCANSQ2:(2,14),128,32;HSCANSQ:(2,14),160,32;WDH:(2,14),192,32;WDL:(2,14),224,32;DATA:(2,13),256,32;HPDATA0:(2,13),288,32;HPDATA1:(2,13),320,32;HPDATA2:(2,13),352,32;HPDATA3:(2,13),384,32;HPOFF0:(2,14),416,32;HPOFF1:(2,14),448,32;HPOFF2:(2,14),480,32;HPOFF3:(2,14),512,32;SCANSQ3:(2,14),544,32;RESERVED:(2,27)=ar(2,16);0;1;(3,6),576,64;STATE:(2,14),640,32;DELAY:(2,14),672,32;;",128,0,0,0
	.stabs	"ADC_SFRmap:t(2,28)=(2,26)",128,0,3428,0
	.stabs	"ADC_Delay_MemMap:T(2,29)=s4DELAY:(2,14),0,32;;",128,0,0,0
	.stabs	"ADC_DELAY_SFRmap:t(2,30)=(2,29)",128,0,3433,0
	.stabs	"DMA_MemMap:T(2,31)=s200:(2,32)=u28:(2,33)=s28CTLR1:(2,14),0,32;CTLR2:(2,14),32,32;CTLR3:(2,14),64,32;CTLR4:(2,14),96,32;CTLR5:(2,14),128,32;CTLR6:(2,14),160,32;CTLR7:(2,14),192,32;;,0,224;CTLR:(2,34)=ar(2,16);0;6;(2,14),0,224;;,0,224;RESERVED1:(3,6),224,32;:(2,35)=u28:(2,36)=s28PADDR1:(2,14),0,32;PADDR2:(2,14),32,32;PADDR3:(2,14),64,32;PADDR4:(2,14),96,32;PADDR5:(2,14),128,32;PADDR6:(2,14),160,32;PADDR7:(2,14),192,32;;,0,224;PADDR:(2,34),0,224;;,256,224;RESERVED2:(3,6),480,32;:(2,37)=u28:(2,38)=s28MADDR1:(2,14),0,32;MADDR2:(2,14),32,32;MADDR3:(2,14),64,32;MADDR4:(2,14),96,32;MADDR5:(2,14),128,32;MADDR6:(2,14),160,32;MADDR7:(2,14),192,32;;,0,224;MADDR:(2,34),0,224;;,512,224;RESERVED3:(3,6),736,32;:(2,39)=u28:(2,40)=s28CPAR1:(2,13),0,32;CPAR2:(2,13),32,32;CPAR3:(2,13),64,32;CPAR4:(2,13),96,32;CPAR5:(2,13),128,32;CPAR6:(2,13),160,32;CPAR7:(2,13),192,32;;,0,224;CPAR:(2,41)=ar(2,16);0;6;(2,13),0,224;;,768,224;RESERVED4:(3,6),992,32;:(2,42)=u28:(2,43)=s28CMAR1:(2,13),0,32;CMAR2:(2,13),32,32;CMAR3:(2,13),64,32;CMAR4:(2,13),96,32;CMAR5:(2,13),128,32;CMAR6:(2,13),160,32;CMAR7:(2,13),192,32;;,0,224;CMAR:(2,41),0,224;;,1024,224;RESERVED5:(3,6),1248,32;:(2,44)=u28:(2,45)=s28NCT1:(2,13),0,32;NCT2:(2,13),32,32;NCT3:(2,13),64,32;NCT4:(2,13),96,32;NCT5:(2,13),128,32;NCT6:(2,13),160,32;NCT7:(2,13),192,32;;,0,224;NCT:(2,41),0,224;;,1280,224;RESERVED6:(3,6),1504,32;LIFR:(2,14),1536,32;LIER:(2,14),1568,32;;",128,0,0,0
	.stabs	"DMA_SFRmap:t(2,46)=(2,31)",128,0,4153,0
	.stabs	"SYSTICK_MemMap:T(2,47)=s16CTL:(2,14),0,32;RELOAD:(2,14),32,32;CV:(2,14),64,32;CALI:(2,14),96,32;;",128,0,0,0
	.stabs	"SYSTICK_SFRmap:t(2,48)=(2,47)",128,0,4726,0
	.stabs	"BTIM_MemMap:T(2,49)=s32CNT:(2,14),0,32;CTL1:(2,14),32,32;CTL2:(2,14),64,32;PRSC:(2,14),96,32;PPX:(2,14),128,32;DIER:(2,14),160,32;SR:(2,13),192,32;SRIC:(2,14),224,32;;",128,0,0,0
	.stabs	"BTIM_SFRmap:t(2,50)=(2,49)",128,0,4784,0
	.stabs	"GPTIM_MemMap:T(2,51)=s96CNT:(2,14),0,32;CTL1:(2,14),32,32;CTL2:(2,14),64,32;PRSC:(2,14),96,32;PPX:(2,14),128,32;UDTIM:(2,14),160,32;RESERVED1:(2,27),192,64;CCPXC1:(2,13),256,32;CCPXC2:(2,13),288,32;CCPXC3:(2,13),320,32;CCPXC4:(2,13),352,32;CCPXSRIC:(2,14),384,32;CCPXDF:(2,13),416,32;RESERVED2:(2,27),448,64;CCPXCTL1:(2,14),512,32;CCPXR1:(2,14),544,32;CCPXR2:(2,14),576,32;CCPXR3:(2,14),608,32;CCPXR4:(2,14),640,32;CCPXCTL2:(2,14),672,32;CCPXCTL3:(2,14),704,32;CCPXEGIF:(2,14),736,32;;",128,0,0,0
	.stabs	"GPTIM_SFRmap:t(2,52)=(2,51)",128,0,4986,0
	.stabs	"CCP_SFRmap:t(2,53)=(2,51)",128,0,4986,0
	.stabs	"ATIM_MemMap:T(2,54)=s240TXCNT:(2,14),0,32;TZCNT:(2,14),32,32;TXPPX:(2,14),64,32;TZPPZ:(2,14),96,32;TXPRSC:(2,14),128,32;TZPRSC:(2,14),160,32;TXCCR0:(2,14),192,32;TXCCR1:(2,14),224,32;TZCCR0:(2,14),256,32;TXCTL:(2,14),288,32;TZCTL:(2,14),320,32;PXPDCTL:(2,14),352,32;PXASCTL:(2,14),384,32;RESERVED1:(2,55)=ar(2,16);0;18;(3,6),416,608;ECCPXCTL1:(2,14),1024,32;ECCPXR1:(2,14),1056,32;ECCPXR2:(2,14),1088,32;ECCPXR3:(2,14),1120,32;ECCPXR4:(2,14),1152,32;PXUDCTL:(2,14),1184,32;ECCPXCTL2:(2,14),1216,32;PXDTCTL:(2,14),1248,32;PWMXOC:(2,14),1280,32;PXATRCTL:(2,14),1312,32;PXASCTL0:(2,14),1344,32;PXASCTL1:(2,14),1376,32;ZPDCTL0:(2,14),1408,32;ZPDCTL1:(2,14),1440,32;ZPDPORT:(2,14),1472,32;ECCPXIE:(2,14),1504,32;ECCPXEGIF:(2,14),1536,32;TXUDTIM:(2,14),1568,32;TZUDTIM:(2,14),1600,32;ECCPXDF:(2,13),1632,32;ECCPXC1:(2,13),1664,32;ECCPXC2:(2,13),1696,32;ECCPXC3:(2,13),1728,32;ECCPXC4:(2,13),1760,32;RESERVED2:(3,6),1792,32;ECCPXDE:(2,14),1824,32;ECCPXSRIC:(2,14),1856,32;ECCPXCTL3:(2,14),1888,32;;",128,0,0,0
	.stabs	"ATIM_SFRmap:t(2,56)=(2,54)",128,0,5616,0
	.stabs	"ECCP_SFRmap:t(2,57)=(2,54)",128,0,5616,0
	.stabs	"QEI_MemMap:T(2,58)=s24CTL0:(2,14),0,32;CTL1:(2,14),32,32;CNT:(2,14),64,32;PPX:(2,14),96,32;PRSC:(2,14),128,32;DIER:(2,14),160,32;;",128,0,0,0
	.stabs	"QEI_SFRmap:t(2,59)=(2,58)",128,0,6309,0
	.stabs	"DAC_MemMap:T(2,60)=s24CTL:(2,14),0,32;DAHD:(2,14),32,32;DATA:(2,13),64,32;CTL1:(2,14),96,32;RESERVED:(3,6),128,32;CAL:(2,14),160,32;;",128,0,0,0
	.stabs	"DAC_SFRmap:t(2,61)=(2,60)",128,0,6427,0
	.stabs	"CMP_MemMap:T(2,62)=s4CTL:(2,14),0,32;;",128,0,0,0
	.stabs	"CMP_SFRmap:t(2,63)=(2,62)",128,0,6580,0
	.stabs	"RTC_MemMap:T(2,64)=s44CR:(2,14),0,32;ALRA:(2,14),32,32;TMR:(2,14),64,32;DTR:(2,14),96,32;ALRB:(2,14),128,32;TMER:(2,14),160,32;TCR:(2,14),192,32;IER:(2,14),224,32;IFR:(2,14),256,32;TMBR:(2,14),288,32;DTBR:(2,14),320,32;;",128,0,0,0
	.stabs	"RTC_SFRmap:t(2,65)=(2,64)",128,0,8148,0
	.stabs	"IWDT_MemMap:T(2,66)=s8CTL:(2,14),0,32;FD:(2,14),32,32;;",128,0,0,0
	.stabs	"IWDT_SFRmap:t(2,67)=(2,66)",128,0,8682,0
	.stabs	"WWDT_MemMap:T(2,68)=s8CTL:(2,14),0,32;CNT:(2,14),32,32;;",128,0,0,0
	.stabs	"WWDT_SFRmap:t(2,69)=(2,68)",128,0,8715,0
	.stabs	"RST_MemMap:T(2,70)=s16CTL0:(2,14),0,32;CTL1:(2,14),32,32;CTL2:(2,14),64,32;CTL3:(2,14),96,32;;",128,0,0,0
	.stabs	"RST_SFRmap:t(2,71)=(2,70)",128,0,8757,0
	.stabs	"PCLK_MemMap:T(2,72)=s16CTL0:(2,14),0,32;CTL1:(2,14),32,32;CTL2:(2,14),64,32;CTL3:(2,14),96,32;;",128,0,0,0
	.stabs	"PCLK_SFRmap:t(2,73)=(2,72)",128,0,9137,0
	.stabs	"SPI_MemMap:T(2,74)=s16BRGR:(2,14),0,32;CTLR:(2,14),32,32;BUFR:(2,14),64,32;STR:(2,14),96,32;;",128,0,0,0
	.stabs	"SPI_SFRmap:t(2,75)=(2,74)",128,0,9517,0
	.stabs	"I2C_MemMap:T(2,76)=s40CTLR:(2,14),0,32;SR:(2,14),32,32;BUFR:(2,14),64,32;ADDR0:(2,14),96,32;BRGR:(2,14),128,32;ADDR1:(2,14),160,32;ADDR2:(2,14),192,32;ADDR3:(2,14),224,32;IER:(2,14),256,32;TPSR:(2,14),288,32;;",128,0,0,0
	.stabs	"I2C_SFRmap:t(2,77)=(2,76)",128,0,9683,0
	.stabs	"USART_MemMap:T(2,78)=s28CTLR:(2,14),0,32;BRGR:(2,14),32,32;STR:(2,14),64,32;:(2,79)=u4TBUFR:(2,14),0,32;RBUFR:(2,13),0,32;;,96,32;U7816R:(2,14),128,32;IER:(2,14),160,32;ADM:(2,14),192,32;;",128,0,0,0
	.stabs	"USART_SFRmap:t(2,80)=(2,78)",128,0,9945,0
	.stabs	"CAN_MemMap:T(2,81)=s48CTLR:(2,14),0,32;BRGR:(2,14),32,32;RCR:(2,13),64,32;EROR:(2,14),96,32;ACRR:(2,14),128,32;MSKR:(2,14),160,32;IER:(2,14),192,32;IFR:(2,14),224,32;INFR:(2,14),256,32;TX0R:(2,14),288,32;TX1R:(2,14),320,32;TX2R:(2,14),352,32;;",128,0,0,0
	.stabs	"CAN_SFRmap:t(2,82)=(2,81)",128,0,11956,0
	.stabs	"PM_MemMap:T(2,83)=s36CTL0:(2,14),0,32;CTL1:(2,14),32,32;STA0:(2,13),64,32;STA1:(2,13),96,32;STAC:(2,14),128,32;CTL2:(2,14),160,32;CAL0:(2,14),192,32;CAL1:(2,14),224,32;CAL2:(2,14),256,32;;",128,0,0,0
	.stabs	"PM_SFRmap:t(2,84)=(2,83)",128,0,12732,0
	.stabs	"BKP_MemMap:T(2,85)=s192CTL:(2,14),0,32;INT:(2,14),32,32;RESERVED:(2,86)=ar(2,16);0;13;(3,6),64,448;DATA:(2,87)=ar(2,16);0;31;(2,14),512,1024;;",128,0,0,0
	.stabs	"BKP_SFRmap:t(2,88)=(2,85)",128,0,13122,0
	.stabs	"FLASH_MemMap:T(2,89)=s80ISPCON0:(2,14),0,32;ISPCON1:(2,14),32,32;ISPCMD:(2,14),64,32;ISPTRG:(2,14),96,32;RESERVED1:(3,6),128,32;CFG:(2,14),160,32;RESERVED2:(3,6),192,32;ISPADDR:(2,14),224,32;STATE:(2,14),256,32;RESERVED3:(3,6),288,32;NVMUNLOCK:(2,14),320,32;PROUNLOCK:(2,14),352,32;CFGUNLOCK:(2,14),384,32;RESERVED4:(3,6),416,32;CSSTART:(2,14),448,32;CSSTOP:(2,14),480,32;CSRES:(2,90)=ar(2,16);0;3;(2,14),512,128;;",128,0,0,0
	.stabs	"FLASH_SFRmap:t(2,91)=(2,89)",128,0,13241,0
	.stabs	"CRC_MemMap:T(2,92)=s32CTL:(2,14),0,32;DATA:(2,14),32,32;RSLT:(2,14),64,32;INIT:(2,14),96,32;PLN:(2,14),128,32;RXOR:(2,14),160,32;IDATA:(2,14),192,32;TEMP:(2,14),224,32;;",128,0,0,0
	.stabs	"CRC_SFRmap:t(2,93)=(2,92)",128,0,13430,0
	.stabs	"AES_MemMap:T(2,94)=s64CTL:(2,14),0,32;RESERVED1:(3,6),32,32;RESERVED2:(3,6),64,32;RESERVED3:(3,6),96,32;KEY0:(2,14),128,32;KEY1:(2,14),160,32;KEY2:(2,14),192,32;KEY3:(2,14),224,32;INPUT0:(2,14),256,32;INPUT1:(2,14),288,32;INPUT2:(2,14),320,32;INPUT3:(2,14),352,32;OUTPUT0:(2,14),384,32;OUTPUT1:(2,14),416,32;OUTPUT2:(2,14),448,32;OUTPUT3:(2,14),480,32;;",128,0,0,0
	.stabs	"AES_SFRmap:t(2,95)=(2,94)",128,0,13488,0
	.stabs	"EXIC_MemMap:T(2,96)=s24CTL0:(2,14),0,32;CTL1:(2,14),32,32;STATE:(2,14),64,32;RESERVED1:(3,6),96,32;WRITEBUF:(2,14),128,32;READBUF:(2,14),160,32;;",128,0,0,0
	.stabs	"EXIC_SFRmap:t(2,97)=(2,96)",128,0,13933,0
	.stabs	"CFGL_MemMap:T(2,98)=s12CTL0:(2,14),0,32;CTL1:(2,14),32,32;IFR:(2,14),64,32;;",128,0,0,0
	.stabs	"CFGL_SFRmap:t(2,99)=(2,98)",128,0,14009,0
	.stabs	"OP_MemMap:T(2,100)=s12CAL:(2,14),0,32;CTL0:(2,14),32,32;CTL1:(2,14),64,32;;",128,0,0,0
	.stabs	"OP_SFRmap:t(2,101)=(2,100)",128,0,14188,0
	.stabn	162,0,0,0
	.stabs	"CFGL_InitTypeDef:t(1,1)=(1,2)=s192m_Module_EN:(3,6),0,32;m_Output_EN:(3,6),32,32;m_RaiseINT_EN:(3,6),64,32;m_FallINT_EN:(3,6),96,32;m_Mode_Sel:(3,6),128,32;m_Output_Pol:(3,6),160,32;m_G4Output_POL:(3,6),192,32;m_G3Output_POL:(3,6),224,32;m_G2Output_POL:(3,6),256,32;m_G1Output_POL:(3,6),288,32;m_G4Input_Sel:(3,6),320,32;m_G3Input_Sel:(3,6),352,32;m_G2Input_Sel:(3,6),384,32;m_G1Input_Sel:(3,6),416,32;m_CH4Data_Sel:(3,6),448,32;m_CH5CH6Data_Sel:(3,6),480,32;m_G4D4_Inphase_EN:(2,2),512,32;m_G4D4_Inverse_EN:(2,2),544,32;m_G4D3_Inphase_EN:(2,2),576,32;m_G4D3_Inverse_EN:(2,2),608,32;m_G4D2_Inphase_EN:(2,2),640,32;m_G4D2_Inverse_EN:(2,2),672,32;m_G4D1_Inphase_EN:(2,2),704,32;m_G4D1_Inverse_EN:(2,2),736,32;m_G3D4_Inphase_EN:(2,2),768,32;m_G3D4_Inverse_EN:(2,2),800,32;m_G3D3_Inphase_EN:(2,2),832,32;m_G3D3_Inverse_EN:(2,2),864,32;m_G3D2_Inphase_EN:(2,2),896,32;m_G3D2_Inverse_EN:(2,2),928,32;m_G3D1_Inphase_EN:(2,2),960,32;m_G3D1_Inverse_EN:(2,2),992,32;m_G2D4_Inphase_EN:(2,2),1024,32;m_G2D4_Inverse_EN:(2,2),1056,32;m_G2D3_Inphase_EN:(2,2),1088,32;m_G2D3_Inverse_EN:(2,2),1120,32;m_G2D2_Inphase_EN:(2,2),1152,32;m_G2D2_Inverse_EN:(2,2),1184,32;m_G2D1_Inphase_EN:(2,2),1216,32;m_G2D1_Inverse_EN:(2,2),1248,32;m_G1D4_Inphase_EN:(2,2),1280,32;m_G1D4_Inverse_EN:(2,2),1312,32;m_G1D3_Inphase_EN:(2,2),1344,32;m_G1D3_Inverse_EN:(2,2),1376,32;m_G1D2_Inphase_EN:(2,2),1408,32;m_G1D2_Inverse_EN:(2,2),1440,32;m_G1D1_Inphase_EN:(2,2),1472,32;m_G1D1_Inverse_EN:(2,2),1504,32;;",128,0,123,0
	.stabn	162,0,0,0
	.section .text$SFR_Config
	.type	.text$SFR_Config$scode_local_1, @function
	.text$SFR_Config$scode_loacal_1:
	.align	1
	.stabs	"SFR_Config:f(3,6)",36,0,14359,SFR_Config
	.stabs	"SfrMem:p(3,6)",160,0,14359,0
	.stabs	"SfrMask:p(3,6)",160,0,14359,4
	.stabs	"WriteVal:p(3,6)",160,0,14359,8
	.type	SFR_Config, @function
SFR_Config:
	.stabd	46,0,0
	.stabs	"D:/zzc/project/pro_2021/pro_12/FYGJ-AK-211230/code/ART_BOOT/system/inc/KF32A_BASIC.h",132,0,0,.Ltext1
.Ltext1:
	.stabn	68,0,14360,.LM0-.LFBB1
.LM0:
.LFBB1:
	SUB	sp,#12
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	ST.w	[sp+#2],r2
	.stabn	68,0,14361,.LM1-.LFBB1
.LM1:
	LD.w	r5,[sp]
	LD.w	r4,[sp+#1]
	ANL	r4,r5,r4
	LD.w	r5,[sp+#2]
	ORL	r5,r4,r5
	.stabn	68,0,14362,.LM2-.LFBB1
.LM2:
	MOV	r0,r5
	ADD	sp,#12
	JMP	lr
	.size	SFR_Config, .-SFR_Config
.Lscope1:
	.stabs	"",36,0,0,.Lscope1-.LFBB1
	.stabd	78,0,0
	.section .text$CFGL_Reset
	.type	.text$CFGL_Reset$scode_local_2, @function
	.text$CFGL_Reset$scode_loacal_2:
	.align	1
	.stabs	"CFGL_Reset:F(0,15)",36,0,49,CFGL_Reset
	.export	CFGL_Reset
	.type	CFGL_Reset, @function
CFGL_Reset:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext2
.Ltext2:
	.stabn	68,0,50,.LM3-.LFBB2
.LM3:
.LFBB2:
	PUSH	lr
	.stabn	68,0,52,.LM4-.LFBB2
.LM4:
	MOV	r0,#1
	LSL	r0,#19
	MOV	r1,#1
	LD	r5,#RST_CTL3_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,53,.LM5-.LFBB2
.LM5:
	MOV	r0,#1
	LSL	r0,#19
	MOV	r1,#0
	LD	r5,#RST_CTL3_Peripheral_Reset_Enable
	LJMP	r5
	.stabn	68,0,54,.LM6-.LFBB2
.LM6:
	MOV	r0,#1
	LSL	r0,#19
	MOV	r1,#1
	LD	r5,#PCLK_CTL3_Peripheral_Clock_Enable
	LJMP	r5
	.stabn	68,0,56,.LM7-.LFBB2
.LM7:
	POP	lr
	JMP	lr
	.size	CFGL_Reset, .-CFGL_Reset
.Lscope2:
	.stabs	"",36,0,0,.Lscope2-.LFBB2
	.stabd	78,0,0
	.section .text$CFGL_Configuration
	.type	.text$CFGL_Configuration$scode_local_3, @function
	.text$CFGL_Configuration$scode_loacal_3:
	.align	1
	.stabs	"CFGL_Configuration:F(0,15)",36,0,64,CFGL_Configuration
	.stabs	"CFGLx:p(0,16)=*(2,99)",160,0,64,4
	.stabs	"CFGLInitStruct:p(0,17)=*(1,1)",160,0,64,8
	.export	CFGL_Configuration
	.type	CFGL_Configuration, @function
CFGL_Configuration:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext3
.Ltext3:
	.stabn	68,0,65,.LM8-.LFBB3
.LM8:
.LFBB3:
	PUSH	lr
	SUB	sp,#12
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	.stabn	68,0,66,.LM9-.LFBB3
.LM9:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,104,.LM10-.LFBB3
.LM10:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	.stabn	68,0,105,.LM11-.LFBB3
.LM11:
	LD.w	r4,[sp+#2]
	LD.w	r4,[r4+#1]
	.stabn	68,0,104,.LM12-.LFBB3
.LM12:
	ORL	r4,r5,r4
	.stabn	68,0,106,.LM13-.LFBB3
.LM13:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	.stabn	68,0,105,.LM14-.LFBB3
.LM14:
	ORL	r4,r4,r5
	.stabn	68,0,107,.LM15-.LFBB3
.LM15:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	.stabn	68,0,106,.LM16-.LFBB3
.LM16:
	ORL	r4,r4,r5
	.stabn	68,0,108,.LM17-.LFBB3
.LM17:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#4]
	.stabn	68,0,107,.LM18-.LFBB3
.LM18:
	ORL	r4,r4,r5
	.stabn	68,0,109,.LM19-.LFBB3
.LM19:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#5]
	.stabn	68,0,108,.LM20-.LFBB3
.LM20:
	ORL	r4,r4,r5
	.stabn	68,0,110,.LM21-.LFBB3
.LM21:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#6]
	.stabn	68,0,109,.LM22-.LFBB3
.LM22:
	ORL	r4,r4,r5
	.stabn	68,0,111,.LM23-.LFBB3
.LM23:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#7]
	.stabn	68,0,110,.LM24-.LFBB3
.LM24:
	ORL	r4,r4,r5
	.stabn	68,0,112,.LM25-.LFBB3
.LM25:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#8]
	.stabn	68,0,111,.LM26-.LFBB3
.LM26:
	ORL	r4,r4,r5
	.stabn	68,0,113,.LM27-.LFBB3
.LM27:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#9]
	.stabn	68,0,112,.LM28-.LFBB3
.LM28:
	ORL	r4,r4,r5
	.stabn	68,0,114,.LM29-.LFBB3
.LM29:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#10]
	.stabn	68,0,113,.LM30-.LFBB3
.LM30:
	ORL	r4,r4,r5
	.stabn	68,0,115,.LM31-.LFBB3
.LM31:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#11]
	.stabn	68,0,114,.LM32-.LFBB3
.LM32:
	ORL	r4,r4,r5
	.stabn	68,0,116,.LM33-.LFBB3
.LM33:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#12]
	.stabn	68,0,115,.LM34-.LFBB3
.LM34:
	ORL	r4,r4,r5
	.stabn	68,0,117,.LM35-.LFBB3
.LM35:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#13]
	.stabn	68,0,116,.LM36-.LFBB3
.LM36:
	ORL	r4,r4,r5
	.stabn	68,0,118,.LM37-.LFBB3
.LM37:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#14]
	.stabn	68,0,117,.LM38-.LFBB3
.LM38:
	ORL	r4,r4,r5
	.stabn	68,0,119,.LM39-.LFBB3
.LM39:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#15]
	.stabn	68,0,104,.LM40-.LFBB3
.LM40:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,120,.LM41-.LFBB3
.LM41:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#559232
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	LD.w	r4,[sp+#1]
	ST.w	[r4],r5
	.stabn	68,0,155,.LM42-.LFBB3
.LM42:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#16]
	MOV	r3,#31
	LSL	r4,r5,r3
	.stabn	68,0,156,.LM43-.LFBB3
.LM43:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#17]
	LSL	r5,#30
	.stabn	68,0,155,.LM44-.LFBB3
.LM44:
	ORL	r4,r4,r5
	.stabn	68,0,157,.LM45-.LFBB3
.LM45:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#18]
	LSL	r5,#29
	.stabn	68,0,156,.LM46-.LFBB3
.LM46:
	ORL	r4,r4,r5
	.stabn	68,0,158,.LM47-.LFBB3
.LM47:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#19]
	LSL	r5,#28
	.stabn	68,0,157,.LM48-.LFBB3
.LM48:
	ORL	r4,r4,r5
	.stabn	68,0,159,.LM49-.LFBB3
.LM49:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#20]
	LSL	r5,#27
	.stabn	68,0,158,.LM50-.LFBB3
.LM50:
	ORL	r4,r4,r5
	.stabn	68,0,160,.LM51-.LFBB3
.LM51:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#21]
	LSL	r5,#26
	.stabn	68,0,159,.LM52-.LFBB3
.LM52:
	ORL	r4,r4,r5
	.stabn	68,0,161,.LM53-.LFBB3
.LM53:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#22]
	LSL	r5,#25
	.stabn	68,0,160,.LM54-.LFBB3
.LM54:
	ORL	r4,r4,r5
	.stabn	68,0,162,.LM55-.LFBB3
.LM55:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#23]
	LSL	r5,#24
	.stabn	68,0,161,.LM56-.LFBB3
.LM56:
	ORL	r4,r4,r5
	.stabn	68,0,163,.LM57-.LFBB3
.LM57:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#24]
	LSL	r5,#23
	.stabn	68,0,162,.LM58-.LFBB3
.LM58:
	ORL	r4,r4,r5
	.stabn	68,0,164,.LM59-.LFBB3
.LM59:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#25]
	LSL	r5,#22
	.stabn	68,0,163,.LM60-.LFBB3
.LM60:
	ORL	r4,r4,r5
	.stabn	68,0,165,.LM61-.LFBB3
.LM61:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#26]
	LSL	r5,#21
	.stabn	68,0,164,.LM62-.LFBB3
.LM62:
	ORL	r4,r4,r5
	.stabn	68,0,166,.LM63-.LFBB3
.LM63:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#27]
	LSL	r5,#20
	.stabn	68,0,165,.LM64-.LFBB3
.LM64:
	ORL	r4,r4,r5
	.stabn	68,0,167,.LM65-.LFBB3
.LM65:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#28]
	LSL	r5,#19
	.stabn	68,0,166,.LM66-.LFBB3
.LM66:
	ORL	r4,r4,r5
	.stabn	68,0,168,.LM67-.LFBB3
.LM67:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#29]
	LSL	r5,#18
	.stabn	68,0,167,.LM68-.LFBB3
.LM68:
	ORL	r4,r4,r5
	.stabn	68,0,169,.LM69-.LFBB3
.LM69:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#30]
	LSL	r5,#17
	.stabn	68,0,168,.LM70-.LFBB3
.LM70:
	ORL	r4,r4,r5
	.stabn	68,0,170,.LM71-.LFBB3
.LM71:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#31]
	LSL	r5,#16
	.stabn	68,0,169,.LM72-.LFBB3
.LM72:
	ORL	r4,r4,r5
	.stabn	68,0,171,.LM73-.LFBB3
.LM73:
	LD.w	r3,[sp+#2]
	MOV	r5,#128
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#15
	.stabn	68,0,170,.LM74-.LFBB3
.LM74:
	ORL	r4,r4,r5
	.stabn	68,0,172,.LM75-.LFBB3
.LM75:
	LD.w	r3,[sp+#2]
	MOV	r5,#132
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#14
	.stabn	68,0,171,.LM76-.LFBB3
.LM76:
	ORL	r4,r4,r5
	.stabn	68,0,173,.LM77-.LFBB3
.LM77:
	LD.w	r3,[sp+#2]
	MOV	r5,#136
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#13
	.stabn	68,0,172,.LM78-.LFBB3
.LM78:
	ORL	r4,r4,r5
	.stabn	68,0,174,.LM79-.LFBB3
.LM79:
	LD.w	r3,[sp+#2]
	MOV	r5,#140
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#12
	.stabn	68,0,173,.LM80-.LFBB3
.LM80:
	ORL	r4,r4,r5
	.stabn	68,0,175,.LM81-.LFBB3
.LM81:
	LD.w	r3,[sp+#2]
	MOV	r5,#144
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#11
	.stabn	68,0,174,.LM82-.LFBB3
.LM82:
	ORL	r4,r4,r5
	.stabn	68,0,176,.LM83-.LFBB3
.LM83:
	LD.w	r3,[sp+#2]
	MOV	r5,#148
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#10
	.stabn	68,0,175,.LM84-.LFBB3
.LM84:
	ORL	r4,r4,r5
	.stabn	68,0,177,.LM85-.LFBB3
.LM85:
	LD.w	r3,[sp+#2]
	MOV	r5,#152
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#9
	.stabn	68,0,176,.LM86-.LFBB3
.LM86:
	ORL	r4,r4,r5
	.stabn	68,0,178,.LM87-.LFBB3
.LM87:
	LD.w	r3,[sp+#2]
	MOV	r5,#156
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#8
	.stabn	68,0,177,.LM88-.LFBB3
.LM88:
	ORL	r4,r4,r5
	.stabn	68,0,179,.LM89-.LFBB3
.LM89:
	LD.w	r3,[sp+#2]
	MOV	r5,#160
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#7
	.stabn	68,0,178,.LM90-.LFBB3
.LM90:
	ORL	r4,r4,r5
	.stabn	68,0,180,.LM91-.LFBB3
.LM91:
	LD.w	r3,[sp+#2]
	MOV	r5,#164
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#6
	.stabn	68,0,179,.LM92-.LFBB3
.LM92:
	ORL	r4,r4,r5
	.stabn	68,0,181,.LM93-.LFBB3
.LM93:
	LD.w	r3,[sp+#2]
	MOV	r5,#168
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#5
	.stabn	68,0,180,.LM94-.LFBB3
.LM94:
	ORL	r4,r4,r5
	.stabn	68,0,182,.LM95-.LFBB3
.LM95:
	LD.w	r3,[sp+#2]
	MOV	r5,#172
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#4
	.stabn	68,0,181,.LM96-.LFBB3
.LM96:
	ORL	r4,r4,r5
	.stabn	68,0,183,.LM97-.LFBB3
.LM97:
	LD.w	r3,[sp+#2]
	MOV	r5,#176
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#3
	.stabn	68,0,182,.LM98-.LFBB3
.LM98:
	ORL	r4,r4,r5
	.stabn	68,0,184,.LM99-.LFBB3
.LM99:
	LD.w	r3,[sp+#2]
	MOV	r5,#180
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	LSL	r5,#2
	.stabn	68,0,183,.LM100-.LFBB3
.LM100:
	ORL	r4,r4,r5
	.stabn	68,0,185,.LM101-.LFBB3
.LM101:
	LD.w	r3,[sp+#2]
	MOV	r5,#184
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	ADD	r5,r5,r5
	.stabn	68,0,184,.LM102-.LFBB3
.LM102:
	ORL	r4,r4,r5
	.stabn	68,0,186,.LM103-.LFBB3
.LM103:
	LD.w	r3,[sp+#2]
	MOV	r5,#188
	ADD	r5,r3,r5
	LD.w	r5,[r5]
	.stabn	68,0,155,.LM104-.LFBB3
.LM104:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,187,.LM105-.LFBB3
.LM105:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	MOV	r1,#0
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r4,r0
	LD.w	r5,[sp+#1]
	ST.w	[r5+#1],r4
	.stabn	68,0,189,.LM106-.LFBB3
.LM106:
	ADD	sp,#12
	POP	lr
	JMP	lr
	.size	CFGL_Configuration, .-CFGL_Configuration
	.stabs	"tmpreg:(3,6)",128,0,66,0
	.stabn	192,0,0,.LFBB3-.LFBB3
	.stabn	224,0,0,.Lscope3-.LFBB3
.Lscope3:
	.stabs	"",36,0,0,.Lscope3-.LFBB3
	.stabd	78,0,0
	.section .text$CFGL_Struct_Init
	.type	.text$CFGL_Struct_Init$scode_local_4, @function
	.text$CFGL_Struct_Init$scode_loacal_4:
	.align	1
	.stabs	"CFGL_Struct_Init:F(0,15)",36,0,197,CFGL_Struct_Init
	.stabs	"CFGLInitStruct:p(0,17)",160,0,197,0
	.export	CFGL_Struct_Init
	.type	CFGL_Struct_Init, @function
CFGL_Struct_Init:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext4
.Ltext4:
	.stabn	68,0,198,.LM107-.LFBB4
.LM107:
.LFBB4:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,200,.LM108-.LFBB4
.LM108:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5],r4
	.stabn	68,0,202,.LM109-.LFBB4
.LM109:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#1],r4
	.stabn	68,0,204,.LM110-.LFBB4
.LM110:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#2],r4
	.stabn	68,0,206,.LM111-.LFBB4
.LM111:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#3],r4
	.stabn	68,0,208,.LM112-.LFBB4
.LM112:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#4],r4
	.stabn	68,0,210,.LM113-.LFBB4
.LM113:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#5],r4
	.stabn	68,0,212,.LM114-.LFBB4
.LM114:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#6],r4
	.stabn	68,0,214,.LM115-.LFBB4
.LM115:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#7],r4
	.stabn	68,0,216,.LM116-.LFBB4
.LM116:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#8],r4
	.stabn	68,0,218,.LM117-.LFBB4
.LM117:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#9],r4
	.stabn	68,0,220,.LM118-.LFBB4
.LM118:
	LD.w	r5,[sp]
	LD	r4,#458752
	ST.w	[r5+#10],r4
	.stabn	68,0,222,.LM119-.LFBB4
.LM119:
	LD.w	r5,[sp]
	LD	r4,#28672
	ST.w	[r5+#11],r4
	.stabn	68,0,224,.LM120-.LFBB4
.LM120:
	LD.w	r5,[sp]
	LD	r4,#1792
	ST.w	[r5+#12],r4
	.stabn	68,0,226,.LM121-.LFBB4
.LM121:
	LD.w	r5,[sp]
	MOV	r4,#112
	ST.w	[r5+#13],r4
	.stabn	68,0,228,.LM122-.LFBB4
.LM122:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#14],r4
	.stabn	68,0,230,.LM123-.LFBB4
.LM123:
	LD.w	r5,[sp]
	MOV	r4,#7
	ST.w	[r5+#15],r4
	.stabn	68,0,233,.LM124-.LFBB4
.LM124:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#16],r4
	.stabn	68,0,235,.LM125-.LFBB4
.LM125:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#17],r4
	.stabn	68,0,237,.LM126-.LFBB4
.LM126:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#18],r4
	.stabn	68,0,239,.LM127-.LFBB4
.LM127:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#19],r4
	.stabn	68,0,241,.LM128-.LFBB4
.LM128:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#20],r4
	.stabn	68,0,243,.LM129-.LFBB4
.LM129:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#21],r4
	.stabn	68,0,245,.LM130-.LFBB4
.LM130:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#22],r4
	.stabn	68,0,247,.LM131-.LFBB4
.LM131:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#23],r4
	.stabn	68,0,250,.LM132-.LFBB4
.LM132:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#24],r4
	.stabn	68,0,252,.LM133-.LFBB4
.LM133:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#25],r4
	.stabn	68,0,254,.LM134-.LFBB4
.LM134:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#26],r4
	.stabn	68,0,256,.LM135-.LFBB4
.LM135:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#27],r4
	.stabn	68,0,258,.LM136-.LFBB4
.LM136:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#28],r4
	.stabn	68,0,260,.LM137-.LFBB4
.LM137:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#29],r4
	.stabn	68,0,262,.LM138-.LFBB4
.LM138:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#30],r4
	.stabn	68,0,264,.LM139-.LFBB4
.LM139:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#31],r4
	.stabn	68,0,267,.LM140-.LFBB4
.LM140:
	LD.w	r4,[sp]
	MOV	r5,#128
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,269,.LM141-.LFBB4
.LM141:
	LD.w	r4,[sp]
	MOV	r5,#132
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,271,.LM142-.LFBB4
.LM142:
	LD.w	r4,[sp]
	MOV	r5,#136
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,273,.LM143-.LFBB4
.LM143:
	LD.w	r4,[sp]
	MOV	r5,#140
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,275,.LM144-.LFBB4
.LM144:
	LD.w	r4,[sp]
	MOV	r5,#144
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,277,.LM145-.LFBB4
.LM145:
	LD.w	r4,[sp]
	MOV	r5,#148
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,279,.LM146-.LFBB4
.LM146:
	LD.w	r4,[sp]
	MOV	r5,#152
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,281,.LM147-.LFBB4
.LM147:
	LD.w	r4,[sp]
	MOV	r5,#156
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,284,.LM148-.LFBB4
.LM148:
	LD.w	r4,[sp]
	MOV	r5,#160
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,286,.LM149-.LFBB4
.LM149:
	LD.w	r4,[sp]
	MOV	r5,#164
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,288,.LM150-.LFBB4
.LM150:
	LD.w	r4,[sp]
	MOV	r5,#168
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,290,.LM151-.LFBB4
.LM151:
	LD.w	r4,[sp]
	MOV	r5,#172
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,292,.LM152-.LFBB4
.LM152:
	LD.w	r4,[sp]
	MOV	r5,#176
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,294,.LM153-.LFBB4
.LM153:
	LD.w	r4,[sp]
	MOV	r5,#180
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,296,.LM154-.LFBB4
.LM154:
	LD.w	r4,[sp]
	MOV	r5,#184
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,298,.LM155-.LFBB4
.LM155:
	LD.w	r4,[sp]
	MOV	r5,#188
	ADD	r4,r4,r5
	MOV	r5,#0
	ST.w	[r4],r5
	.stabn	68,0,299,.LM156-.LFBB4
.LM156:
	ADD	sp,#4
	JMP	lr
	.size	CFGL_Struct_Init, .-CFGL_Struct_Init
.Lscope4:
	.stabs	"",36,0,0,.Lscope4-.LFBB4
	.stabd	78,0,0
	.section .text$CFGL2_OUT_SYNCHRO_Enable
	.type	.text$CFGL2_OUT_SYNCHRO_Enable$scode_local_5, @function
	.text$CFGL2_OUT_SYNCHRO_Enable$scode_loacal_5:
	.align	1
	.stabs	"CFGL2_OUT_SYNCHRO_Enable:F(0,15)",36,0,307,CFGL2_OUT_SYNCHRO_Enable
	.stabs	"NewState:p(2,2)",160,0,307,0
	.export	CFGL2_OUT_SYNCHRO_Enable
	.type	CFGL2_OUT_SYNCHRO_Enable, @function
CFGL2_OUT_SYNCHRO_Enable:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext5
.Ltext5:
	.stabn	68,0,308,.LM157-.LFBB5
.LM157:
.LFBB5:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,313,.LM158-.LFBB5
.LM158:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L7
	.stabn	68,0,316,.LM159-.LFBB5
.LM159:
	LD	r5,#1073752464
// inline asm begin
	// 316 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #31
// inline asm end
	JMP	.L6
.L7:
	.stabn	68,0,322,.LM160-.LFBB5
.LM160:
	LD	r5,#1073752464
// inline asm begin
	// 322 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #31
// inline asm end
.L6:
	.stabn	68,0,324,.LM161-.LFBB5
.LM161:
	ADD	sp,#4
	JMP	lr
	.size	CFGL2_OUT_SYNCHRO_Enable, .-CFGL2_OUT_SYNCHRO_Enable
.Lscope5:
	.stabs	"",36,0,0,.Lscope5-.LFBB5
	.stabd	78,0,0
	.section .text$CFGL1_OUT_SYNCHRO_Enable
	.type	.text$CFGL1_OUT_SYNCHRO_Enable$scode_local_6, @function
	.text$CFGL1_OUT_SYNCHRO_Enable$scode_loacal_6:
	.align	1
	.stabs	"CFGL1_OUT_SYNCHRO_Enable:F(0,15)",36,0,331,CFGL1_OUT_SYNCHRO_Enable
	.stabs	"NewState:p(2,2)",160,0,331,0
	.export	CFGL1_OUT_SYNCHRO_Enable
	.type	CFGL1_OUT_SYNCHRO_Enable, @function
CFGL1_OUT_SYNCHRO_Enable:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext6
.Ltext6:
	.stabn	68,0,332,.LM162-.LFBB6
.LM162:
.LFBB6:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,337,.LM163-.LFBB6
.LM163:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L10
	.stabn	68,0,340,.LM164-.LFBB6
.LM164:
	LD	r5,#1073752464
// inline asm begin
	// 340 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #30
// inline asm end
	JMP	.L9
.L10:
	.stabn	68,0,346,.LM165-.LFBB6
.LM165:
	LD	r5,#1073752464
// inline asm begin
	// 346 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #30
// inline asm end
.L9:
	.stabn	68,0,348,.LM166-.LFBB6
.LM166:
	ADD	sp,#4
	JMP	lr
	.size	CFGL1_OUT_SYNCHRO_Enable, .-CFGL1_OUT_SYNCHRO_Enable
.Lscope6:
	.stabs	"",36,0,0,.Lscope6-.LFBB6
	.stabd	78,0,0
	.section .text$CFGL2_FALLINT_Enable
	.type	.text$CFGL2_FALLINT_Enable$scode_local_7, @function
	.text$CFGL2_FALLINT_Enable$scode_loacal_7:
	.align	1
	.stabs	"CFGL2_FALLINT_Enable:F(0,15)",36,0,356,CFGL2_FALLINT_Enable
	.stabs	"NewState:p(2,2)",160,0,356,0
	.export	CFGL2_FALLINT_Enable
	.type	CFGL2_FALLINT_Enable, @function
CFGL2_FALLINT_Enable:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext7
.Ltext7:
	.stabn	68,0,357,.LM167-.LFBB7
.LM167:
.LFBB7:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,362,.LM168-.LFBB7
.LM168:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L13
	.stabn	68,0,365,.LM169-.LFBB7
.LM169:
	LD	r5,#1073752456
// inline asm begin
	// 365 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,366,.LM170-.LFBB7
.LM170:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 366 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
// inline asm end
	JMP	.L12
.L13:
	.stabn	68,0,372,.LM171-.LFBB7
.LM171:
	LD	r5,#1073752456
// inline asm begin
	// 372 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,373,.LM172-.LFBB7
.LM172:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 373 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
// inline asm end
.L12:
	.stabn	68,0,375,.LM173-.LFBB7
.LM173:
	ADD	sp,#4
	JMP	lr
	.size	CFGL2_FALLINT_Enable, .-CFGL2_FALLINT_Enable
.Lscope7:
	.stabs	"",36,0,0,.Lscope7-.LFBB7
	.stabd	78,0,0
	.section .text$CFGL2_RISEINT_Enable
	.type	.text$CFGL2_RISEINT_Enable$scode_local_8, @function
	.text$CFGL2_RISEINT_Enable$scode_loacal_8:
	.align	1
	.stabs	"CFGL2_RISEINT_Enable:F(0,15)",36,0,383,CFGL2_RISEINT_Enable
	.stabs	"NewState:p(2,2)",160,0,383,0
	.export	CFGL2_RISEINT_Enable
	.type	CFGL2_RISEINT_Enable, @function
CFGL2_RISEINT_Enable:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext8
.Ltext8:
	.stabn	68,0,384,.LM174-.LFBB8
.LM174:
.LFBB8:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,389,.LM175-.LFBB8
.LM175:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L16
	.stabn	68,0,392,.LM176-.LFBB8
.LM176:
	LD	r5,#1073752456
// inline asm begin
	// 392 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,393,.LM177-.LFBB8
.LM177:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 393 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
// inline asm end
	JMP	.L15
.L16:
	.stabn	68,0,399,.LM178-.LFBB8
.LM178:
	LD	r5,#1073752456
// inline asm begin
	// 399 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,400,.LM179-.LFBB8
.LM179:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 400 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
// inline asm end
.L15:
	.stabn	68,0,402,.LM180-.LFBB8
.LM180:
	ADD	sp,#4
	JMP	lr
	.size	CFGL2_RISEINT_Enable, .-CFGL2_RISEINT_Enable
.Lscope8:
	.stabs	"",36,0,0,.Lscope8-.LFBB8
	.stabd	78,0,0
	.section .text$CFGL1_FALLINT_Enable
	.type	.text$CFGL1_FALLINT_Enable$scode_local_9, @function
	.text$CFGL1_FALLINT_Enable$scode_loacal_9:
	.align	1
	.stabs	"CFGL1_FALLINT_Enable:F(0,15)",36,0,410,CFGL1_FALLINT_Enable
	.stabs	"NewState:p(2,2)",160,0,410,0
	.export	CFGL1_FALLINT_Enable
	.type	CFGL1_FALLINT_Enable, @function
CFGL1_FALLINT_Enable:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext9
.Ltext9:
	.stabn	68,0,411,.LM181-.LFBB9
.LM181:
.LFBB9:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,416,.LM182-.LFBB9
.LM182:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L19
	.stabn	68,0,419,.LM183-.LFBB9
.LM183:
	LD	r5,#1073752448
// inline asm begin
	// 419 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,420,.LM184-.LFBB9
.LM184:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 420 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
// inline asm end
	JMP	.L18
.L19:
	.stabn	68,0,426,.LM185-.LFBB9
.LM185:
	LD	r5,#1073752448
// inline asm begin
	// 426 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,427,.LM186-.LFBB9
.LM186:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 427 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
// inline asm end
.L18:
	.stabn	68,0,429,.LM187-.LFBB9
.LM187:
	ADD	sp,#4
	JMP	lr
	.size	CFGL1_FALLINT_Enable, .-CFGL1_FALLINT_Enable
.Lscope9:
	.stabs	"",36,0,0,.Lscope9-.LFBB9
	.stabd	78,0,0
	.section .text$CFGL1_RISEINT_Enable
	.type	.text$CFGL1_RISEINT_Enable$scode_local_10, @function
	.text$CFGL1_RISEINT_Enable$scode_loacal_10:
	.align	1
	.stabs	"CFGL1_RISEINT_Enable:F(0,15)",36,0,437,CFGL1_RISEINT_Enable
	.stabs	"NewState:p(2,2)",160,0,437,0
	.export	CFGL1_RISEINT_Enable
	.type	CFGL1_RISEINT_Enable, @function
CFGL1_RISEINT_Enable:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext10
.Ltext10:
	.stabn	68,0,438,.LM188-.LFBB10
.LM188:
.LFBB10:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,443,.LM189-.LFBB10
.LM189:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L22
	.stabn	68,0,446,.LM190-.LFBB10
.LM190:
	LD	r5,#1073752448
// inline asm begin
	// 446 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,447,.LM191-.LFBB10
.LM191:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 447 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
// inline asm end
	JMP	.L21
.L22:
	.stabn	68,0,453,.LM192-.LFBB10
.LM192:
	LD	r5,#1073752448
// inline asm begin
	// 453 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,454,.LM193-.LFBB10
.LM193:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 454 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
// inline asm end
.L21:
	.stabn	68,0,456,.LM194-.LFBB10
.LM194:
	ADD	sp,#4
	JMP	lr
	.size	CFGL1_RISEINT_Enable, .-CFGL1_RISEINT_Enable
.Lscope10:
	.stabs	"",36,0,0,.Lscope10-.LFBB10
	.stabd	78,0,0
	.section .text$CFGL1_Get_INT_Flag
	.type	.text$CFGL1_Get_INT_Flag$scode_local_11, @function
	.text$CFGL1_Get_INT_Flag$scode_loacal_11:
	.align	1
	.stabs	"CFGL1_Get_INT_Flag:F(2,4)",36,0,463,CFGL1_Get_INT_Flag
	.export	CFGL1_Get_INT_Flag
	.type	CFGL1_Get_INT_Flag, @function
CFGL1_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext11
.Ltext11:
	.stabn	68,0,464,.LM195-.LFBB11
.LM195:
.LFBB11:
	.stabn	68,0,466,.LM196-.LFBB11
.LM196:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L25
	.stabn	68,0,469,.LM197-.LFBB11
.LM197:
	MOV	r5,#1
	JMP	.L26
.L25:
	.stabn	68,0,474,.LM198-.LFBB11
.LM198:
	MOV	r5,#0
.L26:
	.stabn	68,0,476,.LM199-.LFBB11
.LM199:
	MOV	r0,r5
	JMP	lr
	.size	CFGL1_Get_INT_Flag, .-CFGL1_Get_INT_Flag
.Lscope11:
	.stabs	"",36,0,0,.Lscope11-.LFBB11
	.stabd	78,0,0
	.section .text$CFGL2_Get_INT_Flag
	.type	.text$CFGL2_Get_INT_Flag$scode_local_12, @function
	.text$CFGL2_Get_INT_Flag$scode_loacal_12:
	.align	1
	.stabs	"CFGL2_Get_INT_Flag:F(2,4)",36,0,483,CFGL2_Get_INT_Flag
	.export	CFGL2_Get_INT_Flag
	.type	CFGL2_Get_INT_Flag, @function
CFGL2_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext12
.Ltext12:
	.stabn	68,0,484,.LM200-.LFBB12
.LM200:
.LFBB12:
	.stabn	68,0,486,.LM201-.LFBB12
.LM201:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L28
	.stabn	68,0,489,.LM202-.LFBB12
.LM202:
	MOV	r5,#1
	JMP	.L29
.L28:
	.stabn	68,0,494,.LM203-.LFBB12
.LM203:
	MOV	r5,#0
.L29:
	.stabn	68,0,496,.LM204-.LFBB12
.LM204:
	MOV	r0,r5
	JMP	lr
	.size	CFGL2_Get_INT_Flag, .-CFGL2_Get_INT_Flag
.Lscope12:
	.stabs	"",36,0,0,.Lscope12-.LFBB12
	.stabd	78,0,0
	.section .text$CFGL1_Clear_RISEINT_Flag
	.type	.text$CFGL1_Clear_RISEINT_Flag$scode_local_13, @function
	.text$CFGL1_Clear_RISEINT_Flag$scode_loacal_13:
	.align	1
	.stabs	"CFGL1_Clear_RISEINT_Flag:F(0,15)",36,0,503,CFGL1_Clear_RISEINT_Flag
	.export	CFGL1_Clear_RISEINT_Flag
	.type	CFGL1_Clear_RISEINT_Flag, @function
CFGL1_Clear_RISEINT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext13
.Ltext13:
	.stabn	68,0,504,.LM205-.LFBB13
.LM205:
.LFBB13:
	.stabn	68,0,506,.LM206-.LFBB13
.LM206:
	LD	r5,#1073752448
// inline asm begin
	// 506 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,507,.LM207-.LFBB13
.LM207:
// inline asm end
	NOP
.L31:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	LSR	r5,#8
	CMP	r5,#0
	JNZ	.L31
	.stabn	68,0,508,.LM208-.LFBB13
.LM208:
	LD	r5,#1073752448
// inline asm begin
	// 508 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,509,.LM209-.LFBB13
.LM209:
// inline asm end
	JMP	lr
	.size	CFGL1_Clear_RISEINT_Flag, .-CFGL1_Clear_RISEINT_Flag
.Lscope13:
	.stabs	"",36,0,0,.Lscope13-.LFBB13
	.stabd	78,0,0
	.section .text$CFGL1_Clear_FALLINT_Flag
	.type	.text$CFGL1_Clear_FALLINT_Flag$scode_local_14, @function
	.text$CFGL1_Clear_FALLINT_Flag$scode_loacal_14:
	.align	1
	.stabs	"CFGL1_Clear_FALLINT_Flag:F(0,15)",36,0,516,CFGL1_Clear_FALLINT_Flag
	.export	CFGL1_Clear_FALLINT_Flag
	.type	CFGL1_Clear_FALLINT_Flag, @function
CFGL1_Clear_FALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext14
.Ltext14:
	.stabn	68,0,517,.LM210-.LFBB14
.LM210:
.LFBB14:
	.stabn	68,0,519,.LM211-.LFBB14
.LM211:
	LD	r5,#1073752448
// inline asm begin
	// 519 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,520,.LM212-.LFBB14
.LM212:
// inline asm end
	NOP
.L33:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	LSR	r5,#8
	CMP	r5,#0
	JNZ	.L33
	.stabn	68,0,521,.LM213-.LFBB14
.LM213:
	LD	r5,#1073752448
// inline asm begin
	// 521 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,522,.LM214-.LFBB14
.LM214:
// inline asm end
	JMP	lr
	.size	CFGL1_Clear_FALLINT_Flag, .-CFGL1_Clear_FALLINT_Flag
.Lscope14:
	.stabs	"",36,0,0,.Lscope14-.LFBB14
	.stabd	78,0,0
	.section .text$CFGL1_Clear_RISEFALLINT_Flag
	.type	.text$CFGL1_Clear_RISEFALLINT_Flag$scode_local_15, @function
	.text$CFGL1_Clear_RISEFALLINT_Flag$scode_loacal_15:
	.align	1
	.stabs	"CFGL1_Clear_RISEFALLINT_Flag:F(0,15)",36,0,529,CFGL1_Clear_RISEFALLINT_Flag
	.export	CFGL1_Clear_RISEFALLINT_Flag
	.type	CFGL1_Clear_RISEFALLINT_Flag, @function
CFGL1_Clear_RISEFALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext15
.Ltext15:
	.stabn	68,0,530,.LM215-.LFBB15
.LM215:
.LFBB15:
	.stabn	68,0,532,.LM216-.LFBB15
.LM216:
	LD	r5,#1073752448
// inline asm begin
	// 532 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,533,.LM217-.LFBB15
.LM217:
// inline asm end
	LD	r5,#1073752448
// inline asm begin
	// 533 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,534,.LM218-.LFBB15
.LM218:
// inline asm end
	NOP
.L35:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#255
	ADD	r5,r5,#1
	ANL	r5,r4,r5
	LSR	r5,#8
	CMP	r5,#0
	JNZ	.L35
	.stabn	68,0,535,.LM219-.LFBB15
.LM219:
	LD	r5,#1073752448
// inline asm begin
	// 535 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,536,.LM220-.LFBB15
.LM220:
// inline asm end
	LD	r5,#1073752448
// inline asm begin
	// 536 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,537,.LM221-.LFBB15
.LM221:
// inline asm end
	JMP	lr
	.size	CFGL1_Clear_RISEFALLINT_Flag, .-CFGL1_Clear_RISEFALLINT_Flag
.Lscope15:
	.stabs	"",36,0,0,.Lscope15-.LFBB15
	.stabd	78,0,0
	.section .text$CFGL2_Clear_RISEINT_Flag
	.type	.text$CFGL2_Clear_RISEINT_Flag$scode_local_16, @function
	.text$CFGL2_Clear_RISEINT_Flag$scode_loacal_16:
	.align	1
	.stabs	"CFGL2_Clear_RISEINT_Flag:F(0,15)",36,0,544,CFGL2_Clear_RISEINT_Flag
	.export	CFGL2_Clear_RISEINT_Flag
	.type	CFGL2_Clear_RISEINT_Flag, @function
CFGL2_Clear_RISEINT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext16
.Ltext16:
	.stabn	68,0,545,.LM222-.LFBB16
.LM222:
.LFBB16:
	.stabn	68,0,547,.LM223-.LFBB16
.LM223:
	LD	r5,#1073752456
// inline asm begin
	// 547 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,548,.LM224-.LFBB16
.LM224:
// inline asm end
	NOP
.L37:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	LSR	r5,#9
	CMP	r5,#0
	JNZ	.L37
	.stabn	68,0,549,.LM225-.LFBB16
.LM225:
	LD	r5,#1073752456
// inline asm begin
	// 549 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,550,.LM226-.LFBB16
.LM226:
// inline asm end
	JMP	lr
	.size	CFGL2_Clear_RISEINT_Flag, .-CFGL2_Clear_RISEINT_Flag
.Lscope16:
	.stabs	"",36,0,0,.Lscope16-.LFBB16
	.stabd	78,0,0
	.section .text$CFGL2_Clear_RISEFALLINT_Flag
	.type	.text$CFGL2_Clear_RISEFALLINT_Flag$scode_local_17, @function
	.text$CFGL2_Clear_RISEFALLINT_Flag$scode_loacal_17:
	.align	1
	.stabs	"CFGL2_Clear_RISEFALLINT_Flag:F(0,15)",36,0,557,CFGL2_Clear_RISEFALLINT_Flag
	.export	CFGL2_Clear_RISEFALLINT_Flag
	.type	CFGL2_Clear_RISEFALLINT_Flag, @function
CFGL2_Clear_RISEFALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext17
.Ltext17:
	.stabn	68,0,558,.LM227-.LFBB17
.LM227:
.LFBB17:
	.stabn	68,0,560,.LM228-.LFBB17
.LM228:
	LD	r5,#1073752456
// inline asm begin
	// 560 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,561,.LM229-.LFBB17
.LM229:
// inline asm end
	LD	r5,#1073752456
// inline asm begin
	// 561 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,562,.LM230-.LFBB17
.LM230:
// inline asm end
	NOP
.L39:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	LSR	r5,#9
	CMP	r5,#0
	JNZ	.L39
	.stabn	68,0,563,.LM231-.LFBB17
.LM231:
	LD	r5,#1073752456
// inline asm begin
	// 563 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,564,.LM232-.LFBB17
.LM232:
// inline asm end
	LD	r5,#1073752456
// inline asm begin
	// 564 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,565,.LM233-.LFBB17
.LM233:
// inline asm end
	JMP	lr
	.size	CFGL2_Clear_RISEFALLINT_Flag, .-CFGL2_Clear_RISEFALLINT_Flag
.Lscope17:
	.stabs	"",36,0,0,.Lscope17-.LFBB17
	.stabd	78,0,0
	.section .text$CFGL2_Clear_FALLINT_Flag
	.type	.text$CFGL2_Clear_FALLINT_Flag$scode_local_18, @function
	.text$CFGL2_Clear_FALLINT_Flag$scode_loacal_18:
	.align	1
	.stabs	"CFGL2_Clear_FALLINT_Flag:F(0,15)",36,0,572,CFGL2_Clear_FALLINT_Flag
	.export	CFGL2_Clear_FALLINT_Flag
	.type	CFGL2_Clear_FALLINT_Flag, @function
CFGL2_Clear_FALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext18
.Ltext18:
	.stabn	68,0,573,.LM234-.LFBB18
.LM234:
.LFBB18:
	.stabn	68,0,575,.LM235-.LFBB18
.LM235:
	LD	r5,#1073752456
// inline asm begin
	// 575 "../system/src/kf32a_basic_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,576,.LM236-.LFBB18
.LM236:
// inline asm end
	NOP
.L41:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	LSL	r5,#9
	ANL	r5,r4,r5
	LSR	r5,#9
	CMP	r5,#0
	JNZ	.L41
	.stabn	68,0,577,.LM237-.LFBB18
.LM237:
	LD	r5,#1073752456
// inline asm begin
	// 577 "../system/src/kf32a_basic_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,578,.LM238-.LFBB18
.LM238:
// inline asm end
	JMP	lr
	.size	CFGL2_Clear_FALLINT_Flag, .-CFGL2_Clear_FALLINT_Flag
.Lscope18:
	.stabs	"",36,0,0,.Lscope18-.LFBB18
	.stabd	78,0,0
	.section .text$CFGL2_OUT_STATE
	.type	.text$CFGL2_OUT_STATE$scode_local_19, @function
	.text$CFGL2_OUT_STATE$scode_loacal_19:
	.align	1
	.stabs	"CFGL2_OUT_STATE:F(2,4)",36,0,585,CFGL2_OUT_STATE
	.export	CFGL2_OUT_STATE
	.type	CFGL2_OUT_STATE, @function
CFGL2_OUT_STATE:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext19
.Ltext19:
	.stabn	68,0,586,.LM239-.LFBB19
.LM239:
.LFBB19:
	.stabn	68,0,588,.LM240-.LFBB19
.LM240:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#2
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L43
	.stabn	68,0,591,.LM241-.LFBB19
.LM241:
	MOV	r5,#1
	JMP	.L44
.L43:
	.stabn	68,0,596,.LM242-.LFBB19
.LM242:
	MOV	r5,#0
.L44:
	.stabn	68,0,598,.LM243-.LFBB19
.LM243:
	MOV	r0,r5
	JMP	lr
	.size	CFGL2_OUT_STATE, .-CFGL2_OUT_STATE
.Lscope19:
	.stabs	"",36,0,0,.Lscope19-.LFBB19
	.stabd	78,0,0
	.section .text$CFGL1_OUT_STATE
	.type	.text$CFGL1_OUT_STATE$scode_local_20, @function
	.text$CFGL1_OUT_STATE$scode_loacal_20:
	.align	1
	.stabs	"CFGL1_OUT_STATE:F(2,4)",36,0,605,CFGL1_OUT_STATE
	.export	CFGL1_OUT_STATE
	.type	CFGL1_OUT_STATE, @function
CFGL1_OUT_STATE:
	.stabd	46,0,0
	.stabs	"../system/src/kf32a_basic_cfgl.c",132,0,0,.Ltext20
.Ltext20:
	.stabn	68,0,606,.LM244-.LFBB20
.LM244:
.LFBB20:
	.stabn	68,0,608,.LM245-.LFBB20
.LM245:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L46
	.stabn	68,0,611,.LM246-.LFBB20
.LM246:
	MOV	r5,#1
	JMP	.L47
.L46:
	.stabn	68,0,616,.LM247-.LFBB20
.LM247:
	MOV	r5,#0
.L47:
	.stabn	68,0,618,.LM248-.LFBB20
.LM248:
	MOV	r0,r5
	JMP	lr
	.size	CFGL1_OUT_STATE, .-CFGL1_OUT_STATE
.Lscope20:
	.stabs	"",36,0,0,.Lscope20-.LFBB20
	.stabd	78,0,0
	.text
	.stabs	"",100,0,0,.Letext0
.Letext0:
