Oh no...

Cycle: 4
MARS instruction number: 4	Instruction: addu $1,$1,$0
Expected:	Register Write to Reg: 0x01 Val: 0x10000000
Got     :	Memory Write to Addr: 0x00000000 Val: 0x00000000
Wrote to incorrect structure

Cycle: 5
MARS instruction number: 5	Instruction: sw $8,0($1)
Expected:	Memory Write to Addr: 0x10000000 Val: 0x00001111
Got     :	Register Write to Reg: 0x01 Val: 0x10000000
Wrote to incorrect structure

Cycle: 7
MARS instruction number: 6	Instruction: lui $1,4096
Expected:	Register Write to Reg: 0x01 Val: 0x10000000
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


