{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513654453020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513654453028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 11:34:12 2017 " "Processing started: Tue Dec 19 11:34:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513654453028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513654453028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_Audio -c SoCKit_Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_Audio -c SoCKit_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513654453029 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1513654454173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_n reset_n SoCKit_Audio.v(375) " "Verilog HDL Declaration information at SoCKit_Audio.v(375): object \"RESET_n\" differs only in case from object \"reset_n\" in the same scope" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 375 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654472882 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SoCKit_Audio SoCKit_Audio.v(229) " "Verilog Module Declaration warning at SoCKit_Audio.v(229): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SoCKit_Audio\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 229 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654472931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sockit_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sockit_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Audio " "Found entity 1: SoCKit_Audio" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/audio_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/audio_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios " "Found entity 1: audio_nios" {  } { { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_irq_mapper " "Found entity 1: audio_nios_irq_mapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473643 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_rsp_xbar_mux_002 " "Found entity 1: audio_nios_rsp_xbar_mux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_rsp_xbar_demux_006 " "Found entity 1: audio_nios_rsp_xbar_demux_006" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_006.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cmd_xbar_demux_002 " "Found entity 1: audio_nios_cmd_xbar_demux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_rsp_xbar_mux_001 " "Found entity 1: audio_nios_rsp_xbar_mux_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_rsp_xbar_mux " "Found entity 1: audio_nios_rsp_xbar_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_rsp_xbar_demux_002 " "Found entity 1: audio_nios_rsp_xbar_demux_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_rsp_xbar_demux " "Found entity 1: audio_nios_rsp_xbar_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cmd_xbar_mux " "Found entity 1: audio_nios_cmd_xbar_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_mux.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cmd_xbar_demux_001 " "Found entity 1: audio_nios_cmd_xbar_demux_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cmd_xbar_demux " "Found entity 1: audio_nios_cmd_xbar_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audio_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_id_router_006.sv(48) " "Verilog HDL Declaration information at audio_nios_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_id_router_006.sv(49) " "Verilog HDL Declaration information at audio_nios_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_id_router_006_default_decode " "Found entity 1: audio_nios_id_router_006_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473800 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_id_router_006 " "Found entity 2: audio_nios_id_router_006" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_addr_router_002.sv(48) " "Verilog HDL Declaration information at audio_nios_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_addr_router_002.sv(49) " "Verilog HDL Declaration information at audio_nios_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_addr_router_002_default_decode " "Found entity 1: audio_nios_addr_router_002_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473805 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_addr_router_002 " "Found entity 2: audio_nios_addr_router_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_id_router_005.sv(48) " "Verilog HDL Declaration information at audio_nios_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_id_router_005.sv(49) " "Verilog HDL Declaration information at audio_nios_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_id_router_005_default_decode " "Found entity 1: audio_nios_id_router_005_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473825 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_id_router_005 " "Found entity 2: audio_nios_id_router_005" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_id_router_002.sv(48) " "Verilog HDL Declaration information at audio_nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_id_router_002.sv(49) " "Verilog HDL Declaration information at audio_nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_id_router_002_default_decode " "Found entity 1: audio_nios_id_router_002_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473845 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_id_router_002 " "Found entity 2: audio_nios_id_router_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_id_router.sv(48) " "Verilog HDL Declaration information at audio_nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_id_router.sv(49) " "Verilog HDL Declaration information at audio_nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_id_router_default_decode " "Found entity 1: audio_nios_id_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473852 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_id_router " "Found entity 2: audio_nios_id_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_addr_router_001_default_decode " "Found entity 1: audio_nios_addr_router_001_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473856 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_addr_router_001 " "Found entity 2: audio_nios_addr_router_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_addr_router.sv(48) " "Verilog HDL Declaration information at audio_nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_addr_router.sv(49) " "Verilog HDL Declaration information at audio_nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654473859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_addr_router_default_decode " "Found entity 1: audio_nios_addr_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473861 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_addr_router " "Found entity 2: audio_nios_addr_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3 " "Found entity 1: audio_nios_DDR3" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_c0 " "Found entity 1: audio_nios_DDR3_c0" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654473993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654473993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474125 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474125 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474138 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474138 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474149 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474155 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0 " "Found entity 1: audio_nios_DDR3_s0" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474312 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474312 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_DDR3_s0_addr_router.sv(48) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_DDR3_s0_addr_router.sv(49) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_addr_router_default_decode " "Found entity 1: audio_nios_DDR3_s0_addr_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474328 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_DDR3_s0_addr_router " "Found entity 2: audio_nios_DDR3_s0_addr_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_DDR3_s0_addr_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_DDR3_s0_addr_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_addr_router_001_default_decode " "Found entity 1: audio_nios_DDR3_s0_addr_router_001_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474333 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_DDR3_s0_addr_router_001 " "Found entity 2: audio_nios_DDR3_s0_addr_router_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_cmd_xbar_demux " "Found entity 1: audio_nios_DDR3_s0_cmd_xbar_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_demux.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_cmd_xbar_demux_001 " "Found entity 1: audio_nios_DDR3_s0_cmd_xbar_demux_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_demux_001.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_cmd_xbar_mux_003 " "Found entity 1: audio_nios_DDR3_s0_cmd_xbar_mux_003" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_mux_003.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_DDR3_s0_id_router.sv(48) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_DDR3_s0_id_router.sv(49) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_id_router_default_decode " "Found entity 1: audio_nios_DDR3_s0_id_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474351 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_DDR3_s0_id_router " "Found entity 2: audio_nios_DDR3_s0_id_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_DDR3_s0_id_router_003.sv(48) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_DDR3_s0_id_router_003.sv(49) " "Verilog HDL Declaration information at audio_nios_DDR3_s0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_id_router_003_default_decode " "Found entity 1: audio_nios_DDR3_s0_id_router_003_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474356 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_DDR3_s0_id_router_003 " "Found entity 2: audio_nios_DDR3_s0_id_router_003" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_irq_mapper " "Found entity 1: audio_nios_DDR3_s0_irq_mapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_irq_mapper.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_rsp_xbar_demux_003 " "Found entity 1: audio_nios_DDR3_s0_rsp_xbar_demux_003" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_rsp_xbar_demux_003.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_s0_rsp_xbar_mux " "Found entity 1: audio_nios_DDR3_s0_rsp_xbar_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_rsp_xbar_mux.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "audio_nios/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "audio_nios/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513654474391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "audio_nios/synthesis/submodules/rw_manager_datamux.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "audio_nios/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "audio_nios/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "audio_nios/synthesis/submodules/rw_manager_ddr3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "audio_nios/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "audio_nios/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "audio_nios/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "audio_nios/synthesis/submodules/rw_manager_generic.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "audio_nios/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "audio_nios/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "audio_nios/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "audio_nios/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "audio_nios/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "audio_nios/synthesis/submodules/rw_manager_ram.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "audio_nios/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "audio_nios/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "audio_nios/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "audio_nios/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474464 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1513654474468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "audio_nios/synthesis/submodules/sequencer_reg_file.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "audio_nios/synthesis/submodules/afi_mux_ddr3_ddrx.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_clock_pair_generator " "Found entity 1: audio_nios_DDR3_p0_clock_pair_generator" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_clock_pair_generator.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_read_valid_selector " "Found entity 1: audio_nios_DDR3_p0_read_valid_selector" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_addr_cmd_datapath " "Found entity 1: audio_nios_DDR3_p0_addr_cmd_datapath" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_reset " "Found entity 1: audio_nios_DDR3_p0_reset" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_acv_ldc " "Found entity 1: audio_nios_DDR3_p0_acv_ldc" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_acv_ldc.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_memphy " "Found entity 1: audio_nios_DDR3_p0_memphy" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_reset_sync " "Found entity 1: audio_nios_DDR3_p0_reset_sync" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset_sync.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_new_io_pads " "Found entity 1: audio_nios_DDR3_p0_new_io_pads" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_new_io_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_fr_cycle_shifter " "Found entity 1: audio_nios_DDR3_p0_fr_cycle_shifter" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_fr_cycle_shifter.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_fr_cycle_extender " "Found entity 1: audio_nios_DDR3_p0_fr_cycle_extender" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_fr_cycle_extender.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_read_datapath " "Found entity 1: audio_nios_DDR3_p0_read_datapath" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_datapath.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_write_datapath " "Found entity 1: audio_nios_DDR3_p0_write_datapath" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_core_shadow_registers " "Found entity 1: audio_nios_DDR3_p0_core_shadow_registers" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_core_shadow_registers.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_simple_ddio_out " "Found entity 1: audio_nios_DDR3_p0_simple_ddio_out" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_simple_ddio_out.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_phy_csr " "Found entity 1: audio_nios_DDR3_p0_phy_csr" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_phy_csr.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_iss_probe " "Found entity 1: audio_nios_DDR3_p0_iss_probe" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_iss_probe.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_addr_cmd_pads " "Found entity 1: audio_nios_DDR3_p0_addr_cmd_pads" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_flop_mem " "Found entity 1: audio_nios_DDR3_p0_flop_mem" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_flop_mem.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0 " "Found entity 1: audio_nios_DDR3_p0" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_p0_altdqdqs " "Found entity 1: audio_nios_DDR3_p0_altdqdqs" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_altdqdqs.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "audio_nios/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_ddr3_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_ddr3_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_DDR3_pll0 " "Found entity 1: audio_nios_DDR3_pll0" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_altpll " "Found entity 1: audio_nios_altpll" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_altpll_audio " "Found entity 1: audio_nios_altpll_audio" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory2_1 " "Found entity 1: audio_nios_onchip_memory2_1" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474855 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1513654474879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1513654474879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file audio_nios/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "audio_nios/synthesis/submodules/AUDIO_ADC.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474885 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "audio_nios/synthesis/submodules/AUDIO_DAC.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474885 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474885 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_i2c_sda " "Found entity 1: audio_nios_i2c_sda" {  } { { "audio_nios/synthesis/submodules/audio_nios_i2c_sda.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_i2c_scl " "Found entity 1: audio_nios_i2c_scl" {  } { { "audio_nios/synthesis/submodules/audio_nios_i2c_scl.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_pio_led " "Found entity 1: audio_nios_pio_led" {  } { { "audio_nios/synthesis/submodules/audio_nios_pio_led.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_key.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_key " "Found entity 1: audio_nios_key" {  } { { "audio_nios/synthesis/submodules/audio_nios_key.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_jtag_uart_sim_scfifo_w " "Found entity 1: audio_nios_jtag_uart_sim_scfifo_w" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474924 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_jtag_uart_scfifo_w " "Found entity 2: audio_nios_jtag_uart_scfifo_w" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474924 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_jtag_uart_sim_scfifo_r " "Found entity 3: audio_nios_jtag_uart_sim_scfifo_r" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474924 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_jtag_uart_scfifo_r " "Found entity 4: audio_nios_jtag_uart_scfifo_r" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474924 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_jtag_uart " "Found entity 5: audio_nios_jtag_uart" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654474924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654474924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_ic_data_module " "Found entity 1: audio_nios_cpu_ic_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_cpu_ic_tag_module " "Found entity 2: audio_nios_cpu_ic_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_cpu_bht_module " "Found entity 3: audio_nios_cpu_bht_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_cpu_register_bank_a_module " "Found entity 4: audio_nios_cpu_register_bank_a_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_cpu_register_bank_b_module " "Found entity 5: audio_nios_cpu_register_bank_b_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_cpu_dc_tag_module " "Found entity 6: audio_nios_cpu_dc_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_cpu_dc_data_module " "Found entity 7: audio_nios_cpu_dc_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_cpu_dc_victim_module " "Found entity 8: audio_nios_cpu_dc_victim_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_cpu_nios2_oci_debug " "Found entity 9: audio_nios_cpu_nios2_oci_debug" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_cpu_ociram_sp_ram_module " "Found entity 10: audio_nios_cpu_ociram_sp_ram_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_cpu_nios2_ocimem " "Found entity 11: audio_nios_cpu_nios2_ocimem" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_cpu_nios2_avalon_reg " "Found entity 12: audio_nios_cpu_nios2_avalon_reg" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_cpu_nios2_oci_break " "Found entity 13: audio_nios_cpu_nios2_oci_break" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_cpu_nios2_oci_xbrk " "Found entity 14: audio_nios_cpu_nios2_oci_xbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_cpu_nios2_oci_dbrk " "Found entity 15: audio_nios_cpu_nios2_oci_dbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_cpu_nios2_oci_itrace " "Found entity 16: audio_nios_cpu_nios2_oci_itrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_cpu_nios2_oci_td_mode " "Found entity 17: audio_nios_cpu_nios2_oci_td_mode" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_cpu_nios2_oci_dtrace " "Found entity 18: audio_nios_cpu_nios2_oci_dtrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_cpu_nios2_oci_compute_tm_count " "Found entity 19: audio_nios_cpu_nios2_oci_compute_tm_count" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_cpu_nios2_oci_fifowp_inc " "Found entity 20: audio_nios_cpu_nios2_oci_fifowp_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_cpu_nios2_oci_fifocount_inc " "Found entity 21: audio_nios_cpu_nios2_oci_fifocount_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_cpu_nios2_oci_fifo " "Found entity 22: audio_nios_cpu_nios2_oci_fifo" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_cpu_nios2_oci_pib " "Found entity 23: audio_nios_cpu_nios2_oci_pib" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_cpu_nios2_oci_im " "Found entity 24: audio_nios_cpu_nios2_oci_im" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_cpu_nios2_performance_monitors " "Found entity 25: audio_nios_cpu_nios2_performance_monitors" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_cpu_nios2_oci " "Found entity 26: audio_nios_cpu_nios2_oci" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_cpu " "Found entity 27: audio_nios_cpu" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_jtag_debug_module_sysclk " "Found entity 1: audio_nios_cpu_jtag_debug_module_sysclk" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_jtag_debug_module_tck " "Found entity 1: audio_nios_cpu_jtag_debug_module_tck" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_tck.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_jtag_debug_module_wrapper " "Found entity 1: audio_nios_cpu_jtag_debug_module_wrapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_mult_cell " "Found entity 1: audio_nios_cpu_mult_cell" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_oci_test_bench " "Found entity 1: audio_nios_cpu_oci_test_bench" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_oci_test_bench.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_cpu_test_bench " "Found entity 1: audio_nios_cpu_test_bench" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_test_bench.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altera " "Found entity 1: pll_altera" {  } { { "pll_altera.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/pll_altera.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_altera/pll_altera_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_altera/pll_altera_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altera_0002 " "Found entity 1: pll_altera_0002" {  } { { "pll_altera/pll_altera_0002.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/pll_altera/pll_altera_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654476737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654476737 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_cpu.v(2074) " "Verilog HDL or VHDL warning at audio_nios_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513654476792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_cpu.v(2076) " "Verilog HDL or VHDL warning at audio_nios_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513654476792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_cpu.v(2232) " "Verilog HDL or VHDL warning at audio_nios_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513654476793 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_cpu.v(3060) " "Verilog HDL or VHDL warning at audio_nios_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1513654476801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Audio " "Elaborating entity \"SoCKit_Audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513654477779 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n SoCKit_Audio.v(338) " "Output port \"HSMC_CLKOUT_n\" at SoCKit_Audio.v(338) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477840 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p SoCKit_Audio.v(339) " "Output port \"HSMC_CLKOUT_p\" at SoCKit_Audio.v(339) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477840 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B SoCKit_Audio.v(403) " "Output port \"VGA_B\" at SoCKit_Audio.v(403) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477840 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G SoCKit_Audio.v(406) " "Output port \"VGA_G\" at SoCKit_Audio.v(406) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477840 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R SoCKit_Audio.v(408) " "Output port \"VGA_R\" at SoCKit_Audio.v(408) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477840 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL SoCKit_Audio.v(267) " "Output port \"FAN_CTRL\" at SoCKit_Audio.v(267) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLK_OUT0 SoCKit_Audio.v(341) " "Output port \"HSMC_CLK_OUT0\" at SoCKit_Audio.v(341) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_Audio.v(350) " "Output port \"HSMC_SCL\" at SoCKit_Audio.v(350) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_Audio.v(385) " "Output port \"TEMP_CS_n\" at SoCKit_Audio.v(385) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_Audio.v(386) " "Output port \"TEMP_DIN\" at SoCKit_Audio.v(386) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_Audio.v(388) " "Output port \"TEMP_SCLK\" at SoCKit_Audio.v(388) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_Audio.v(393) " "Output port \"USB_EMPTY\" at SoCKit_Audio.v(393) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_Audio.v(394) " "Output port \"USB_FULL\" at SoCKit_Audio.v(394) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477841 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n SoCKit_Audio.v(404) " "Output port \"VGA_BLANK_n\" at SoCKit_Audio.v(404) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477842 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK SoCKit_Audio.v(405) " "Output port \"VGA_CLK\" at SoCKit_Audio.v(405) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477842 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS SoCKit_Audio.v(407) " "Output port \"VGA_HS\" at SoCKit_Audio.v(407) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477842 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n SoCKit_Audio.v(409) " "Output port \"VGA_SYNC_n\" at SoCKit_Audio.v(409) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477842 "|SoCKit_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS SoCKit_Audio.v(410) " "Output port \"VGA_VS\" at SoCKit_Audio.v(410) has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513654477842 "|SoCKit_Audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios audio_nios:nios_audio_ins " "Elaborating entity \"audio_nios\" for hierarchy \"audio_nios:nios_audio_ins\"" {  } { { "SoCKit_Audio.v" "nios_audio_ins" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654477968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_peripheral_bridge" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654478934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(176) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(176): truncated value with size 32 to match size of target (7)" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654478959 "|SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(178) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(178): truncated value with size 32 to match size of target (7)" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654478959 "|SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654478996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654479099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654479169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654479179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654479189 ""}  } { { "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654479189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654479249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654479338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu audio_nios:nios_audio_ins\|audio_nios_cpu:cpu " "Elaborating entity \"audio_nios_cpu\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654479420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_test_bench audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_test_bench:the_audio_nios_cpu_test_bench " "Elaborating entity \"audio_nios_cpu_test_bench\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_test_bench:the_audio_nios_cpu_test_bench\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_test_bench" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 6008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654480271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_ic_data_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data " "Elaborating entity \"audio_nios_cpu_ic_data_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_ic_data" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654480313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654481934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654482142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654482142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_ic_tag_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag " "Elaborating entity \"audio_nios_cpu_ic_tag_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_ic_tag" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgn1 " "Found entity 1: altsyncram_hgn1" {  } { { "db/altsyncram_hgn1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_hgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654482469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654482469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgn1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hgn1:auto_generated " "Elaborating entity \"altsyncram_hgn1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_bht_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_bht_module:audio_nios_cpu_bht " "Elaborating entity \"audio_nios_cpu_bht_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_bht_module:audio_nios_cpu_bht\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_bht" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_bht_module:audio_nios_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_bht_module:audio_nios_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44n1 " "Found entity 1: altsyncram_44n1" {  } { { "db/altsyncram_44n1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_44n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654482843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654482843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44n1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_bht_module:audio_nios_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_44n1:auto_generated " "Elaborating entity \"altsyncram_44n1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_bht_module:audio_nios_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_44n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_register_bank_a_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a " "Elaborating entity \"audio_nios_cpu_register_bank_a_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_register_bank_a" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654482961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4im1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4im1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4im1 " "Found entity 1: altsyncram_4im1" {  } { { "db/altsyncram_4im1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_4im1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654483094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654483094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4im1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4im1:auto_generated " "Elaborating entity \"altsyncram_4im1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4im1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_register_bank_b_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b " "Elaborating entity \"audio_nios_cpu_register_bank_b_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_register_bank_b" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5im1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5im1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5im1 " "Found entity 1: altsyncram_5im1" {  } { { "db/altsyncram_5im1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_5im1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654483510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654483510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5im1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5im1:auto_generated " "Elaborating entity \"altsyncram_5im1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5im1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_dc_tag_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag " "Elaborating entity \"audio_nios_cpu_dc_tag_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_dc_tag" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kom1 " "Found entity 1: altsyncram_kom1" {  } { { "db/altsyncram_kom1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_kom1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654483902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654483902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kom1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kom1:auto_generated " "Elaborating entity \"altsyncram_kom1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654483906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_dc_data_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data " "Elaborating entity \"audio_nios_cpu_dc_data_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_dc_data" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 7957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654484252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654484252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_dc_victim_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim " "Elaborating entity \"audio_nios_cpu_dc_victim_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_dc_victim" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 8084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654484509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654484509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_mult_cell audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell " "Elaborating entity \"audio_nios_cpu_mult_cell\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_mult_cell" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 9762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654484937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654484937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654484942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654485947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654486379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654486379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654486427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci " "Elaborating entity \"audio_nios_cpu_nios2_oci\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 10002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_debug audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_debug" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altera_std_synchronizer" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_ocimem audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_cpu_nios2_ocimem\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_ocimem" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_ociram_sp_ram_module audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_ociram_sp_ram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_v2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654487654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654487654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_v2e1:auto_generated " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem\|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_v2e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_avalon_reg audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_avalon_reg" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_break audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_break:the_audio_nios_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_cpu_nios2_oci_break\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_break:the_audio_nios_cpu_nios2_oci_break\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_break" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654487941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_xbrk audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_xbrk:the_audio_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_xbrk:the_audio_nios_cpu_nios2_oci_xbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_xbrk" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_dbrk audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_dbrk:the_audio_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_dbrk:the_audio_nios_cpu_nios2_oci_dbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_dbrk" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_itrace audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_itrace:the_audio_nios_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_itrace:the_audio_nios_cpu_nios2_oci_itrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_itrace" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_dtrace audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_dtrace:the_audio_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_dtrace:the_audio_nios_cpu_nios2_oci_dtrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_dtrace" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_td_mode audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_dtrace:the_audio_nios_cpu_nios2_oci_dtrace\|audio_nios_cpu_nios2_oci_td_mode:audio_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_dtrace:the_audio_nios_cpu_nios2_oci_dtrace\|audio_nios_cpu_nios2_oci_td_mode:audio_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_fifo audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_compute_tm_count audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_nios2_oci_compute_tm_count:audio_nios_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"audio_nios_cpu_nios2_oci_compute_tm_count\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_nios2_oci_compute_tm_count:audio_nios_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_nios2_oci_compute_tm_count_tm_count" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_fifowp_inc audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_nios2_oci_fifowp_inc:audio_nios_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"audio_nios_cpu_nios2_oci_fifowp_inc\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_nios2_oci_fifowp_inc:audio_nios_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_nios2_oci_fifowp_inc_fifowp" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_fifocount_inc audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_nios2_oci_fifocount_inc:audio_nios_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"audio_nios_cpu_nios2_oci_fifocount_inc\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_nios2_oci_fifocount_inc:audio_nios_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "audio_nios_cpu_nios2_oci_fifocount_inc_fifocount" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_oci_test_bench audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_oci_test_bench:the_audio_nios_cpu_oci_test_bench " "Elaborating entity \"audio_nios_cpu_oci_test_bench\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_fifo:the_audio_nios_cpu_nios2_oci_fifo\|audio_nios_cpu_oci_test_bench:the_audio_nios_cpu_oci_test_bench\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_oci_test_bench" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488253 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "audio_nios_cpu_oci_test_bench " "Entity \"audio_nios_cpu_oci_test_bench\" contains only dangling pins" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_oci_test_bench" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1513654488255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_pib audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_pib:the_audio_nios_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_pib:the_audio_nios_cpu_nios2_oci_pib\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_pib" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_nios2_oci_im audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_im:the_audio_nios_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_cpu_nios2_oci_im\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_nios2_oci_im:the_audio_nios_cpu_nios2_oci_im\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_im" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_jtag_debug_module_wrapper audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper " "Elaborating entity \"audio_nios_cpu_jtag_debug_module_wrapper\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_jtag_debug_module_wrapper" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_jtag_debug_module_tck audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck " "Elaborating entity \"audio_nios_cpu_jtag_debug_module_tck\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" "the_audio_nios_cpu_jtag_debug_module_tck" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cpu_jtag_debug_module_sysclk audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk " "Elaborating entity \"audio_nios_cpu_jtag_debug_module_sysclk\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" "the_audio_nios_cpu_jtag_debug_module_sysclk" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" "audio_nios_cpu_jtag_debug_module_phy" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654488494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654489720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cpu:cpu\|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci\|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654489863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart " "Elaborating entity \"audio_nios_jtag_uart\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\"" {  } { { "audio_nios/synthesis/audio_nios.v" "jtag_uart" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654489892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_w audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w " "Elaborating entity \"audio_nios_jtag_uart_scfifo_w\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_w" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654489916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "wfifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654490487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490501 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654490501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654490607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654490607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654490634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654490634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654490662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654490662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654490790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654490790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654490951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654490951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654490956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654491057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654491057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654491168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654491168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_r audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r " "Elaborating entity \"audio_nios_jtag_uart_scfifo_r\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_r" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "audio_nios_jtag_uart_alt_jtag_atlantic" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654491488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491490 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654491490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_key audio_nios:nios_audio_ins\|audio_nios_key:key " "Elaborating entity \"audio_nios_key\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_key:key\"" {  } { { "audio_nios/synthesis/audio_nios.v" "key" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_pio_led audio_nios:nios_audio_ins\|audio_nios_pio_led:pio_led " "Elaborating entity \"audio_nios_pio_led\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_pio_led:pio_led\"" {  } { { "audio_nios/synthesis/audio_nios.v" "pio_led" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_i2c_scl audio_nios:nios_audio_ins\|audio_nios_i2c_scl:i2c_scl " "Elaborating entity \"audio_nios_i2c_scl\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_i2c_scl:i2c_scl\"" {  } { { "audio_nios/synthesis/audio_nios.v" "i2c_scl" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_i2c_sda audio_nios:nios_audio_ins\|audio_nios_i2c_sda:i2c_sda " "Elaborating entity \"audio_nios_i2c_sda\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_i2c_sda:i2c_sda\"" {  } { { "audio_nios/synthesis/audio_nios.v" "i2c_sda" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF audio_nios:nios_audio_ins\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\"" {  } { { "audio_nios/synthesis/audio_nios.v" "audio" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "DAC_Instance" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "audio_nios/synthesis/submodules/AUDIO_DAC.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654491763 "|SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "audio_nios/synthesis/submodules/AUDIO_DAC.v" "dac_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654491792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "dcfifo_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654492355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492358 ""}  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654492358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ebo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ebo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ebo1 " "Found entity 1: dcfifo_ebo1" {  } { { "db/dcfifo_ebo1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ebo1 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated " "Elaborating entity \"dcfifo_ebo1\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "rdptr_g1p" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "wrptr_g1p" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q91 " "Found entity 1: altsyncram_8q91" {  } { { "db/altsyncram_8q91.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_8q91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8q91 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_8q91:fifo_ram " "Elaborating entity \"altsyncram_8q91\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_8q91:fifo_ram\"" {  } { { "db/dcfifo_ebo1.tdf" "fifo_ram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_ebo1.tdf" "rs_dgwp" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe12" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_ebo1.tdf" "wraclr" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_oc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_oc8 " "Found entity 1: alt_synch_pipe_oc8" {  } { { "db/alt_synch_pipe_oc8.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/alt_synch_pipe_oc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654492991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654492991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_oc8 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_oc8\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\"" {  } { { "db/dcfifo_ebo1.tdf" "ws_dgrp" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654492996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654493018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654493018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_oc8.tdf" "dffpipe17" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/alt_synch_pipe_oc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654493023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654493136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654493136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654493141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654493237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654493237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_msb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654493241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654493377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654493377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ebo1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dcfifo_ebo1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654493381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"audio_nios:nios_audio_ins\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "ADC_Instance" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654493414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "audio_nios/synthesis/submodules/AUDIO_ADC.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654493415 "|SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "audio_nios/synthesis/submodules/AUDIO_ADC.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654493416 "|SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory2_1 audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"audio_nios_onchip_memory2_1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\"" {  } { { "audio_nios/synthesis/audio_nios.v" "onchip_memory2_1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654493647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654494067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory2_1.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494070 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2_1.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654494070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mj1 " "Found entity 1: altsyncram_3mj1" {  } { { "db/altsyncram_3mj1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_3mj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654494260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654494260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mj1 audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_3mj1:auto_generated " "Elaborating entity \"altsyncram_3mj1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_3mj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654494264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654497542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654497542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_3mj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_3mj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_3mj1.tdf" "decode3" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_3mj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654497546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654497653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654497653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_3mj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_3mj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_3mj1.tdf" "mux2" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_3mj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654497657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_altpll_audio audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio " "Elaborating entity \"audio_nios_altpll_audio\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\"" {  } { { "audio_nios/synthesis/audio_nios.v" "altpll_audio" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "altera_pll_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498334 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1513654498368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654498529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.431999 MHz " "Parameter \"output_clock_frequency0\" = \"18.431999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498542 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654498542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_altpll audio_nios:nios_audio_ins\|audio_nios_altpll:altpll " "Elaborating entity \"audio_nios_altpll\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\"" {  } { { "audio_nios/synthesis/audio_nios.v" "altpll" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll.v" "altera_pll_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498564 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1513654498621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654498672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.0 MHz " "Parameter \"output_clock_frequency0\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 10.0 MHz " "Parameter \"output_clock_frequency1\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.0 MHz " "Parameter \"output_clock_frequency2\" = \"25.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498684 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_altpll.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654498684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3 " "Elaborating entity \"audio_nios_DDR3\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\"" {  } { { "audio_nios/synthesis/audio_nios.v" "ddr3" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_pll0 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_pll0:pll0 " "Elaborating entity \"audio_nios_DDR3_pll0\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_pll0:pll0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "pll0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498812 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models audio_nios_DDR3_pll0.sv(157) " "Verilog HDL Display System Task info at audio_nios_DDR3_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1513654498815 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0 " "Elaborating entity \"audio_nios_DDR3_p0\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "p0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498840 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models audio_nios_DDR3_p0.sv(373) " "Verilog HDL Display System Task info at audio_nios_DDR3_p0.sv(373): Using Regular core emif simulation models" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sv" 373 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1513654498845 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_memphy audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy " "Elaborating entity \"audio_nios_DDR3_p0_memphy\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sv" "umemphy" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_reset audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset " "Elaborating entity \"audio_nios_DDR3_p0_reset\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" "ureset" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654498989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_reset_sync audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\|audio_nios_DDR3_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"audio_nios_DDR3_p0_reset_sync\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\|audio_nios_DDR3_p0_reset_sync:ureset_afi_clk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" "ureset_afi_clk" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_reset_sync audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\|audio_nios_DDR3_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"audio_nios_DDR3_p0_reset_sync\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\|audio_nios_DDR3_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" "ureset_ctl_reset_clk" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_reset_sync audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\|audio_nios_DDR3_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"audio_nios_DDR3_p0_reset_sync\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_reset:ureset\|audio_nios_DDR3_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" "ureset_addr_cmd_clk" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_addr_cmd_datapath audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"audio_nios_DDR3_p0_addr_cmd_datapath\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" "uaddr_cmd_datapath" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_write_datapath audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath " "Elaborating entity \"audio_nios_DDR3_p0_write_datapath\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" "uwrite_datapath" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_extender audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_extender\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "oct_ena_source_extender" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "afi_wdata_shifter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "afi_dm_shifter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_fr_cycle_shifter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"audio_nios_DDR3_p0_fr_cycle_shifter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_write_datapath:uwrite_datapath\|audio_nios_DDR3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_read_datapath audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath " "Elaborating entity \"audio_nios_DDR3_p0_read_datapath\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" "uread_datapath" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_read_valid_selector audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"audio_nios_DDR3_p0_read_valid_selector\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" "uvalid_select" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654499702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499704 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654499704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654499800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654499800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_read_datapath:uread_datapath\|audio_nios_DDR3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_new_io_pads audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads " "Elaborating entity \"audio_nios_DDR3_p0_new_io_pads\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" "uio_pads" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_memphy.sv" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654499980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_addr_cmd_pads audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"audio_nios_DDR3_p0_addr_cmd_pads\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_new_io_pads.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "uaddress_pad" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654500378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 15 " "Parameter \"width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500381 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654500381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_laf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_laf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_laf " "Found entity 1: ddio_out_laf" {  } { { "db/ddio_out_laf.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ddio_out_laf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654500519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654500519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_laf audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_laf:auto_generated " "Elaborating entity \"ddio_out_laf\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_laf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "ubank_pad" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654500628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500631 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654500631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_29f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_29f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_29f " "Found entity 1: ddio_out_29f" {  } { { "db/ddio_out_29f.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ddio_out_29f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654500724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654500724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_29f audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated " "Elaborating entity \"ddio_out_29f\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654500767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500770 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654500770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b9f " "Found entity 1: ddio_out_b9f" {  } { { "db/ddio_out_b9f.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ddio_out_b9f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654500865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654500865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b9f audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated " "Elaborating entity \"ddio_out_b9f\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "ucke_pad" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654500940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654500943 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654500943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ddio_out_09f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654501035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654501035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_acv_ldc audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|audio_nios_DDR3_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc " "Elaborating entity \"audio_nios_DDR3_p0_acv_ldc\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|audio_nios_DDR3_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "clock_gen\[0\].acv_ck_ldc" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654501263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501266 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654501266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654501359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654501359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_clock_pair_generator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|audio_nios_DDR3_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"audio_nios_DDR3_p0_clock_pair_generator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads\|audio_nios_DDR3_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_addr_cmd_pads.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_p0_altdqdqs audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"audio_nios_DDR3_p0_altdqdqs\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_new_io_pads.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_p0:p0\|audio_nios_DDR3_p0_memphy:umemphy\|audio_nios_DDR3_p0_new_io_pads:uio_pads\|audio_nios_DDR3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_p0_altdqdqs.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654501435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|afi_mux_ddr3_ddrx:m0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "m0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0 " "Elaborating entity \"audio_nios_DDR3_s0\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "s0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cpu_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654502990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654502994 ""}  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654502994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654503107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654503107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_scc_mgr_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654503642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503647 ""}  } { { "audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654503647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654503749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654503749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654503938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654503938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654503943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654504040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654504040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_mgr.sv" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "audio_nios/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_reg_file_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/sequencer_reg_file.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654504172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504178 ""}  } { { "audio_nios/synthesis/submodules/sequencer_reg_file.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654504178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654504279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654504279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_phy_mgr_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_data_mgr_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_rw_mgr_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ddr3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654504746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_DDR3_s0_inst_ROM.hex " "Parameter \"init_file\" = \"audio_nios_DDR3_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504751 ""}  } { { "audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654504751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4t1 " "Found entity 1: altsyncram_p4t1" {  } { { "db/altsyncram_p4t1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_p4t1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654504861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654504861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4t1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4t1:auto_generated " "Elaborating entity \"altsyncram_p4t1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654504865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/decode_8ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654505295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654505295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4t1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4t1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_p4t1.tdf" "wr_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_p4t1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/mux_2gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654505400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654505400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4t1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_p4t1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_p4t1.tdf" "rd_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_p4t1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654505720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_DDR3_s0_AC_ROM.hex " "Parameter \"init_file\" = \"audio_nios_DDR3_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505724 ""}  } { { "audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654505724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtu1 " "Found entity 1: altsyncram_qtu1" {  } { { "db/altsyncram_qtu1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_qtu1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654505824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654505824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtu1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qtu1:auto_generated " "Elaborating entity \"altsyncram_qtu1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qtu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654505827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/decode_5ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654506153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654506153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qtu1:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qtu1:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_qtu1.tdf" "wr_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_qtu1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/mux_3gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654506249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654506249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qtu1:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_qtu1:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_qtu1.tdf" "rd_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_qtu1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654506496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506501 ""}  } { { "audio_nios/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654506501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_okr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654506599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654506599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654506867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506872 ""}  } { { "audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654506872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_8lr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654506971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654506971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654506974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "audio_nios/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_mem" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654507194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3328 " "Parameter \"maximum_depth\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3328 " "Parameter \"numwords_a\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_DDR3_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"audio_nios_DDR3_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507198 ""}  } { { "audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654507198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b3k1 " "Found entity 1: altsyncram_b3k1" {  } { { "db/altsyncram_b3k1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_b3k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654507308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654507308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b3k1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_b3k1:auto_generated " "Elaborating entity \"altsyncram_b3k1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_b3k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cpu_inst_data_master_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cpu_inst_instruction_master_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_mem_s1_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_reg_file_inst_avl_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654507985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_addr_router audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router:addr_router " "Elaborating entity \"audio_nios_DDR3_s0_addr_router\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router:addr_router\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "addr_router" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_addr_router_default_decode audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router:addr_router\|audio_nios_DDR3_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_DDR3_s0_addr_router_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router:addr_router\|audio_nios_DDR3_s0_addr_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_addr_router_001 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router_001:addr_router_001 " "Elaborating entity \"audio_nios_DDR3_s0_addr_router_001\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router_001:addr_router_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "addr_router_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_addr_router_001_default_decode audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router_001:addr_router_001\|audio_nios_DDR3_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_DDR3_s0_addr_router_001_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_addr_router_001:addr_router_001\|audio_nios_DDR3_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_addr_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_id_router audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router:id_router " "Elaborating entity \"audio_nios_DDR3_s0_id_router\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router:id_router\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "id_router" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_id_router_default_decode audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router:id_router\|audio_nios_DDR3_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_DDR3_s0_id_router_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router:id_router\|audio_nios_DDR3_s0_id_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_id_router_003 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router_003:id_router_003 " "Elaborating entity \"audio_nios_DDR3_s0_id_router_003\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router_003:id_router_003\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "id_router_003" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_id_router_003_default_decode audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router_003:id_router_003\|audio_nios_DDR3_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"audio_nios_DDR3_s0_id_router_003_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_id_router_003:id_router_003\|audio_nios_DDR3_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_reset_controller:rst_controller\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "rst_controller" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_cmd_xbar_demux audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"audio_nios_DDR3_s0_cmd_xbar_demux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cmd_xbar_demux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_cmd_xbar_demux_001 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"audio_nios_DDR3_s0_cmd_xbar_demux_001\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cmd_xbar_demux_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_cmd_xbar_mux_003 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"audio_nios_DDR3_s0_cmd_xbar_mux_003\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "cmd_xbar_mux_003" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_mux_003.sv" "arb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_cmd_xbar_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_rsp_xbar_demux_003 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"audio_nios_DDR3_s0_rsp_xbar_demux_003\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "rsp_xbar_demux_003" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_rsp_xbar_mux audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"audio_nios_DDR3_s0_rsp_xbar_mux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "rsp_xbar_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0_rsp_xbar_mux.sv" "arb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_s0_irq_mapper audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_irq_mapper:irq_mapper " "Elaborating entity \"audio_nios_DDR3_s0_irq_mapper\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|audio_nios_DDR3_s0_irq_mapper:irq_mapper\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" "irq_mapper" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_s0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_DDR3_c0 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0 " "Elaborating entity \"audio_nios_DDR3_c0\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "c0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "ng0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654508886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_controller.v(1020) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1020): truncated value with size 32 to match size of target (8)" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654508918 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_controller.v(1021) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1021): truncated value with size 32 to match size of target (8)" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513654508919 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654509186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654509214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654509398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654509976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654510966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654511237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511243 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654511243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsr1 " "Found entity 1: altsyncram_bsr1" {  } { { "db/altsyncram_bsr1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_bsr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654511355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654511355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsr1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated " "Elaborating entity \"altsyncram_bsr1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654511463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511469 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654511469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pr1 " "Found entity 1: altsyncram_9pr1" {  } { { "db/altsyncram_9pr1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_9pr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654511567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654511567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pr1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated " "Elaborating entity \"altsyncram_9pr1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654511772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654512138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 164 " "Parameter \"lpm_width\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512142 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654512142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6ga1 " "Found entity 1: scfifo_6ga1" {  } { { "db/scfifo_6ga1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_6ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654512235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654512235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6ga1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated " "Elaborating entity \"scfifo_6ga1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fr91 " "Found entity 1: a_dpfifo_fr91" {  } { { "db/a_dpfifo_fr91.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654512266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654512266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fr91 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo " "Elaborating entity \"a_dpfifo_fr91\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\"" {  } { { "db/scfifo_6ga1.tdf" "dpfifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_6ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55k1 " "Found entity 1: altsyncram_55k1" {  } { { "db/altsyncram_55k1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_55k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654512456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654512456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55k1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_55k1:FIFOram " "Elaborating entity \"altsyncram_55k1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_55k1:FIFOram\"" {  } { { "db/a_dpfifo_fr91.tdf" "FIFOram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654512715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654512715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fr91.tdf" "almost_full_comparer" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_fr91.tdf" "three_comparison" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654512832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654512832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fr91.tdf" "rd_ptr_msb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654512935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654512935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_fr91.tdf" "usedw_counter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654512940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654513039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654513039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_fr91.tdf" "wr_ptr" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_fr91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654513431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513434 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654513434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ga1 " "Found entity 1: scfifo_8ga1" {  } { { "db/scfifo_8ga1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_8ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654513528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654513528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ga1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated " "Elaborating entity \"scfifo_8ga1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr91 " "Found entity 1: a_dpfifo_hr91" {  } { { "db/a_dpfifo_hr91.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654513557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654513557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr91 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo " "Elaborating entity \"a_dpfifo_hr91\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\"" {  } { { "db/scfifo_8ga1.tdf" "dpfifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_8ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95k1 " "Found entity 1: altsyncram_95k1" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_95k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654513684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654513684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95k1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_95k1:FIFOram " "Elaborating entity \"altsyncram_95k1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_95k1:FIFOram\"" {  } { { "db/a_dpfifo_hr91.tdf" "FIFOram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654513830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654513830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr91.tdf" "almost_full_comparer" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_hr91.tdf" "three_comparison" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654513947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654513947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr91.tdf" "rd_ptr_msb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654513952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_hr91.tdf" "usedw_counter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_hr91.tdf" "wr_ptr" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_hr91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654514345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514348 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654514348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rea1 " "Found entity 1: scfifo_rea1" {  } { { "db/scfifo_rea1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_rea1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rea1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated " "Elaborating entity \"scfifo_rea1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4q91 " "Found entity 1: a_dpfifo_4q91" {  } { { "db/a_dpfifo_4q91.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_4q91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4q91 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo " "Elaborating entity \"a_dpfifo_4q91\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\"" {  } { { "db/scfifo_rea1.tdf" "dpfifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_rea1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2k1 " "Found entity 1: altsyncram_f2k1" {  } { { "db/altsyncram_f2k1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_f2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2k1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_f2k1:FIFOram " "Elaborating entity \"altsyncram_f2k1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_f2k1:FIFOram\"" {  } { { "db/a_dpfifo_4q91.tdf" "FIFOram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_4q91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4q91.tdf" "almost_full_comparer" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_4q91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_4q91.tdf" "three_comparison" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_4q91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654514859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654514859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_4q91.tdf" "usedw_counter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_4q91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654514979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654515178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515181 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654515181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_2ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654515275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654515275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_br91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654515304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654515304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/scfifo_2ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4k1 " "Found entity 1: altsyncram_t4k1" {  } { { "db/altsyncram_t4k1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_t4k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654515416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654515416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4k1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_t4k1:FIFOram " "Elaborating entity \"altsyncram_t4k1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_t4k1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/a_dpfifo_br91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654515732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 129 " "Parameter \"width_a\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 129 " "Parameter \"width_b\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515736 ""}  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654515736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2s1 " "Found entity 1: altsyncram_t2s1" {  } { { "db/altsyncram_t2s1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_t2s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654515897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654515897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2s1 audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated " "Elaborating entity \"altsyncram_t2s1\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654515901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "a0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654516990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "audio_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513654516992 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "oct0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "dll0" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:nios_audio_ins\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_instruction_master_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:nios_audio_ins\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_data_master_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_jtag_debug_module_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "onchip_memory2_1_s1_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_peripheral_bridge_s0_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:audio_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:audio_avalon_slave_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "audio_avalon_slave_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:ddr3_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:ddr3_avl_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "ddr3_avl_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:nios_audio_ins\|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_peripheral_bridge_m0_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:nios_audio_ins\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "audio_nios/synthesis/audio_nios.v" "key_s1_translator" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:nios_audio_ins\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:nios_audio_ins\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:nios_audio_ins\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:nios_audio_ins\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654517698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "audio_nios/synthesis/audio_nios.v" "audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654521502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:nios_audio_ins\|altera_merlin_slave_agent:ddr3_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_agent:ddr3_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "audio_nios/synthesis/audio_nios.v" "ddr3_avl_translator_avalon_universal_slave_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654521545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:nios_audio_ins\|altera_merlin_slave_agent:ddr3_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_agent:ddr3_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654521609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/audio_nios.v" "ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654521648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "audio_nios/synthesis/audio_nios.v" "ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:nios_audio_ins\|altera_merlin_master_agent:cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_master_agent:cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:nios_audio_ins\|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "audio_nios/synthesis/audio_nios.v" "key_s1_translator_avalon_universal_slave_0_agent" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:nios_audio_ins\|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/audio_nios.v" "key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_addr_router audio_nios:nios_audio_ins\|audio_nios_addr_router:addr_router " "Elaborating entity \"audio_nios_addr_router\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_addr_router:addr_router\"" {  } { { "audio_nios/synthesis/audio_nios.v" "addr_router" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_addr_router_default_decode audio_nios:nios_audio_ins\|audio_nios_addr_router:addr_router\|audio_nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_addr_router_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_addr_router:addr_router\|audio_nios_addr_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_addr_router_001 audio_nios:nios_audio_ins\|audio_nios_addr_router_001:addr_router_001 " "Elaborating entity \"audio_nios_addr_router_001\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_addr_router_001:addr_router_001\"" {  } { { "audio_nios/synthesis/audio_nios.v" "addr_router_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_addr_router_001_default_decode audio_nios:nios_audio_ins\|audio_nios_addr_router_001:addr_router_001\|audio_nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_addr_router_001_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_addr_router_001:addr_router_001\|audio_nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router audio_nios:nios_audio_ins\|audio_nios_id_router:id_router " "Elaborating entity \"audio_nios_id_router\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router:id_router\"" {  } { { "audio_nios/synthesis/audio_nios.v" "id_router" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654523994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_default_decode audio_nios:nios_audio_ins\|audio_nios_id_router:id_router\|audio_nios_id_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_id_router_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router:id_router\|audio_nios_id_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_002 audio_nios:nios_audio_ins\|audio_nios_id_router_002:id_router_002 " "Elaborating entity \"audio_nios_id_router_002\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router_002:id_router_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "id_router_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_002_default_decode audio_nios:nios_audio_ins\|audio_nios_id_router_002:id_router_002\|audio_nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_nios_id_router_002_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router_002:id_router_002\|audio_nios_id_router_002_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_005 audio_nios:nios_audio_ins\|audio_nios_id_router_005:id_router_005 " "Elaborating entity \"audio_nios_id_router_005\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router_005:id_router_005\"" {  } { { "audio_nios/synthesis/audio_nios.v" "id_router_005" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_005_default_decode audio_nios:nios_audio_ins\|audio_nios_id_router_005:id_router_005\|audio_nios_id_router_005_default_decode:the_default_decode " "Elaborating entity \"audio_nios_id_router_005_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router_005:id_router_005\|audio_nios_id_router_005_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_addr_router_002 audio_nios:nios_audio_ins\|audio_nios_addr_router_002:addr_router_002 " "Elaborating entity \"audio_nios_addr_router_002\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_addr_router_002:addr_router_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "addr_router_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_addr_router_002_default_decode audio_nios:nios_audio_ins\|audio_nios_addr_router_002:addr_router_002\|audio_nios_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_nios_addr_router_002_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_addr_router_002:addr_router_002\|audio_nios_addr_router_002_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_addr_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_006 audio_nios:nios_audio_ins\|audio_nios_id_router_006:id_router_006 " "Elaborating entity \"audio_nios_id_router_006\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router_006:id_router_006\"" {  } { { "audio_nios/synthesis/audio_nios.v" "id_router_006" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_id_router_006_default_decode audio_nios:nios_audio_ins\|audio_nios_id_router_006:id_router_006\|audio_nios_id_router_006_default_decode:the_default_decode " "Elaborating entity \"audio_nios_id_router_006_default_decode\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_id_router_006:id_router_006\|audio_nios_id_router_006_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" "the_default_decode" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:nios_audio_ins\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_traffic_limiter:limiter\"" {  } { { "audio_nios/synthesis/audio_nios.v" "limiter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:nios_audio_ins\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "audio_nios/synthesis/audio_nios.v" "limiter_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:nios_audio_ins\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "limiter_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:nios_audio_ins\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:nios_audio_ins\|altera_reset_controller:rst_controller_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:nios_audio_ins\|altera_reset_controller:rst_controller_006 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:nios_audio_ins\|altera_reset_controller:rst_controller_006\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller_006" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cmd_xbar_demux audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"audio_nios_cmd_xbar_demux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cmd_xbar_demux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cmd_xbar_demux_001 audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"audio_nios_cmd_xbar_demux_001\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cmd_xbar_demux_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cmd_xbar_mux audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"audio_nios_cmd_xbar_mux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cmd_xbar_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_rsp_xbar_demux audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"audio_nios_rsp_xbar_demux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rsp_xbar_demux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_rsp_xbar_demux_002 audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"audio_nios_rsp_xbar_demux_002\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rsp_xbar_demux_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_rsp_xbar_mux audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"audio_nios_rsp_xbar_mux\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rsp_xbar_mux" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux.sv" "arb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_rsp_xbar_mux_001 audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"audio_nios_rsp_xbar_mux_001\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rsp_xbar_mux_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_cmd_xbar_demux_002 audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"audio_nios_cmd_xbar_demux_002\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cmd_xbar_demux_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_rsp_xbar_demux_006 audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_demux_006:rsp_xbar_demux_006 " "Elaborating entity \"audio_nios_rsp_xbar_demux_006\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_demux_006:rsp_xbar_demux_006\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rsp_xbar_demux_006" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_rsp_xbar_mux_002 audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"audio_nios_rsp_xbar_mux_002\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rsp_xbar_mux_002" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_002.sv" "arb" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_rsp_xbar_mux_002.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_nios:nios_audio_ins\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_width_adapter:width_adapter\"" {  } { { "audio_nios/synthesis/audio_nios.v" "width_adapter" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_nios:nios_audio_ins\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_nios:nios_audio_ins\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "audio_nios/synthesis/audio_nios.v" "width_adapter_001" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audio_nios:nios_audio_ins\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "audio_nios/synthesis/audio_nios.v" "crosser" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audio_nios:nios_audio_ins\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audio_nios:nios_audio_ins\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654524945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_irq_mapper audio_nios:nios_audio_ins\|audio_nios_irq_mapper:irq_mapper " "Elaborating entity \"audio_nios_irq_mapper\" for hierarchy \"audio_nios:nios_audio_ins\|audio_nios_irq_mapper:irq_mapper\"" {  } { { "audio_nios/synthesis/audio_nios.v" "irq_mapper" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 4999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "audio_nios/synthesis/audio_nios.v" "irq_synchronizer" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 5010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654525125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525126 ""}  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654525126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"audio_nios:nios_audio_ins\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654525139 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "audio_nios/synthesis/submodules/audio_nios_cpu.v" "the_audio_nios_cpu_nios2_oci_itrace" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1513654536660 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_itrace:the_audio_nios_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1513654539016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.19.11:35:46 Progress: Loading sld8f10dcf7/alt_sld_fab_wrapper_hw.tcl " "2017.12.19.11:35:46 Progress: Loading sld8f10dcf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654546436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654550822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654551157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654553345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654553374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654553418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654553513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654553546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513654553547 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1513654554350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f10dcf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f10dcf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8f10dcf7/alt_sld_fab.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654554650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654554763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654554768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654554785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654554867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/ip/sld8f10dcf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654554903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654554903 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_pll0:pll0\|pll_mem_clk " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_pll0:pll0\|pll_mem_clk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" 233 -1 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 171 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654562012 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_pll0:pll0\|pll_avl_phy_clk " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_pll0:pll0\|pll_avl_phy_clk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_pll0.sv" 383 -1 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 171 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654562012 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll6_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_altpll:altpll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "audio_nios/synthesis/submodules/audio_nios_altpll.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_altpll.v" 91 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1062 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654562012 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1513654562012 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1513654562012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654576859 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altera " "Ignored assignments for entity \"pll_altera\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1513654586088 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altera_0002 " "Ignored assignments for entity \"pll_altera_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1513654586088 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1513654586088 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altera " "Ignored assignments for entity \"pll_altera\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586156 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1513654586156 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altera_0002 " "Ignored assignments for entity \"pll_altera_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586157 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586157 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1513654586157 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1513654586157 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|rdwr_data_valid_pipe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|rdwr_data_valid_pipe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1513654587682 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654587682 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1513654587682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654587772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587776 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654587776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3j1 " "Found entity 1: altsyncram_e3j1" {  } { { "db/altsyncram_e3j1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_e3j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654587875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654587875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654587940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654587945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654587945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06j1 " "Found entity 1: altsyncram_06j1" {  } { { "db/altsyncram_06j1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_06j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654588047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654588047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654588278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:nios_audio_ins\|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588282 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654588282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6n1 " "Found entity 1: altsyncram_m6n1" {  } { { "db/altsyncram_m6n1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_m6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654588438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654588438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654588814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0 " "Instantiated megafunction \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513654588816 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513654588816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pvu " "Found entity 1: shift_taps_pvu" {  } { { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654588914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654588914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tic1 " "Found entity 1: altsyncram_tic1" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654589023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654589023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijf " "Found entity 1: cntr_ijf" {  } { { "db/cntr_ijf.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_ijf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654589137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654589137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654589239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654589239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_63h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_63h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_63h " "Found entity 1: cntr_63h" {  } { { "db/cntr_63h.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/cntr_63h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513654589342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513654589342 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1513654591287 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1513654591287 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1513654591714 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1513654591714 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1513654591714 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1513654591714 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1513654591715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1513654591806 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a0 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a0\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 42 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a1 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a1\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 72 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a2 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a2\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 102 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a3 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a3\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 132 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a4 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a4\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 162 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a5 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a5\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 192 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a6 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a6\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 222 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a7 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a7\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 252 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a8 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a8\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 282 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a9 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a9\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 312 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a10 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a10\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 342 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a11 " "Synthesized away node \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\|altshift_taps:rdwr_data_valid_pipe_rtl_0\|shift_taps_pvu:auto_generated\|altsyncram_tic1:altsyncram5\|ram_block8a11\"" {  } { { "db/altsyncram_tic1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_tic1.tdf" 372 2 0 } } { "db/shift_taps_pvu.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/shift_taps_pvu.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3_c0.v" 256 0 0 } } { "audio_nios/synthesis/submodules/audio_nios_DDR3.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/audio_nios_DDR3.v" 438 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 1111 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|altshift_taps:rdwr_data_valid_pipe_rtl_0|shift_taps_pvu:auto_generated|altsyncram_tic1:altsyncram5|ram_block8a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_06j1:auto_generated\|ram_block1a6 " "Synthesized away node \"audio_nios:nios_audio_ins\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_06j1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_06j1.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/db/altsyncram_06j1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 135 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/audio_nios.v" 918 0 0 } } { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654592394 "|SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1513654592394 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1513654592394 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 237 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1513654602016 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 238 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1513654602016 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 240 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1513654602016 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 0 1513654602016 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 342 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 342 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 342 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 342 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "bidirectional pin \"HSMC_RX_n\[0\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "bidirectional pin \"HSMC_RX_n\[1\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "bidirectional pin \"HSMC_RX_n\[2\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "bidirectional pin \"HSMC_RX_n\[3\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "bidirectional pin \"HSMC_RX_n\[4\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "bidirectional pin \"HSMC_RX_n\[5\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "bidirectional pin \"HSMC_RX_n\[6\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "bidirectional pin \"HSMC_RX_n\[7\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "bidirectional pin \"HSMC_RX_n\[8\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "bidirectional pin \"HSMC_RX_n\[9\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "bidirectional pin \"HSMC_RX_n\[10\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "bidirectional pin \"HSMC_RX_n\[11\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "bidirectional pin \"HSMC_RX_n\[12\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "bidirectional pin \"HSMC_RX_n\[13\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "bidirectional pin \"HSMC_RX_n\[14\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "bidirectional pin \"HSMC_RX_n\[15\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "bidirectional pin \"HSMC_RX_n\[16\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "bidirectional pin \"HSMC_RX_p\[0\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "bidirectional pin \"HSMC_RX_p\[1\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "bidirectional pin \"HSMC_RX_p\[2\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "bidirectional pin \"HSMC_RX_p\[3\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "bidirectional pin \"HSMC_RX_p\[4\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "bidirectional pin \"HSMC_RX_p\[5\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "bidirectional pin \"HSMC_RX_p\[6\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "bidirectional pin \"HSMC_RX_p\[7\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "bidirectional pin \"HSMC_RX_p\[8\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "bidirectional pin \"HSMC_RX_p\[9\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "bidirectional pin \"HSMC_RX_p\[10\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "bidirectional pin \"HSMC_RX_p\[11\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "bidirectional pin \"HSMC_RX_p\[12\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "bidirectional pin \"HSMC_RX_p\[13\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "bidirectional pin \"HSMC_RX_p\[14\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "bidirectional pin \"HSMC_RX_p\[15\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "bidirectional pin \"HSMC_RX_p\[16\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "bidirectional pin \"HSMC_SDA\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "bidirectional pin \"HSMC_TX_n\[0\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "bidirectional pin \"HSMC_TX_n\[1\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "bidirectional pin \"HSMC_TX_n\[2\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "bidirectional pin \"HSMC_TX_n\[3\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "bidirectional pin \"HSMC_TX_n\[4\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "bidirectional pin \"HSMC_TX_n\[5\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "bidirectional pin \"HSMC_TX_n\[6\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "bidirectional pin \"HSMC_TX_n\[7\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "bidirectional pin \"HSMC_TX_n\[8\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "bidirectional pin \"HSMC_TX_n\[9\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "bidirectional pin \"HSMC_TX_n\[10\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "bidirectional pin \"HSMC_TX_n\[11\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "bidirectional pin \"HSMC_TX_n\[12\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "bidirectional pin \"HSMC_TX_n\[13\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "bidirectional pin \"HSMC_TX_n\[14\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "bidirectional pin \"HSMC_TX_n\[15\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "bidirectional pin \"HSMC_TX_n\[16\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "bidirectional pin \"HSMC_TX_p\[0\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "bidirectional pin \"HSMC_TX_p\[1\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "bidirectional pin \"HSMC_TX_p\[2\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "bidirectional pin \"HSMC_TX_p\[3\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "bidirectional pin \"HSMC_TX_p\[4\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "bidirectional pin \"HSMC_TX_p\[5\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "bidirectional pin \"HSMC_TX_p\[6\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "bidirectional pin \"HSMC_TX_p\[7\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "bidirectional pin \"HSMC_TX_p\[8\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "bidirectional pin \"HSMC_TX_p\[9\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "bidirectional pin \"HSMC_TX_p\[10\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "bidirectional pin \"HSMC_TX_p\[11\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "bidirectional pin \"HSMC_TX_p\[12\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "bidirectional pin \"HSMC_TX_p\[13\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "bidirectional pin \"HSMC_TX_p\[14\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "bidirectional pin \"HSMC_TX_p\[15\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "bidirectional pin \"HSMC_TX_p\[16\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 353 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SCL " "bidirectional pin \"SI5338_SCL\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 378 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SDA " "bidirectional pin \"SI5338_SDA\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 379 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "bidirectional pin \"USB_B2_DATA\[0\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "bidirectional pin \"USB_B2_DATA\[1\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "bidirectional pin \"USB_B2_DATA\[2\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "bidirectional pin \"USB_B2_DATA\[3\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "bidirectional pin \"USB_B2_DATA\[4\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "bidirectional pin \"USB_B2_DATA\[5\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "bidirectional pin \"USB_B2_DATA\[6\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "bidirectional pin \"USB_B2_DATA\[7\]\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 392 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "bidirectional pin \"USB_SCL\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 398 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "bidirectional pin \"USB_SDA\" has no driver" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 399 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1513654602751 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1513654602751 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE VCC " "Pin \"AUD_MUTE\" is stuck at VCC" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|AUD_MUTE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLK_OUT0 GND " "Pin \"HSMC_CLK_OUT0\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|HSMC_CLK_OUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n GND " "Pin \"TEMP_CS_n\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_n GND " "Pin \"VGA_BLANK_n\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_BLANK_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n GND " "Pin \"VGA_SYNC_n\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513654604181 "|SoCKit_Audio|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513654604181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2004 " "2004 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513654619568 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654619870 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654619870 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654619870 ""} { "Info" "ISCL_SCL_CELL_NAME" "audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"audio_nios:nios_audio_ins\|audio_nios_DDR3:ddr3\|audio_nios_DDR3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/audio_nios/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654619870 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1513654619870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654621789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654622953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altera " "Ignored assignments for entity \"pll_altera\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -sip pll_altera.sip -library lib_pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -sip pll_altera.sip -library lib_pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623674 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513654623674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altera_0002 " "Ignored assignments for entity \"pll_altera_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_altera_0002 -qip pll_altera.qip -library pll_altera was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513654623676 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513654623676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.map.smsg " "Generated suppressed messages file E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1513654625637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "768 230 10 0 0 " "Adding 768 node(s), including 230 DDIO, 10 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513654633980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654633980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|HSMC_CLKIN_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLK_IN0 " "No output dependent on input pin \"HSMC_CLK_IN0\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|HSMC_CLK_IN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B4A " "No output dependent on input pin \"OSC_50_B4A\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 366 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|OSC_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE_n " "No output dependent on input pin \"PCIE_WAKE_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 372 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|PCIE_WAKE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_n " "No output dependent on input pin \"RESET_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 391 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 395 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|USB_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "SoCKit_Audio.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513654638767 "|SoCKit_Audio|USB_WR_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513654638767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14536 " "Implemented 14536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "129 " "Implemented 129 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12439 " "Implemented 12439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_RAMS" "1313 " "Implemented 1313 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_PLLS" "10 " "Implemented 10 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1513654638863 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1513654638863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513654638863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1331 " "Peak virtual memory: 1331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513654639766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 11:37:19 2017 " "Processing ended: Tue Dec 19 11:37:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513654639766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513654639766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513654639766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513654639766 ""}
