This tool is used to floorplan reconfigurable blocks on partially reconfigurable designs on Xilinx FPGAs.
