[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 204
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/TypeParam/dut.sv
n<> u<203> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<203> s<202> l<1:1> el<1:0>
  n<> u<202> t<Source_text> p<203> c<51> l<1:1> el<21:10>
    n<> u<51> t<Description> p<202> c<50> s<122> l<1:1> el<8:10>
      n<> u<50> t<Module_declaration> p<51> c<6> l<1:1> el<8:10>
        n<> u<6> t<Module_nonansi_header> p<50> c<2> s<20> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
          n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
            n<> u<4> t<Port> p<5> l<1:13> el<1:13>
        n<> u<20> t<Module_item> p<50> c<19> s<28> l<2:1> el<2:28>
          n<> u<19> t<Non_port_module_item> p<20> c<18> l<2:1> el<2:28>
            n<> u<18> t<Module_or_generate_item> p<19> c<17> l<2:1> el<2:28>
              n<> u<17> t<Module_common_item> p<18> c<16> l<2:1> el<2:28>
                n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<2:1> el<2:28>
                  n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<2:1> el<2:28>
                    n<> u<14> t<Parameter_declaration> p<15> c<13> l<2:1> el<2:27>
                      n<> u<13> t<TYPE> p<14> s<12> l<2:11> el<2:15>
                      n<> u<12> t<List_of_param_assignments> p<14> c<11> l<2:16> el<2:27>
                        n<> u<11> t<Param_assignment> p<12> c<7> l<2:16> el<2:27>
                          n<TPTOP> u<7> t<StringConst> p<11> s<10> l<2:16> el<2:21>
                          n<> u<10> t<Constant_param_expression> p<11> c<9> l<2:24> el<2:27>
                            n<> u<9> t<Data_type> p<10> c<8> l<2:24> el<2:27>
                              n<> u<8> t<IntegerAtomType_Int> p<9> l<2:24> el<2:27>
        n<> u<28> t<Module_item> p<50> c<27> s<48> l<4:2> el<4:16>
          n<> u<27> t<Port_declaration> p<28> c<26> l<4:2> el<4:15>
            n<> u<26> t<Interface_port_declaration> p<27> c<22> l<4:2> el<4:15>
              n<> u<22> t<Interface_identifier> p<26> c<21> s<25> l<4:2> el<4:7>
                n<TPTOP> u<21> t<StringConst> p<22> l<4:2> el<4:7>
              n<> u<25> t<List_of_interface_identifiers> p<26> c<24> l<4:8> el<4:15>
                n<> u<24> t<Interface_identifier> p<25> c<23> l<4:8> el<4:15>
                  n<DATATOP> u<23> t<StringConst> p<24> l<4:8> el<4:15>
        n<> u<48> t<Module_item> p<50> c<47> s<49> l<6:3> el<6:27>
          n<> u<47> t<Non_port_module_item> p<48> c<46> l<6:3> el<6:27>
            n<> u<46> t<Module_or_generate_item> p<47> c<45> l<6:3> el<6:27>
              n<> u<45> t<Module_instantiation> p<46> c<29> l<6:3> el<6:27>
                n<mid> u<29> t<StringConst> p<45> s<39> l<6:3> el<6:6>
                n<> u<39> t<Parameter_value_assignment> p<45> c<38> s<44> l<6:7> el<6:21>
                  n<> u<38> t<List_of_parameter_assignments> p<39> c<37> l<6:9> el<6:20>
                    n<> u<37> t<Named_parameter_assignment> p<38> c<30> l<6:9> el<6:20>
                      n<TP0> u<30> t<StringConst> p<37> s<36> l<6:10> el<6:13>
                      n<> u<36> t<Param_expression> p<37> c<35> l<6:14> el<6:19>
                        n<> u<35> t<Mintypmax_expression> p<36> c<34> l<6:14> el<6:19>
                          n<> u<34> t<Expression> p<35> c<33> l<6:14> el<6:19>
                            n<> u<33> t<Primary> p<34> c<32> l<6:14> el<6:19>
                              n<> u<32> t<Primary_literal> p<33> c<31> l<6:14> el<6:19>
                                n<TPTOP> u<31> t<StringConst> p<32> l<6:14> el<6:19>
                n<> u<44> t<Hierarchical_instance> p<45> c<41> l<6:22> el<6:26>
                  n<> u<41> t<Name_of_instance> p<44> c<40> s<43> l<6:22> el<6:24>
                    n<u0> u<40> t<StringConst> p<41> l<6:22> el<6:24>
                  n<> u<43> t<List_of_port_connections> p<44> c<42> l<6:25> el<6:25>
                    n<> u<42> t<Ordered_port_connection> p<43> l<6:25> el<6:25>
        n<> u<49> t<ENDMODULE> p<50> l<8:1> el<8:10>
    n<> u<122> t<Description> p<202> c<121> s<201> l<10:1> el<15:10>
      n<> u<121> t<Module_declaration> p<122> c<66> l<10:1> el<15:10>
        n<> u<66> t<Module_nonansi_header> p<121> c<52> s<74> l<10:1> el<10:45>
          n<module> u<52> t<Module_keyword> p<66> s<53> l<10:1> el<10:7>
          n<mid> u<53> t<StringConst> p<66> s<63> l<10:8> el<10:11>
          n<> u<63> t<Parameter_port_list> p<66> c<62> s<65> l<10:12> el<10:41>
            n<> u<62> t<Parameter_port_declaration> p<63> c<61> l<10:14> el<10:40>
              n<> u<61> t<Parameter_declaration> p<62> c<60> l<10:14> el<10:40>
                n<> u<60> t<TYPE> p<61> s<59> l<10:24> el<10:28>
                n<> u<59> t<List_of_param_assignments> p<61> c<58> l<10:29> el<10:40>
                  n<> u<58> t<Param_assignment> p<59> c<54> l<10:29> el<10:40>
                    n<TP0> u<54> t<StringConst> p<58> s<57> l<10:29> el<10:32>
                    n<> u<57> t<Constant_param_expression> p<58> c<56> l<10:35> el<10:40>
                      n<> u<56> t<Data_type> p<57> c<55> l<10:35> el<10:40>
                        n<> u<55> t<IntVec_TypeLogic> p<56> l<10:35> el<10:40>
          n<> u<65> t<List_of_ports> p<66> c<64> l<10:42> el<10:44>
            n<> u<64> t<Port> p<65> l<10:43> el<10:43>
        n<> u<74> t<Module_item> p<121> c<73> s<94> l<11:2> el<11:12>
          n<> u<73> t<Port_declaration> p<74> c<72> l<11:2> el<11:11>
            n<> u<72> t<Interface_port_declaration> p<73> c<68> l<11:2> el<11:11>
              n<> u<68> t<Interface_identifier> p<72> c<67> s<71> l<11:2> el<11:5>
                n<TP0> u<67> t<StringConst> p<68> l<11:2> el<11:5>
              n<> u<71> t<List_of_interface_identifiers> p<72> c<70> l<11:6> el<11:11>
                n<> u<70> t<Interface_identifier> p<71> c<69> l<11:6> el<11:11>
                  n<DATA0> u<69> t<StringConst> p<70> l<11:6> el<11:11>
        n<> u<94> t<Module_item> p<121> c<93> s<119> l<12:2> el<12:27>
          n<> u<93> t<Non_port_module_item> p<94> c<92> l<12:2> el<12:27>
            n<> u<92> t<Module_or_generate_item> p<93> c<91> l<12:2> el<12:27>
              n<> u<91> t<Module_instantiation> p<92> c<75> l<12:2> el<12:27>
                n<bottom> u<75> t<StringConst> p<91> s<85> l<12:2> el<12:8>
                n<> u<85> t<Parameter_value_assignment> p<91> c<84> s<90> l<12:9> el<12:21>
                  n<> u<84> t<List_of_parameter_assignments> p<85> c<83> l<12:11> el<12:20>
                    n<> u<83> t<Named_parameter_assignment> p<84> c<76> l<12:11> el<12:20>
                      n<TP1> u<76> t<StringConst> p<83> s<82> l<12:12> el<12:15>
                      n<> u<82> t<Param_expression> p<83> c<81> l<12:16> el<12:19>
                        n<> u<81> t<Mintypmax_expression> p<82> c<80> l<12:16> el<12:19>
                          n<> u<80> t<Expression> p<81> c<79> l<12:16> el<12:19>
                            n<> u<79> t<Primary> p<80> c<78> l<12:16> el<12:19>
                              n<> u<78> t<Primary_literal> p<79> c<77> l<12:16> el<12:19>
                                n<TP0> u<77> t<StringConst> p<78> l<12:16> el<12:19>
                n<> u<90> t<Hierarchical_instance> p<91> c<87> l<12:22> el<12:26>
                  n<> u<87> t<Name_of_instance> p<90> c<86> s<89> l<12:22> el<12:24>
                    n<u1> u<86> t<StringConst> p<87> l<12:22> el<12:24>
                  n<> u<89> t<List_of_port_connections> p<90> c<88> l<12:25> el<12:25>
                    n<> u<88> t<Ordered_port_connection> p<89> l<12:25> el<12:25>
        n<> u<119> t<Module_item> p<121> c<118> s<120> l<13:2> el<13:38>
          n<> u<118> t<Non_port_module_item> p<119> c<117> l<13:2> el<13:38>
            n<> u<117> t<Module_or_generate_item> p<118> c<116> l<13:2> el<13:38>
              n<> u<116> t<Module_instantiation> p<117> c<95> l<13:2> el<13:38>
                n<bottom> u<95> t<StringConst> p<116> s<110> l<13:2> el<13:8>
                n<> u<110> t<Parameter_value_assignment> p<116> c<109> s<115> l<13:9> el<13:32>
                  n<> u<109> t<List_of_parameter_assignments> p<110> c<100> l<13:11> el<13:31>
                    n<> u<100> t<Named_parameter_assignment> p<109> c<96> s<108> l<13:11> el<13:20>
                      n<TP1> u<96> t<StringConst> p<100> s<99> l<13:12> el<13:15>
                      n<> u<99> t<Param_expression> p<100> c<98> l<13:16> el<13:19>
                        n<> u<98> t<Data_type> p<99> c<97> l<13:16> el<13:19>
                          n<> u<97> t<IntegerAtomType_Int> p<98> l<13:16> el<13:19>
                    n<> u<108> t<Named_parameter_assignment> p<109> c<101> l<13:22> el<13:31>
                      n<SIZE> u<101> t<StringConst> p<108> s<107> l<13:23> el<13:27>
                      n<> u<107> t<Param_expression> p<108> c<106> l<13:28> el<13:30>
                        n<> u<106> t<Mintypmax_expression> p<107> c<105> l<13:28> el<13:30>
                          n<> u<105> t<Expression> p<106> c<104> l<13:28> el<13:30>
                            n<> u<104> t<Primary> p<105> c<103> l<13:28> el<13:30>
                              n<> u<103> t<Primary_literal> p<104> c<102> l<13:28> el<13:30>
                                n<20> u<102> t<IntConst> p<103> l<13:28> el<13:30>
                n<> u<115> t<Hierarchical_instance> p<116> c<112> l<13:33> el<13:37>
                  n<> u<112> t<Name_of_instance> p<115> c<111> s<114> l<13:33> el<13:35>
                    n<u2> u<111> t<StringConst> p<112> l<13:33> el<13:35>
                  n<> u<114> t<List_of_port_connections> p<115> c<113> l<13:36> el<13:36>
                    n<> u<113> t<Ordered_port_connection> p<114> l<13:36> el<13:36>
        n<> u<120> t<ENDMODULE> p<121> l<15:1> el<15:10>
    n<> u<201> t<Description> p<202> c<200> l<17:1> el<21:10>
      n<> u<200> t<Module_declaration> p<201> c<156> l<17:1> el<21:10>
        n<> u<156> t<Module_ansi_header> p<200> c<123> s<166> l<17:1> el<17:90>
          n<module> u<123> t<Module_keyword> p<156> s<124> l<17:1> el<17:7>
          n<bottom> u<124> t<StringConst> p<156> s<155> l<17:8> el<17:14>
          n<> u<155> t<Parameter_port_list> p<156> c<133> l<17:15> el<17:89>
            n<> u<133> t<Parameter_port_declaration> p<155> c<132> s<145> l<17:17> el<17:43>
              n<> u<132> t<Parameter_declaration> p<133> c<131> l<17:17> el<17:43>
                n<> u<131> t<TYPE> p<132> s<130> l<17:27> el<17:31>
                n<> u<130> t<List_of_param_assignments> p<132> c<129> l<17:32> el<17:43>
                  n<> u<129> t<Param_assignment> p<130> c<125> l<17:32> el<17:43>
                    n<TP1> u<125> t<StringConst> p<129> s<128> l<17:32> el<17:35>
                    n<> u<128> t<Constant_param_expression> p<129> c<127> l<17:38> el<17:43>
                      n<> u<127> t<Data_type> p<128> c<126> l<17:38> el<17:43>
                        n<> u<126> t<IntVec_TypeLogic> p<127> l<17:38> el<17:43>
            n<> u<145> t<Parameter_port_declaration> p<155> c<144> s<154> l<17:45> el<17:62>
              n<> u<144> t<Parameter_declaration> p<145> c<134> l<17:45> el<17:62>
                n<> u<134> t<Data_type_or_implicit> p<144> s<143> l<17:55> el<17:55>
                n<> u<143> t<List_of_param_assignments> p<144> c<142> l<17:55> el<17:62>
                  n<> u<142> t<Param_assignment> p<143> c<135> l<17:55> el<17:62>
                    n<SIZE> u<135> t<StringConst> p<142> s<141> l<17:55> el<17:59>
                    n<> u<141> t<Constant_param_expression> p<142> c<140> l<17:60> el<17:62>
                      n<> u<140> t<Constant_mintypmax_expression> p<141> c<139> l<17:60> el<17:62>
                        n<> u<139> t<Constant_expression> p<140> c<138> l<17:60> el<17:62>
                          n<> u<138> t<Constant_primary> p<139> c<137> l<17:60> el<17:62>
                            n<> u<137> t<Primary_literal> p<138> c<136> l<17:60> el<17:62>
                              n<10> u<136> t<IntConst> p<137> l<17:60> el<17:62>
            n<> u<154> t<Parameter_port_declaration> p<155> c<153> l<17:64> el<17:88>
              n<> u<153> t<Parameter_declaration> p<154> c<152> l<17:64> el<17:88>
                n<> u<152> t<TYPE> p<153> s<151> l<17:74> el<17:78>
                n<> u<151> t<List_of_param_assignments> p<153> c<150> l<17:79> el<17:88>
                  n<> u<150> t<Param_assignment> p<151> c<146> l<17:79> el<17:88>
                    n<TP2> u<146> t<StringConst> p<150> s<149> l<17:79> el<17:82>
                    n<> u<149> t<Constant_param_expression> p<150> c<148> l<17:85> el<17:88>
                      n<> u<148> t<Data_type> p<149> c<147> l<17:85> el<17:88>
                        n<> u<147> t<IntegerAtomType_Int> p<148> l<17:85> el<17:88>
        n<> u<166> t<Non_port_module_item> p<200> c<165> s<188> l<18:5> el<18:15>
          n<> u<165> t<Module_or_generate_item> p<166> c<164> l<18:5> el<18:15>
            n<> u<164> t<Module_common_item> p<165> c<163> l<18:5> el<18:15>
              n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<18:5> el<18:15>
                n<> u<162> t<Package_or_generate_item_declaration> p<163> c<161> l<18:5> el<18:15>
                  n<> u<161> t<Net_declaration> p<162> c<157> l<18:5> el<18:15>
                    n<TP1> u<157> t<StringConst> p<161> s<160> l<18:5> el<18:8>
                    n<> u<160> t<List_of_net_decl_assignments> p<161> c<159> l<18:9> el<18:14>
                      n<> u<159> t<Net_decl_assignment> p<160> c<158> l<18:9> el<18:14>
                        n<DATA1> u<158> t<StringConst> p<159> l<18:9> el<18:14>
        n<> u<188> t<Non_port_module_item> p<200> c<187> s<198> l<19:5> el<19:22>
          n<> u<187> t<Module_or_generate_item> p<188> c<186> l<19:5> el<19:22>
            n<> u<186> t<Module_common_item> p<187> c<185> l<19:5> el<19:22>
              n<> u<185> t<Module_or_generate_item_declaration> p<186> c<184> l<19:5> el<19:22>
                n<> u<184> t<Package_or_generate_item_declaration> p<185> c<183> l<19:5> el<19:22>
                  n<> u<183> t<Data_declaration> p<184> c<182> l<19:5> el<19:22>
                    n<> u<182> t<Variable_declaration> p<183> c<178> l<19:5> el<19:22>
                      n<> u<178> t<Data_type> p<182> c<167> s<181> l<19:5> el<19:19>
                        n<> u<167> t<IntVec_TypeLogic> p<178> s<177> l<19:5> el<19:10>
                        n<> u<177> t<Packed_dimension> p<178> c<176> l<19:11> el<19:19>
                          n<> u<176> t<Constant_range> p<177> c<171> l<19:12> el<19:18>
                            n<> u<171> t<Constant_expression> p<176> c<170> s<175> l<19:12> el<19:16>
                              n<> u<170> t<Constant_primary> p<171> c<169> l<19:12> el<19:16>
                                n<> u<169> t<Primary_literal> p<170> c<168> l<19:12> el<19:16>
                                  n<SIZE> u<168> t<StringConst> p<169> l<19:12> el<19:16>
                            n<> u<175> t<Constant_expression> p<176> c<174> l<19:17> el<19:18>
                              n<> u<174> t<Constant_primary> p<175> c<173> l<19:17> el<19:18>
                                n<> u<173> t<Primary_literal> p<174> c<172> l<19:17> el<19:18>
                                  n<0> u<172> t<IntConst> p<173> l<19:17> el<19:18>
                      n<> u<181> t<List_of_variable_decl_assignments> p<182> c<180> l<19:20> el<19:21>
                        n<> u<180> t<Variable_decl_assignment> p<181> c<179> l<19:20> el<19:21>
                          n<a> u<179> t<StringConst> p<180> l<19:20> el<19:21>
        n<> u<198> t<Non_port_module_item> p<200> c<197> s<199> l<20:5> el<20:15>
          n<> u<197> t<Module_or_generate_item> p<198> c<196> l<20:5> el<20:15>
            n<> u<196> t<Module_common_item> p<197> c<195> l<20:5> el<20:15>
              n<> u<195> t<Module_or_generate_item_declaration> p<196> c<194> l<20:5> el<20:15>
                n<> u<194> t<Package_or_generate_item_declaration> p<195> c<193> l<20:5> el<20:15>
                  n<> u<193> t<Net_declaration> p<194> c<189> l<20:5> el<20:15>
                    n<TP2> u<189> t<StringConst> p<193> s<192> l<20:5> el<20:8>
                    n<> u<192> t<List_of_net_decl_assignments> p<193> c<191> l<20:9> el<20:14>
                      n<> u<191> t<Net_decl_assignment> p<192> c<190> l<20:9> el<20:14>
                        n<DATA2> u<190> t<StringConst> p<191> l<20:9> el<20:14>
        n<> u<199> t<ENDMODULE> p<200> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: No timescale set for "mid".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: No timescale set for "bottom".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: Compile module "work@mid".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
IntTypespec                                            3
LogicNet                                               5
LogicTypespec                                          3
Module                                                 3
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefModule                                              3
RefObj                                                 1
RefTypespec                                            9
TypeParameter                                          4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@bottom
  |vpiParameter:
  \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP1
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_RefTypespec: (work@bottom.TP1)
      |vpiParent:
      \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
      |vpiFullName:work@bottom.TP1
      |vpiActual:
      \_LogicTypespec: , line:17:38, endln:17:43
  |vpiParameter:
  \_Parameter: (work@bottom.SIZE), line:17:55, endln:17:59
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |UINT:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.SIZE)
      |vpiParent:
      \_Parameter: (work@bottom.SIZE), line:17:55, endln:17:59
      |vpiFullName:work@bottom.SIZE
      |vpiActual:
      \_IntTypespec: , line:17:45, endln:17:62
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP2
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_RefTypespec: (work@bottom.TP2)
      |vpiParent:
      \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
      |vpiFullName:work@bottom.TP2
      |vpiActual:
      \_IntTypespec: , line:17:85, endln:17:88
  |vpiParamAssign:
  \_ParamAssign: , line:17:55, endln:17:62
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:17:60, endln:17:62
      |vpiParent:
      \_ParamAssign: , line:17:55, endln:17:62
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiTypespec:
      \_RefTypespec: (work@bottom)
        |vpiParent:
        \_Constant: , line:17:60, endln:17:62
        |vpiFullName:work@bottom
        |vpiActual:
        \_IntTypespec: , line:17:45, endln:17:62
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@bottom.SIZE), line:17:55, endln:17:59
  |vpiDefName:work@bottom
  |vpiNet:
  \_LogicNet: (work@bottom.DATA1), line:18:9, endln:18:14
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.DATA1)
      |vpiParent:
      \_LogicNet: (work@bottom.DATA1), line:18:9, endln:18:14
      |vpiFullName:work@bottom.DATA1
      |vpiActual:
      \_LogicTypespec: , line:17:38, endln:17:43
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiNet:
  \_LogicNet: (work@bottom.a), line:19:20, endln:19:21
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.a)
      |vpiParent:
      \_LogicNet: (work@bottom.a), line:19:20, endln:19:21
      |vpiFullName:work@bottom.a
      |vpiActual:
      \_LogicTypespec: , line:19:5, endln:19:19
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@bottom.DATA2), line:20:9, endln:20:14
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.DATA2)
      |vpiParent:
      \_LogicNet: (work@bottom.DATA2), line:20:9, endln:20:14
      |vpiFullName:work@bottom.DATA2
      |vpiActual:
      \_IntTypespec: , line:17:85, endln:17:88
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
|uhdmallModules:
\_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@mid
  |vpiParameter:
  \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:TP0
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_RefTypespec: (work@mid.TP0)
      |vpiParent:
      \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
      |vpiFullName:work@mid.TP0
      |vpiActual:
      \_LogicTypespec: , line:10:35, endln:10:40
  |vpiDefName:work@mid
  |vpiNet:
  \_LogicNet: (work@mid.DATA0), line:11:6, endln:11:11
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiRefModule:
  \_RefModule: work@bottom (u1), line:12:22, endln:12:24
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u1
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiRefModule:
  \_RefModule: work@bottom (u2), line:13:33, endln:13:35
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u2
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiParameter:
  \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:TPTOP
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_RefTypespec: (work@top.TPTOP)
      |vpiParent:
      \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
      |vpiFullName:work@top.TPTOP
      |vpiActual:
      \_IntTypespec: , line:2:24, endln:2:27
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.DATATOP), line:4:8, endln:4:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiRefModule:
  \_RefModule: work@mid (u0), line:6:22, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiDefName:work@mid
    |vpiActual:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
\_weaklyReferenced:
\_LogicTypespec: , line:17:38, endln:17:43
  |vpiParent:
  \_TypeParameter: (work@bottom.TP1), line:17:32, endln:17:35
\_IntTypespec: , line:17:45, endln:17:62
\_IntTypespec: , line:17:85, endln:17:88
  |vpiParent:
  \_TypeParameter: (work@bottom.TP2), line:17:79, endln:17:82
  |vpiSigned:1
\_LogicTypespec: , line:10:35, endln:10:40
  |vpiParent:
  \_TypeParameter: (work@mid.TP0), line:10:29, endln:10:32
\_IntTypespec: , line:2:24, endln:2:27
  |vpiParent:
  \_TypeParameter: (work@top.TPTOP), line:2:16, endln:2:21
  |vpiSigned:1
\_LogicTypespec: , line:19:5, endln:19:19
  |vpiRange:
  \_Range: , line:19:11, endln:19:19
    |vpiParent:
    \_LogicTypespec: , line:19:5, endln:19:19
    |vpiLeftRange:
    \_RefObj: (SIZE), line:19:12, endln:19:16
      |vpiParent:
      \_Range: , line:19:11, endln:19:19
      |vpiName:SIZE
    |vpiRightRange:
    \_Constant: , line:19:17, endln:19:18
      |vpiParent:
      \_Range: , line:19:11, endln:19:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
