// Seed: 2520777327
module module_0 (
    input wand id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8
);
  parameter id_10 = 1;
  wire id_11;
  assign module_1.id_1 = 0;
  logic id_12 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd22,
    parameter id_5 = 32'd58
) (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input wire _id_3,
    input supply0 id_4,
    input wand _id_5,
    input tri id_6,
    output tri1 id_7
);
  supply1 id_9;
  integer id_10 = 1;
  assign id_7 = -1 ? -1 : id_2;
  logic [id_5 : id_3] id_11 = id_6;
  assign id_9 = 1'b0 == "";
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_7,
      id_4,
      id_4,
      id_6,
      id_1,
      id_7
  );
endmodule
