
*** Running vivado
    with args -log design_1_bramtest_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_bramtest_v1_0_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_bramtest_v1_0_0_0.tcl -notrace
Command: synth_design -top design_1_bramtest_v1_0_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 463.664 ; gain = 104.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_bramtest_v1_0_0_0' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_bramtest_v1_0_0_0/synth/design_1_bramtest_v1_0_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bramtest_v1_0' [C:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/imports/hdl/bramtest_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bramtest_v1_0' (1#1) [C:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/imports/hdl/bramtest_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bramtest_v1_0_0_0' (2#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_bramtest_v1_0_0_0/synth/design_1_bramtest_v1_0_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 513.484 ; gain = 154.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 513.484 ; gain = 154.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 513.484 ; gain = 154.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 818.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 818.402 ; gain = 459.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 818.402 ; gain = 459.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 818.402 ; gain = 459.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 818.402 ; gain = 459.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bramtest_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port addrb[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port dinb[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port enb driven by constant 1
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port rstb driven by constant 0
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port web[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port web[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port web[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_bramtest_v1_0_0_0 has port web[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[0]' (FD) to 'inst/addrb_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[1]' (FD) to 'inst/addrb_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[2]' (FD) to 'inst/addrb_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dinb_reg[3]' (FD) to 'inst/addrb_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[4]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[5]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[6]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[7]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[8]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[9]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[10]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[11]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[12]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[13]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[14]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[15]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[16]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[17]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[18]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[19]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[20]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[21]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[22]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[23]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[24]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[25]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[26]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[27]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addrb_reg[28]' (FD) to 'inst/addrb_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/addrb_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/addrb_reg[30] )
INFO: [Synth 8-3332] Sequential element (inst/addrb_reg[30]) is unused and will be removed from module design_1_bramtest_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/addrb_reg[29]) is unused and will be removed from module design_1_bramtest_v1_0_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 818.402 ; gain = 459.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 835.895 ; gain = 476.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 835.926 ; gain = 476.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |FDRE |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    12|
|2     |  inst   |bramtest_v1_0 |    12|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 845.957 ; gain = 486.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 845.957 ; gain = 181.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 845.957 ; gain = 486.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:16 . Memory (MB): peak = 856.816 ; gain = 509.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_bramtest_v1_0_0_0_synth_1/design_1_bramtest_v1_0_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_bramtest_v1_0_0_0_synth_1/design_1_bramtest_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_bramtest_v1_0_0_0_utilization_synth.rpt -pb design_1_bramtest_v1_0_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 856.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  3 09:51:06 2018...
