# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../PracticaLibre/Apartado2/spi_device.vhd" \
"../../../../../../PracticaLibre/Apartado2/spi_controller.vhd" \
"../../../../../../PracticaLibre/Apartado2/spi_controller_tb.vhd" \

# Do not sort compile order
nosort
