-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24]
--register power-up is low

cntr[24] = DFFEAS(A1L2, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--SC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

SC1_W_alu_result[4] = DFFEAS(SC1L312, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

SC1_W_alu_result[5] = DFFEAS(SC1L313, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

SC1_W_alu_result[6] = DFFEAS(SC1L314, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

SC1_W_alu_result[16] = DFFEAS(SC1L324, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

SC1_W_alu_result[15] = DFFEAS(SC1L323, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

SC1_W_alu_result[14] = DFFEAS(SC1L322, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

SC1_W_alu_result[13] = DFFEAS(SC1L321, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

SC1_W_alu_result[8] = DFFEAS(SC1L316, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

SC1_W_alu_result[12] = DFFEAS(SC1L320, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

SC1_W_alu_result[11] = DFFEAS(SC1L319, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

SC1_W_alu_result[10] = DFFEAS(SC1L318, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

SC1_W_alu_result[9] = DFFEAS(SC1L317, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

SC1_W_alu_result[7] = DFFEAS(SC1L315, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

SC1_W_alu_result[3] = DFFEAS(SC1L311, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

SC1_W_alu_result[2] = DFFEAS(SC1L310, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--A1L2 is Add0~1
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L144, DB1L69, !A1L136, !A1L142, DB1L57);


--PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

PD1_sr[1] = DFFEAS(PD1L57, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[0]_PORT_A_data_in = SC1L805;
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = CLOCK_50;
YC2_q_b[0]_clock_1 = CLOCK_50;
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[0] = YC2_q_b[0]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

SC1_E_shift_rot_result[4] = DFFEAS(SC1L434, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[4],  ,  , SC1_E_new_inst);


--SC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
SC1L62_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[4]) ) + ( SC1_E_src1[4] ) + ( SC1L115 );
SC1L62 = SUM(SC1L62_adder_eqn);

--SC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
SC1L63_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[4]) ) + ( SC1_E_src1[4] ) + ( SC1L115 );
SC1L63 = CARRY(SC1L63_adder_eqn);


--SC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

SC1_E_shift_rot_result[5] = DFFEAS(SC1L435, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[5],  ,  , SC1_E_new_inst);


--SC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

SC1_E_src2[5] = DFFEAS(SC1_D_iw[11], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[5],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
SC1L66_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1_E_src1[5] ) + ( SC1L63 );
SC1L66 = SUM(SC1L66_adder_eqn);

--SC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
SC1L67_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1_E_src1[5] ) + ( SC1L63 );
SC1L67 = CARRY(SC1L67_adder_eqn);


--SC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

SC1_E_shift_rot_result[6] = DFFEAS(SC1L436, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[6],  ,  , SC1_E_new_inst);


--SC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

SC1_E_src2[6] = DFFEAS(SC1_D_iw[12], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[6],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
SC1L70_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1_E_src1[6] ) + ( SC1L67 );
SC1L70 = SUM(SC1L70_adder_eqn);

--SC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
SC1L71_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1_E_src1[6] ) + ( SC1L67 );
SC1L71 = CARRY(SC1L71_adder_eqn);


--SC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

SC1_E_shift_rot_result[16] = DFFEAS(SC1L446, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[16],  ,  , SC1_E_new_inst);


--SC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

SC1_E_src2[16] = DFFEAS(SC1L717, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
SC1L74_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1_E_src1[16] ) + ( SC1L79 );
SC1L74 = SUM(SC1L74_adder_eqn);

--SC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
SC1L75_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1_E_src1[16] ) + ( SC1L79 );
SC1L75 = CARRY(SC1L75_adder_eqn);


--SC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

SC1_E_shift_rot_result[15] = DFFEAS(SC1L445, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[15],  ,  , SC1_E_new_inst);


--SC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

SC1_E_src2[15] = DFFEAS(SC1_D_iw[21], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[15],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
SC1L78_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1_E_src1[15] ) + ( SC1L83 );
SC1L78 = SUM(SC1L78_adder_eqn);

--SC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
SC1L79_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1_E_src1[15] ) + ( SC1L83 );
SC1L79 = CARRY(SC1L79_adder_eqn);


--SC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

SC1_E_shift_rot_result[14] = DFFEAS(SC1L444, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[14],  ,  , SC1_E_new_inst);


--SC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

SC1_E_src2[14] = DFFEAS(SC1_D_iw[20], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[14],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
SC1L82_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L87 );
SC1L82 = SUM(SC1L82_adder_eqn);

--SC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
SC1L83_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L87 );
SC1L83 = CARRY(SC1L83_adder_eqn);


--SC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

SC1_E_shift_rot_result[13] = DFFEAS(SC1L443, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[13],  ,  , SC1_E_new_inst);


--SC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

SC1_E_src2[13] = DFFEAS(SC1_D_iw[19], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[13],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
SC1L86_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1_E_src1[13] ) + ( SC1L95 );
SC1L86 = SUM(SC1L86_adder_eqn);

--SC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
SC1L87_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1_E_src1[13] ) + ( SC1L95 );
SC1L87 = CARRY(SC1L87_adder_eqn);


--SC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

SC1_E_shift_rot_result[8] = DFFEAS(SC1L438, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[8],  ,  , SC1_E_new_inst);


--SC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

SC1_E_src2[8] = DFFEAS(SC1_D_iw[14], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[8],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
SC1L90_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1_E_src1[8] ) + ( SC1L111 );
SC1L90 = SUM(SC1L90_adder_eqn);

--SC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
SC1L91_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1_E_src1[8] ) + ( SC1L111 );
SC1L91 = CARRY(SC1L91_adder_eqn);


--SC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

SC1_E_shift_rot_result[12] = DFFEAS(SC1L442, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[12],  ,  , SC1_E_new_inst);


--SC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

SC1_E_src2[12] = DFFEAS(SC1_D_iw[18], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[12],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
SC1L94_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1_E_src1[12] ) + ( SC1L99 );
SC1L94 = SUM(SC1L94_adder_eqn);

--SC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
SC1L95_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1_E_src1[12] ) + ( SC1L99 );
SC1L95 = CARRY(SC1L95_adder_eqn);


--SC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

SC1_E_shift_rot_result[11] = DFFEAS(SC1L441, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[11],  ,  , SC1_E_new_inst);


--SC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

SC1_E_src2[11] = DFFEAS(SC1_D_iw[17], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[11],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
SC1L98_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1_E_src1[11] ) + ( SC1L103 );
SC1L98 = SUM(SC1L98_adder_eqn);

--SC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
SC1L99_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1_E_src1[11] ) + ( SC1L103 );
SC1L99 = CARRY(SC1L99_adder_eqn);


--SC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

SC1_E_shift_rot_result[10] = DFFEAS(SC1L440, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[10],  ,  , SC1_E_new_inst);


--SC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

SC1_E_src2[10] = DFFEAS(SC1_D_iw[16], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[10],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
SC1L102_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L107 );
SC1L102 = SUM(SC1L102_adder_eqn);

--SC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
SC1L103_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L107 );
SC1L103 = CARRY(SC1L103_adder_eqn);


--SC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

SC1_E_shift_rot_result[9] = DFFEAS(SC1L439, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[9],  ,  , SC1_E_new_inst);


--SC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

SC1_E_src2[9] = DFFEAS(SC1_D_iw[15], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[9],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
SC1L106_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1_E_src1[9] ) + ( SC1L91 );
SC1L106 = SUM(SC1L106_adder_eqn);

--SC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
SC1L107_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1_E_src1[9] ) + ( SC1L91 );
SC1L107 = CARRY(SC1L107_adder_eqn);


--SC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

SC1_E_shift_rot_result[7] = DFFEAS(SC1L437, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[7],  ,  , SC1_E_new_inst);


--SC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

SC1_E_src2[7] = DFFEAS(SC1_D_iw[13], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[7],  , SC1L511, !SC1_R_src2_use_imm);


--SC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
SC1L110_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1_E_src1[7] ) + ( SC1L71 );
SC1L110 = SUM(SC1L110_adder_eqn);

--SC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
SC1L111_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1_E_src1[7] ) + ( SC1L71 );
SC1L111 = CARRY(SC1L111_adder_eqn);


--SC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

SC1_E_shift_rot_result[3] = DFFEAS(SC1L433, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[3],  ,  , SC1_E_new_inst);


--SC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
SC1L114_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1_E_src1[3] ) + ( SC1L119 );
SC1L114 = SUM(SC1L114_adder_eqn);

--SC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
SC1L115_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1_E_src1[3] ) + ( SC1L119 );
SC1L115 = CARRY(SC1L115_adder_eqn);


--SC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

SC1_E_shift_rot_result[2] = DFFEAS(SC1L432, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[2],  ,  , SC1_E_new_inst);


--SC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
SC1L118_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1_E_src1[2] ) + ( SC1L123 );
SC1L118 = SUM(SC1L118_adder_eqn);

--SC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
SC1L119_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1_E_src1[2] ) + ( SC1L123 );
SC1L119 = CARRY(SC1L119_adder_eqn);


--SC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

SC1_R_ctrl_st = DFFEAS(SC1L250, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , !SC1_D_iw[2],  );


--YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[1]_PORT_A_data_in = SC1L809;
YC2_q_b[1]_PORT_A_data_in_reg = DFFE(YC2_q_b[1]_PORT_A_data_in, YC2_q_b[1]_clock_0, , , );
YC2_q_b[1]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[1]_PORT_A_address_reg = DFFE(YC2_q_b[1]_PORT_A_address, YC2_q_b[1]_clock_0, , , );
YC2_q_b[1]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[1]_PORT_B_address_reg = DFFE(YC2_q_b[1]_PORT_B_address, YC2_q_b[1]_clock_1, , , );
YC2_q_b[1]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[1]_PORT_A_write_enable_reg = DFFE(YC2_q_b[1]_PORT_A_write_enable, YC2_q_b[1]_clock_0, , , );
YC2_q_b[1]_PORT_B_read_enable = VCC;
YC2_q_b[1]_PORT_B_read_enable_reg = DFFE(YC2_q_b[1]_PORT_B_read_enable, YC2_q_b[1]_clock_1, , , );
YC2_q_b[1]_clock_0 = CLOCK_50;
YC2_q_b[1]_clock_1 = CLOCK_50;
YC2_q_b[1]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[1]_PORT_B_data_out = MEMORY(YC2_q_b[1]_PORT_A_data_in_reg, , YC2_q_b[1]_PORT_A_address_reg, YC2_q_b[1]_PORT_B_address_reg, YC2_q_b[1]_PORT_A_write_enable_reg, , , YC2_q_b[1]_PORT_B_read_enable_reg, , , YC2_q_b[1]_clock_0, YC2_q_b[1]_clock_1, YC2_q_b[1]_clock_enable_0, , , , , );
YC2_q_b[1] = YC2_q_b[1]_PORT_B_data_out[0];


--YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[2]_PORT_A_data_in = SC1L810;
YC2_q_b[2]_PORT_A_data_in_reg = DFFE(YC2_q_b[2]_PORT_A_data_in, YC2_q_b[2]_clock_0, , , );
YC2_q_b[2]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[2]_PORT_A_address_reg = DFFE(YC2_q_b[2]_PORT_A_address, YC2_q_b[2]_clock_0, , , );
YC2_q_b[2]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[2]_PORT_B_address_reg = DFFE(YC2_q_b[2]_PORT_B_address, YC2_q_b[2]_clock_1, , , );
YC2_q_b[2]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[2]_PORT_A_write_enable_reg = DFFE(YC2_q_b[2]_PORT_A_write_enable, YC2_q_b[2]_clock_0, , , );
YC2_q_b[2]_PORT_B_read_enable = VCC;
YC2_q_b[2]_PORT_B_read_enable_reg = DFFE(YC2_q_b[2]_PORT_B_read_enable, YC2_q_b[2]_clock_1, , , );
YC2_q_b[2]_clock_0 = CLOCK_50;
YC2_q_b[2]_clock_1 = CLOCK_50;
YC2_q_b[2]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[2]_PORT_B_data_out = MEMORY(YC2_q_b[2]_PORT_A_data_in_reg, , YC2_q_b[2]_PORT_A_address_reg, YC2_q_b[2]_PORT_B_address_reg, YC2_q_b[2]_PORT_A_write_enable_reg, , , YC2_q_b[2]_PORT_B_read_enable_reg, , , YC2_q_b[2]_clock_0, YC2_q_b[2]_clock_1, YC2_q_b[2]_clock_enable_0, , , , , );
YC2_q_b[2] = YC2_q_b[2]_PORT_B_data_out[0];


--YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[3]_PORT_A_data_in = SC1L811;
YC2_q_b[3]_PORT_A_data_in_reg = DFFE(YC2_q_b[3]_PORT_A_data_in, YC2_q_b[3]_clock_0, , , );
YC2_q_b[3]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[3]_PORT_A_address_reg = DFFE(YC2_q_b[3]_PORT_A_address, YC2_q_b[3]_clock_0, , , );
YC2_q_b[3]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[3]_PORT_B_address_reg = DFFE(YC2_q_b[3]_PORT_B_address, YC2_q_b[3]_clock_1, , , );
YC2_q_b[3]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[3]_PORT_A_write_enable_reg = DFFE(YC2_q_b[3]_PORT_A_write_enable, YC2_q_b[3]_clock_0, , , );
YC2_q_b[3]_PORT_B_read_enable = VCC;
YC2_q_b[3]_PORT_B_read_enable_reg = DFFE(YC2_q_b[3]_PORT_B_read_enable, YC2_q_b[3]_clock_1, , , );
YC2_q_b[3]_clock_0 = CLOCK_50;
YC2_q_b[3]_clock_1 = CLOCK_50;
YC2_q_b[3]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[3]_PORT_B_data_out = MEMORY(YC2_q_b[3]_PORT_A_data_in_reg, , YC2_q_b[3]_PORT_A_address_reg, YC2_q_b[3]_PORT_B_address_reg, YC2_q_b[3]_PORT_A_write_enable_reg, , , YC2_q_b[3]_PORT_B_read_enable_reg, , , YC2_q_b[3]_clock_0, YC2_q_b[3]_clock_1, YC2_q_b[3]_clock_enable_0, , , , , );
YC2_q_b[3] = YC2_q_b[3]_PORT_B_data_out[0];


--YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[4]_PORT_A_data_in = SC1L812;
YC2_q_b[4]_PORT_A_data_in_reg = DFFE(YC2_q_b[4]_PORT_A_data_in, YC2_q_b[4]_clock_0, , , );
YC2_q_b[4]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[4]_PORT_A_address_reg = DFFE(YC2_q_b[4]_PORT_A_address, YC2_q_b[4]_clock_0, , , );
YC2_q_b[4]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[4]_PORT_B_address_reg = DFFE(YC2_q_b[4]_PORT_B_address, YC2_q_b[4]_clock_1, , , );
YC2_q_b[4]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[4]_PORT_A_write_enable_reg = DFFE(YC2_q_b[4]_PORT_A_write_enable, YC2_q_b[4]_clock_0, , , );
YC2_q_b[4]_PORT_B_read_enable = VCC;
YC2_q_b[4]_PORT_B_read_enable_reg = DFFE(YC2_q_b[4]_PORT_B_read_enable, YC2_q_b[4]_clock_1, , , );
YC2_q_b[4]_clock_0 = CLOCK_50;
YC2_q_b[4]_clock_1 = CLOCK_50;
YC2_q_b[4]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[4]_PORT_B_data_out = MEMORY(YC2_q_b[4]_PORT_A_data_in_reg, , YC2_q_b[4]_PORT_A_address_reg, YC2_q_b[4]_PORT_B_address_reg, YC2_q_b[4]_PORT_A_write_enable_reg, , , YC2_q_b[4]_PORT_B_read_enable_reg, , , YC2_q_b[4]_clock_0, YC2_q_b[4]_clock_1, YC2_q_b[4]_clock_enable_0, , , , , );
YC2_q_b[4] = YC2_q_b[4]_PORT_B_data_out[0];


--YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[5]_PORT_A_data_in = SC1L813;
YC2_q_b[5]_PORT_A_data_in_reg = DFFE(YC2_q_b[5]_PORT_A_data_in, YC2_q_b[5]_clock_0, , , );
YC2_q_b[5]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[5]_PORT_A_address_reg = DFFE(YC2_q_b[5]_PORT_A_address, YC2_q_b[5]_clock_0, , , );
YC2_q_b[5]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[5]_PORT_B_address_reg = DFFE(YC2_q_b[5]_PORT_B_address, YC2_q_b[5]_clock_1, , , );
YC2_q_b[5]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[5]_PORT_A_write_enable_reg = DFFE(YC2_q_b[5]_PORT_A_write_enable, YC2_q_b[5]_clock_0, , , );
YC2_q_b[5]_PORT_B_read_enable = VCC;
YC2_q_b[5]_PORT_B_read_enable_reg = DFFE(YC2_q_b[5]_PORT_B_read_enable, YC2_q_b[5]_clock_1, , , );
YC2_q_b[5]_clock_0 = CLOCK_50;
YC2_q_b[5]_clock_1 = CLOCK_50;
YC2_q_b[5]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[5]_PORT_B_data_out = MEMORY(YC2_q_b[5]_PORT_A_data_in_reg, , YC2_q_b[5]_PORT_A_address_reg, YC2_q_b[5]_PORT_B_address_reg, YC2_q_b[5]_PORT_A_write_enable_reg, , , YC2_q_b[5]_PORT_B_read_enable_reg, , , YC2_q_b[5]_clock_0, YC2_q_b[5]_clock_1, YC2_q_b[5]_clock_enable_0, , , , , );
YC2_q_b[5] = YC2_q_b[5]_PORT_B_data_out[0];


--YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[6]_PORT_A_data_in = SC1L814;
YC2_q_b[6]_PORT_A_data_in_reg = DFFE(YC2_q_b[6]_PORT_A_data_in, YC2_q_b[6]_clock_0, , , );
YC2_q_b[6]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[6]_PORT_A_address_reg = DFFE(YC2_q_b[6]_PORT_A_address, YC2_q_b[6]_clock_0, , , );
YC2_q_b[6]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[6]_PORT_B_address_reg = DFFE(YC2_q_b[6]_PORT_B_address, YC2_q_b[6]_clock_1, , , );
YC2_q_b[6]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[6]_PORT_A_write_enable_reg = DFFE(YC2_q_b[6]_PORT_A_write_enable, YC2_q_b[6]_clock_0, , , );
YC2_q_b[6]_PORT_B_read_enable = VCC;
YC2_q_b[6]_PORT_B_read_enable_reg = DFFE(YC2_q_b[6]_PORT_B_read_enable, YC2_q_b[6]_clock_1, , , );
YC2_q_b[6]_clock_0 = CLOCK_50;
YC2_q_b[6]_clock_1 = CLOCK_50;
YC2_q_b[6]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[6]_PORT_B_data_out = MEMORY(YC2_q_b[6]_PORT_A_data_in_reg, , YC2_q_b[6]_PORT_A_address_reg, YC2_q_b[6]_PORT_B_address_reg, YC2_q_b[6]_PORT_A_write_enable_reg, , , YC2_q_b[6]_PORT_B_read_enable_reg, , , YC2_q_b[6]_clock_0, YC2_q_b[6]_clock_1, YC2_q_b[6]_clock_enable_0, , , , , );
YC2_q_b[6] = YC2_q_b[6]_PORT_B_data_out[0];


--YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[7]_PORT_A_data_in = SC1L815;
YC2_q_b[7]_PORT_A_data_in_reg = DFFE(YC2_q_b[7]_PORT_A_data_in, YC2_q_b[7]_clock_0, , , );
YC2_q_b[7]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[7]_PORT_A_address_reg = DFFE(YC2_q_b[7]_PORT_A_address, YC2_q_b[7]_clock_0, , , );
YC2_q_b[7]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[7]_PORT_B_address_reg = DFFE(YC2_q_b[7]_PORT_B_address, YC2_q_b[7]_clock_1, , , );
YC2_q_b[7]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[7]_PORT_A_write_enable_reg = DFFE(YC2_q_b[7]_PORT_A_write_enable, YC2_q_b[7]_clock_0, , , );
YC2_q_b[7]_PORT_B_read_enable = VCC;
YC2_q_b[7]_PORT_B_read_enable_reg = DFFE(YC2_q_b[7]_PORT_B_read_enable, YC2_q_b[7]_clock_1, , , );
YC2_q_b[7]_clock_0 = CLOCK_50;
YC2_q_b[7]_clock_1 = CLOCK_50;
YC2_q_b[7]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[7]_PORT_B_data_out = MEMORY(YC2_q_b[7]_PORT_A_data_in_reg, , YC2_q_b[7]_PORT_A_address_reg, YC2_q_b[7]_PORT_B_address_reg, YC2_q_b[7]_PORT_A_write_enable_reg, , , YC2_q_b[7]_PORT_B_read_enable_reg, , , YC2_q_b[7]_clock_0, YC2_q_b[7]_clock_1, YC2_q_b[7]_clock_enable_0, , , , , );
YC2_q_b[7] = YC2_q_b[7]_PORT_B_data_out[0];


--A1L6 is Add0~5
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L144, DB1_count[0], !A1L136, !A1L142, DB1L57);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L144, DB1L70, !A1L136, !A1L142, DB1L57);


--PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

PD1_sr[2] = DFFEAS(PD1L58, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

BD1_break_readreg[0] = DFFEAS(ND1_jdo[0], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--SC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

SC1_av_ld_byte0_data[0] = DFFEAS(GC1_src_data[0], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[0],  ,  , SC1L963);


--SC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

SC1_W_alu_result[0] = DFFEAS(SC1L308, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

SC1_D_iw[22] = DFFEAS(SC1L616, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

SC1_D_iw[23] = DFFEAS(SC1L617, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

SC1_D_iw[24] = DFFEAS(SC1L618, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

SC1_D_iw[25] = DFFEAS(SC1L619, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

SC1_D_iw[26] = DFFEAS(SC1L620, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

SC1_D_iw[12] = DFFEAS(SC1L606, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

SC1_D_iw[14] = DFFEAS(SC1L608, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

SC1_D_iw[0] = DFFEAS(SC1L594, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

SC1_D_iw[2] = DFFEAS(SC1L596, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
SC1L2_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L55 );
SC1L2 = SUM(SC1L2_adder_eqn);

--SC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
SC1L3_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L55 );
SC1L3 = CARRY(SC1L3_adder_eqn);


--SC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

SC1_D_iw[8] = DFFEAS(SC1L602, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[4]_PORT_A_data_in = SC1L812;
YC1_q_b[4]_PORT_A_data_in_reg = DFFE(YC1_q_b[4]_PORT_A_data_in, YC1_q_b[4]_clock_0, , , );
YC1_q_b[4]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[4]_PORT_A_address_reg = DFFE(YC1_q_b[4]_PORT_A_address, YC1_q_b[4]_clock_0, , , );
YC1_q_b[4]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[4]_PORT_B_address_reg = DFFE(YC1_q_b[4]_PORT_B_address, YC1_q_b[4]_clock_1, , , );
YC1_q_b[4]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[4]_PORT_A_write_enable_reg = DFFE(YC1_q_b[4]_PORT_A_write_enable, YC1_q_b[4]_clock_0, , , );
YC1_q_b[4]_PORT_B_read_enable = VCC;
YC1_q_b[4]_PORT_B_read_enable_reg = DFFE(YC1_q_b[4]_PORT_B_read_enable, YC1_q_b[4]_clock_1, , , );
YC1_q_b[4]_clock_0 = CLOCK_50;
YC1_q_b[4]_clock_1 = CLOCK_50;
YC1_q_b[4]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[4]_PORT_B_data_out = MEMORY(YC1_q_b[4]_PORT_A_data_in_reg, , YC1_q_b[4]_PORT_A_address_reg, YC1_q_b[4]_PORT_B_address_reg, YC1_q_b[4]_PORT_A_write_enable_reg, , , YC1_q_b[4]_PORT_B_read_enable_reg, , , YC1_q_b[4]_clock_0, YC1_q_b[4]_clock_1, YC1_q_b[4]_clock_enable_0, , , , , );
YC1_q_b[4] = YC1_q_b[4]_PORT_B_data_out[0];


--SC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

SC1_D_iw[10] = DFFEAS(SC1L604, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
SC1L6_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L3 );
SC1L6 = SUM(SC1L6_adder_eqn);

--SC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
SC1L7_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L3 );
SC1L7 = CARRY(SC1L7_adder_eqn);


--SC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

SC1_D_iw[9] = DFFEAS(SC1L603, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[5]_PORT_A_data_in = SC1L813;
YC1_q_b[5]_PORT_A_data_in_reg = DFFE(YC1_q_b[5]_PORT_A_data_in, YC1_q_b[5]_clock_0, , , );
YC1_q_b[5]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[5]_PORT_A_address_reg = DFFE(YC1_q_b[5]_PORT_A_address, YC1_q_b[5]_clock_0, , , );
YC1_q_b[5]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[5]_PORT_B_address_reg = DFFE(YC1_q_b[5]_PORT_B_address, YC1_q_b[5]_clock_1, , , );
YC1_q_b[5]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[5]_PORT_A_write_enable_reg = DFFE(YC1_q_b[5]_PORT_A_write_enable, YC1_q_b[5]_clock_0, , , );
YC1_q_b[5]_PORT_B_read_enable = VCC;
YC1_q_b[5]_PORT_B_read_enable_reg = DFFE(YC1_q_b[5]_PORT_B_read_enable, YC1_q_b[5]_clock_1, , , );
YC1_q_b[5]_clock_0 = CLOCK_50;
YC1_q_b[5]_clock_1 = CLOCK_50;
YC1_q_b[5]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[5]_PORT_B_data_out = MEMORY(YC1_q_b[5]_PORT_A_data_in_reg, , YC1_q_b[5]_PORT_A_address_reg, YC1_q_b[5]_PORT_B_address_reg, YC1_q_b[5]_PORT_A_write_enable_reg, , , YC1_q_b[5]_PORT_B_read_enable_reg, , , YC1_q_b[5]_clock_0, YC1_q_b[5]_clock_1, YC1_q_b[5]_clock_enable_0, , , , , );
YC1_q_b[5] = YC1_q_b[5]_PORT_B_data_out[0];


--SC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
SC1L10_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L7 );
SC1L10 = SUM(SC1L10_adder_eqn);

--SC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
SC1L11_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L7 );
SC1L11 = CARRY(SC1L11_adder_eqn);


--YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[6]_PORT_A_data_in = SC1L814;
YC1_q_b[6]_PORT_A_data_in_reg = DFFE(YC1_q_b[6]_PORT_A_data_in, YC1_q_b[6]_clock_0, , , );
YC1_q_b[6]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[6]_PORT_A_address_reg = DFFE(YC1_q_b[6]_PORT_A_address, YC1_q_b[6]_clock_0, , , );
YC1_q_b[6]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[6]_PORT_B_address_reg = DFFE(YC1_q_b[6]_PORT_B_address, YC1_q_b[6]_clock_1, , , );
YC1_q_b[6]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[6]_PORT_A_write_enable_reg = DFFE(YC1_q_b[6]_PORT_A_write_enable, YC1_q_b[6]_clock_0, , , );
YC1_q_b[6]_PORT_B_read_enable = VCC;
YC1_q_b[6]_PORT_B_read_enable_reg = DFFE(YC1_q_b[6]_PORT_B_read_enable, YC1_q_b[6]_clock_1, , , );
YC1_q_b[6]_clock_0 = CLOCK_50;
YC1_q_b[6]_clock_1 = CLOCK_50;
YC1_q_b[6]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[6]_PORT_B_data_out = MEMORY(YC1_q_b[6]_PORT_A_data_in_reg, , YC1_q_b[6]_PORT_A_address_reg, YC1_q_b[6]_PORT_B_address_reg, YC1_q_b[6]_PORT_A_write_enable_reg, , , YC1_q_b[6]_PORT_B_read_enable_reg, , , YC1_q_b[6]_clock_0, YC1_q_b[6]_clock_1, YC1_q_b[6]_clock_enable_0, , , , , );
YC1_q_b[6] = YC1_q_b[6]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

SC1_E_shift_rot_result[17] = DFFEAS(SC1L447, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[17],  ,  , SC1_E_new_inst);


--SC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
SC1L14_adder_eqn = ( SC1_F_pc[14] ) + ( GND ) + ( SC1L19 );
SC1L14 = SUM(SC1L14_adder_eqn);


--YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[16]_PORT_A_data_in = SC1L824;
YC1_q_b[16]_PORT_A_data_in_reg = DFFE(YC1_q_b[16]_PORT_A_data_in, YC1_q_b[16]_clock_0, , , );
YC1_q_b[16]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[16]_PORT_A_address_reg = DFFE(YC1_q_b[16]_PORT_A_address, YC1_q_b[16]_clock_0, , , );
YC1_q_b[16]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[16]_PORT_B_address_reg = DFFE(YC1_q_b[16]_PORT_B_address, YC1_q_b[16]_clock_1, , , );
YC1_q_b[16]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[16]_PORT_A_write_enable_reg = DFFE(YC1_q_b[16]_PORT_A_write_enable, YC1_q_b[16]_clock_0, , , );
YC1_q_b[16]_PORT_B_read_enable = VCC;
YC1_q_b[16]_PORT_B_read_enable_reg = DFFE(YC1_q_b[16]_PORT_B_read_enable, YC1_q_b[16]_clock_1, , , );
YC1_q_b[16]_clock_0 = CLOCK_50;
YC1_q_b[16]_clock_1 = CLOCK_50;
YC1_q_b[16]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[16]_PORT_B_data_out = MEMORY(YC1_q_b[16]_PORT_A_data_in_reg, , YC1_q_b[16]_PORT_A_address_reg, YC1_q_b[16]_PORT_B_address_reg, YC1_q_b[16]_PORT_A_write_enable_reg, , , YC1_q_b[16]_PORT_B_read_enable_reg, , , YC1_q_b[16]_clock_0, YC1_q_b[16]_clock_1, YC1_q_b[16]_clock_enable_0, , , , , );
YC1_q_b[16] = YC1_q_b[16]_PORT_B_data_out[0];


--SC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

SC1_D_iw[6] = DFFEAS(SC1L600, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[16]_PORT_A_data_in = SC1L824;
YC2_q_b[16]_PORT_A_data_in_reg = DFFE(YC2_q_b[16]_PORT_A_data_in, YC2_q_b[16]_clock_0, , , );
YC2_q_b[16]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[16]_PORT_A_address_reg = DFFE(YC2_q_b[16]_PORT_A_address, YC2_q_b[16]_clock_0, , , );
YC2_q_b[16]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[16]_PORT_B_address_reg = DFFE(YC2_q_b[16]_PORT_B_address, YC2_q_b[16]_clock_1, , , );
YC2_q_b[16]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[16]_PORT_A_write_enable_reg = DFFE(YC2_q_b[16]_PORT_A_write_enable, YC2_q_b[16]_clock_0, , , );
YC2_q_b[16]_PORT_B_read_enable = VCC;
YC2_q_b[16]_PORT_B_read_enable_reg = DFFE(YC2_q_b[16]_PORT_B_read_enable, YC2_q_b[16]_clock_1, , , );
YC2_q_b[16]_clock_0 = CLOCK_50;
YC2_q_b[16]_clock_1 = CLOCK_50;
YC2_q_b[16]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[16]_PORT_B_data_out = MEMORY(YC2_q_b[16]_PORT_A_data_in_reg, , YC2_q_b[16]_PORT_A_address_reg, YC2_q_b[16]_PORT_B_address_reg, YC2_q_b[16]_PORT_A_write_enable_reg, , , YC2_q_b[16]_PORT_B_read_enable_reg, , , YC2_q_b[16]_clock_0, YC2_q_b[16]_clock_1, YC2_q_b[16]_clock_enable_0, , , , , );
YC2_q_b[16] = YC2_q_b[16]_PORT_B_data_out[0];


--YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[15]_PORT_A_data_in = SC1L823;
YC2_q_b[15]_PORT_A_data_in_reg = DFFE(YC2_q_b[15]_PORT_A_data_in, YC2_q_b[15]_clock_0, , , );
YC2_q_b[15]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[15]_PORT_A_address_reg = DFFE(YC2_q_b[15]_PORT_A_address, YC2_q_b[15]_clock_0, , , );
YC2_q_b[15]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[15]_PORT_B_address_reg = DFFE(YC2_q_b[15]_PORT_B_address, YC2_q_b[15]_clock_1, , , );
YC2_q_b[15]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[15]_PORT_A_write_enable_reg = DFFE(YC2_q_b[15]_PORT_A_write_enable, YC2_q_b[15]_clock_0, , , );
YC2_q_b[15]_PORT_B_read_enable = VCC;
YC2_q_b[15]_PORT_B_read_enable_reg = DFFE(YC2_q_b[15]_PORT_B_read_enable, YC2_q_b[15]_clock_1, , , );
YC2_q_b[15]_clock_0 = CLOCK_50;
YC2_q_b[15]_clock_1 = CLOCK_50;
YC2_q_b[15]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[15]_PORT_B_data_out = MEMORY(YC2_q_b[15]_PORT_A_data_in_reg, , YC2_q_b[15]_PORT_A_address_reg, YC2_q_b[15]_PORT_B_address_reg, YC2_q_b[15]_PORT_A_write_enable_reg, , , YC2_q_b[15]_PORT_B_read_enable_reg, , , YC2_q_b[15]_clock_0, YC2_q_b[15]_clock_1, YC2_q_b[15]_clock_enable_0, , , , , );
YC2_q_b[15] = YC2_q_b[15]_PORT_B_data_out[0];


--SC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
SC1L18_adder_eqn = ( !SC1_F_pc[13] ) + ( GND ) + ( SC1L23 );
SC1L18 = SUM(SC1L18_adder_eqn);

--SC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
SC1L19_adder_eqn = ( !SC1_F_pc[13] ) + ( GND ) + ( SC1L23 );
SC1L19 = CARRY(SC1L19_adder_eqn);


--YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[15]_PORT_A_data_in = SC1L823;
YC1_q_b[15]_PORT_A_data_in_reg = DFFE(YC1_q_b[15]_PORT_A_data_in, YC1_q_b[15]_clock_0, , , );
YC1_q_b[15]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[15]_PORT_A_address_reg = DFFE(YC1_q_b[15]_PORT_A_address, YC1_q_b[15]_clock_0, , , );
YC1_q_b[15]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[15]_PORT_B_address_reg = DFFE(YC1_q_b[15]_PORT_B_address, YC1_q_b[15]_clock_1, , , );
YC1_q_b[15]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[15]_PORT_A_write_enable_reg = DFFE(YC1_q_b[15]_PORT_A_write_enable, YC1_q_b[15]_clock_0, , , );
YC1_q_b[15]_PORT_B_read_enable = VCC;
YC1_q_b[15]_PORT_B_read_enable_reg = DFFE(YC1_q_b[15]_PORT_B_read_enable, YC1_q_b[15]_clock_1, , , );
YC1_q_b[15]_clock_0 = CLOCK_50;
YC1_q_b[15]_clock_1 = CLOCK_50;
YC1_q_b[15]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[15]_PORT_B_data_out = MEMORY(YC1_q_b[15]_PORT_A_data_in_reg, , YC1_q_b[15]_PORT_A_address_reg, YC1_q_b[15]_PORT_B_address_reg, YC1_q_b[15]_PORT_A_write_enable_reg, , , YC1_q_b[15]_PORT_B_read_enable_reg, , , YC1_q_b[15]_clock_0, YC1_q_b[15]_clock_1, YC1_q_b[15]_clock_enable_0, , , , , );
YC1_q_b[15] = YC1_q_b[15]_PORT_B_data_out[0];


--YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[14]_PORT_A_data_in = SC1L822;
YC2_q_b[14]_PORT_A_data_in_reg = DFFE(YC2_q_b[14]_PORT_A_data_in, YC2_q_b[14]_clock_0, , , );
YC2_q_b[14]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[14]_PORT_A_address_reg = DFFE(YC2_q_b[14]_PORT_A_address, YC2_q_b[14]_clock_0, , , );
YC2_q_b[14]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[14]_PORT_B_address_reg = DFFE(YC2_q_b[14]_PORT_B_address, YC2_q_b[14]_clock_1, , , );
YC2_q_b[14]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[14]_PORT_A_write_enable_reg = DFFE(YC2_q_b[14]_PORT_A_write_enable, YC2_q_b[14]_clock_0, , , );
YC2_q_b[14]_PORT_B_read_enable = VCC;
YC2_q_b[14]_PORT_B_read_enable_reg = DFFE(YC2_q_b[14]_PORT_B_read_enable, YC2_q_b[14]_clock_1, , , );
YC2_q_b[14]_clock_0 = CLOCK_50;
YC2_q_b[14]_clock_1 = CLOCK_50;
YC2_q_b[14]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[14]_PORT_B_data_out = MEMORY(YC2_q_b[14]_PORT_A_data_in_reg, , YC2_q_b[14]_PORT_A_address_reg, YC2_q_b[14]_PORT_B_address_reg, YC2_q_b[14]_PORT_A_write_enable_reg, , , YC2_q_b[14]_PORT_B_read_enable_reg, , , YC2_q_b[14]_clock_0, YC2_q_b[14]_clock_1, YC2_q_b[14]_clock_enable_0, , , , , );
YC2_q_b[14] = YC2_q_b[14]_PORT_B_data_out[0];


--SC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
SC1L22_adder_eqn = ( SC1_F_pc[12] ) + ( GND ) + ( SC1L27 );
SC1L22 = SUM(SC1L22_adder_eqn);

--SC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
SC1L23_adder_eqn = ( SC1_F_pc[12] ) + ( GND ) + ( SC1L27 );
SC1L23 = CARRY(SC1L23_adder_eqn);


--YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[14]_PORT_A_data_in = SC1L822;
YC1_q_b[14]_PORT_A_data_in_reg = DFFE(YC1_q_b[14]_PORT_A_data_in, YC1_q_b[14]_clock_0, , , );
YC1_q_b[14]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[14]_PORT_A_address_reg = DFFE(YC1_q_b[14]_PORT_A_address, YC1_q_b[14]_clock_0, , , );
YC1_q_b[14]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[14]_PORT_B_address_reg = DFFE(YC1_q_b[14]_PORT_B_address, YC1_q_b[14]_clock_1, , , );
YC1_q_b[14]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[14]_PORT_A_write_enable_reg = DFFE(YC1_q_b[14]_PORT_A_write_enable, YC1_q_b[14]_clock_0, , , );
YC1_q_b[14]_PORT_B_read_enable = VCC;
YC1_q_b[14]_PORT_B_read_enable_reg = DFFE(YC1_q_b[14]_PORT_B_read_enable, YC1_q_b[14]_clock_1, , , );
YC1_q_b[14]_clock_0 = CLOCK_50;
YC1_q_b[14]_clock_1 = CLOCK_50;
YC1_q_b[14]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[14]_PORT_B_data_out = MEMORY(YC1_q_b[14]_PORT_A_data_in_reg, , YC1_q_b[14]_PORT_A_address_reg, YC1_q_b[14]_PORT_B_address_reg, YC1_q_b[14]_PORT_A_write_enable_reg, , , YC1_q_b[14]_PORT_B_read_enable_reg, , , YC1_q_b[14]_clock_0, YC1_q_b[14]_clock_1, YC1_q_b[14]_clock_enable_0, , , , , );
YC1_q_b[14] = YC1_q_b[14]_PORT_B_data_out[0];


--YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[13]_PORT_A_data_in = SC1L821;
YC2_q_b[13]_PORT_A_data_in_reg = DFFE(YC2_q_b[13]_PORT_A_data_in, YC2_q_b[13]_clock_0, , , );
YC2_q_b[13]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[13]_PORT_A_address_reg = DFFE(YC2_q_b[13]_PORT_A_address, YC2_q_b[13]_clock_0, , , );
YC2_q_b[13]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[13]_PORT_B_address_reg = DFFE(YC2_q_b[13]_PORT_B_address, YC2_q_b[13]_clock_1, , , );
YC2_q_b[13]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[13]_PORT_A_write_enable_reg = DFFE(YC2_q_b[13]_PORT_A_write_enable, YC2_q_b[13]_clock_0, , , );
YC2_q_b[13]_PORT_B_read_enable = VCC;
YC2_q_b[13]_PORT_B_read_enable_reg = DFFE(YC2_q_b[13]_PORT_B_read_enable, YC2_q_b[13]_clock_1, , , );
YC2_q_b[13]_clock_0 = CLOCK_50;
YC2_q_b[13]_clock_1 = CLOCK_50;
YC2_q_b[13]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[13]_PORT_B_data_out = MEMORY(YC2_q_b[13]_PORT_A_data_in_reg, , YC2_q_b[13]_PORT_A_address_reg, YC2_q_b[13]_PORT_B_address_reg, YC2_q_b[13]_PORT_A_write_enable_reg, , , YC2_q_b[13]_PORT_B_read_enable_reg, , , YC2_q_b[13]_clock_0, YC2_q_b[13]_clock_1, YC2_q_b[13]_clock_enable_0, , , , , );
YC2_q_b[13] = YC2_q_b[13]_PORT_B_data_out[0];


--SC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

SC1_D_iw[17] = DFFEAS(SC1L611, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
SC1L26_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L35 );
SC1L26 = SUM(SC1L26_adder_eqn);

--SC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
SC1L27_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L35 );
SC1L27 = CARRY(SC1L27_adder_eqn);


--YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[13]_PORT_A_data_in = SC1L821;
YC1_q_b[13]_PORT_A_data_in_reg = DFFE(YC1_q_b[13]_PORT_A_data_in, YC1_q_b[13]_clock_0, , , );
YC1_q_b[13]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[13]_PORT_A_address_reg = DFFE(YC1_q_b[13]_PORT_A_address, YC1_q_b[13]_clock_0, , , );
YC1_q_b[13]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[13]_PORT_B_address_reg = DFFE(YC1_q_b[13]_PORT_B_address, YC1_q_b[13]_clock_1, , , );
YC1_q_b[13]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[13]_PORT_A_write_enable_reg = DFFE(YC1_q_b[13]_PORT_A_write_enable, YC1_q_b[13]_clock_0, , , );
YC1_q_b[13]_PORT_B_read_enable = VCC;
YC1_q_b[13]_PORT_B_read_enable_reg = DFFE(YC1_q_b[13]_PORT_B_read_enable, YC1_q_b[13]_clock_1, , , );
YC1_q_b[13]_clock_0 = CLOCK_50;
YC1_q_b[13]_clock_1 = CLOCK_50;
YC1_q_b[13]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[13]_PORT_B_data_out = MEMORY(YC1_q_b[13]_PORT_A_data_in_reg, , YC1_q_b[13]_PORT_A_address_reg, YC1_q_b[13]_PORT_B_address_reg, YC1_q_b[13]_PORT_A_write_enable_reg, , , YC1_q_b[13]_PORT_B_read_enable_reg, , , YC1_q_b[13]_clock_0, YC1_q_b[13]_clock_1, YC1_q_b[13]_clock_enable_0, , , , , );
YC1_q_b[13] = YC1_q_b[13]_PORT_B_data_out[0];


--SC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
SC1L30_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L51 );
SC1L30 = SUM(SC1L30_adder_eqn);

--SC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
SC1L31_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L51 );
SC1L31 = CARRY(SC1L31_adder_eqn);


--YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[8]_PORT_A_data_in = SC1L816;
YC1_q_b[8]_PORT_A_data_in_reg = DFFE(YC1_q_b[8]_PORT_A_data_in, YC1_q_b[8]_clock_0, , , );
YC1_q_b[8]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[8]_PORT_A_address_reg = DFFE(YC1_q_b[8]_PORT_A_address, YC1_q_b[8]_clock_0, , , );
YC1_q_b[8]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[8]_PORT_B_address_reg = DFFE(YC1_q_b[8]_PORT_B_address, YC1_q_b[8]_clock_1, , , );
YC1_q_b[8]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[8]_PORT_A_write_enable_reg = DFFE(YC1_q_b[8]_PORT_A_write_enable, YC1_q_b[8]_clock_0, , , );
YC1_q_b[8]_PORT_B_read_enable = VCC;
YC1_q_b[8]_PORT_B_read_enable_reg = DFFE(YC1_q_b[8]_PORT_B_read_enable, YC1_q_b[8]_clock_1, , , );
YC1_q_b[8]_clock_0 = CLOCK_50;
YC1_q_b[8]_clock_1 = CLOCK_50;
YC1_q_b[8]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[8]_PORT_B_data_out = MEMORY(YC1_q_b[8]_PORT_A_data_in_reg, , YC1_q_b[8]_PORT_A_address_reg, YC1_q_b[8]_PORT_B_address_reg, YC1_q_b[8]_PORT_A_write_enable_reg, , , YC1_q_b[8]_PORT_B_read_enable_reg, , , YC1_q_b[8]_clock_0, YC1_q_b[8]_clock_1, YC1_q_b[8]_clock_enable_0, , , , , );
YC1_q_b[8] = YC1_q_b[8]_PORT_B_data_out[0];


--YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[8]_PORT_A_data_in = SC1L816;
YC2_q_b[8]_PORT_A_data_in_reg = DFFE(YC2_q_b[8]_PORT_A_data_in, YC2_q_b[8]_clock_0, , , );
YC2_q_b[8]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[8]_PORT_A_address_reg = DFFE(YC2_q_b[8]_PORT_A_address, YC2_q_b[8]_clock_0, , , );
YC2_q_b[8]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[8]_PORT_B_address_reg = DFFE(YC2_q_b[8]_PORT_B_address, YC2_q_b[8]_clock_1, , , );
YC2_q_b[8]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[8]_PORT_A_write_enable_reg = DFFE(YC2_q_b[8]_PORT_A_write_enable, YC2_q_b[8]_clock_0, , , );
YC2_q_b[8]_PORT_B_read_enable = VCC;
YC2_q_b[8]_PORT_B_read_enable_reg = DFFE(YC2_q_b[8]_PORT_B_read_enable, YC2_q_b[8]_clock_1, , , );
YC2_q_b[8]_clock_0 = CLOCK_50;
YC2_q_b[8]_clock_1 = CLOCK_50;
YC2_q_b[8]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[8]_PORT_B_data_out = MEMORY(YC2_q_b[8]_PORT_A_data_in_reg, , YC2_q_b[8]_PORT_A_address_reg, YC2_q_b[8]_PORT_B_address_reg, YC2_q_b[8]_PORT_A_write_enable_reg, , , YC2_q_b[8]_PORT_B_read_enable_reg, , , YC2_q_b[8]_clock_0, YC2_q_b[8]_clock_1, YC2_q_b[8]_clock_enable_0, , , , , );
YC2_q_b[8] = YC2_q_b[8]_PORT_B_data_out[0];


--SC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
SC1L34_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L39 );
SC1L34 = SUM(SC1L34_adder_eqn);

--SC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
SC1L35_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L39 );
SC1L35 = CARRY(SC1L35_adder_eqn);


--YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[12]_PORT_A_data_in = SC1L820;
YC1_q_b[12]_PORT_A_data_in_reg = DFFE(YC1_q_b[12]_PORT_A_data_in, YC1_q_b[12]_clock_0, , , );
YC1_q_b[12]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[12]_PORT_A_address_reg = DFFE(YC1_q_b[12]_PORT_A_address, YC1_q_b[12]_clock_0, , , );
YC1_q_b[12]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[12]_PORT_B_address_reg = DFFE(YC1_q_b[12]_PORT_B_address, YC1_q_b[12]_clock_1, , , );
YC1_q_b[12]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[12]_PORT_A_write_enable_reg = DFFE(YC1_q_b[12]_PORT_A_write_enable, YC1_q_b[12]_clock_0, , , );
YC1_q_b[12]_PORT_B_read_enable = VCC;
YC1_q_b[12]_PORT_B_read_enable_reg = DFFE(YC1_q_b[12]_PORT_B_read_enable, YC1_q_b[12]_clock_1, , , );
YC1_q_b[12]_clock_0 = CLOCK_50;
YC1_q_b[12]_clock_1 = CLOCK_50;
YC1_q_b[12]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[12]_PORT_B_data_out = MEMORY(YC1_q_b[12]_PORT_A_data_in_reg, , YC1_q_b[12]_PORT_A_address_reg, YC1_q_b[12]_PORT_B_address_reg, YC1_q_b[12]_PORT_A_write_enable_reg, , , YC1_q_b[12]_PORT_B_read_enable_reg, , , YC1_q_b[12]_clock_0, YC1_q_b[12]_clock_1, YC1_q_b[12]_clock_enable_0, , , , , );
YC1_q_b[12] = YC1_q_b[12]_PORT_B_data_out[0];


--YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[12]_PORT_A_data_in = SC1L820;
YC2_q_b[12]_PORT_A_data_in_reg = DFFE(YC2_q_b[12]_PORT_A_data_in, YC2_q_b[12]_clock_0, , , );
YC2_q_b[12]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[12]_PORT_A_address_reg = DFFE(YC2_q_b[12]_PORT_A_address, YC2_q_b[12]_clock_0, , , );
YC2_q_b[12]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[12]_PORT_B_address_reg = DFFE(YC2_q_b[12]_PORT_B_address, YC2_q_b[12]_clock_1, , , );
YC2_q_b[12]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[12]_PORT_A_write_enable_reg = DFFE(YC2_q_b[12]_PORT_A_write_enable, YC2_q_b[12]_clock_0, , , );
YC2_q_b[12]_PORT_B_read_enable = VCC;
YC2_q_b[12]_PORT_B_read_enable_reg = DFFE(YC2_q_b[12]_PORT_B_read_enable, YC2_q_b[12]_clock_1, , , );
YC2_q_b[12]_clock_0 = CLOCK_50;
YC2_q_b[12]_clock_1 = CLOCK_50;
YC2_q_b[12]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[12]_PORT_B_data_out = MEMORY(YC2_q_b[12]_PORT_A_data_in_reg, , YC2_q_b[12]_PORT_A_address_reg, YC2_q_b[12]_PORT_B_address_reg, YC2_q_b[12]_PORT_A_write_enable_reg, , , YC2_q_b[12]_PORT_B_read_enable_reg, , , YC2_q_b[12]_clock_0, YC2_q_b[12]_clock_1, YC2_q_b[12]_clock_enable_0, , , , , );
YC2_q_b[12] = YC2_q_b[12]_PORT_B_data_out[0];


--YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[11]_PORT_A_data_in = SC1L819;
YC2_q_b[11]_PORT_A_data_in_reg = DFFE(YC2_q_b[11]_PORT_A_data_in, YC2_q_b[11]_clock_0, , , );
YC2_q_b[11]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[11]_PORT_A_address_reg = DFFE(YC2_q_b[11]_PORT_A_address, YC2_q_b[11]_clock_0, , , );
YC2_q_b[11]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[11]_PORT_B_address_reg = DFFE(YC2_q_b[11]_PORT_B_address, YC2_q_b[11]_clock_1, , , );
YC2_q_b[11]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[11]_PORT_A_write_enable_reg = DFFE(YC2_q_b[11]_PORT_A_write_enable, YC2_q_b[11]_clock_0, , , );
YC2_q_b[11]_PORT_B_read_enable = VCC;
YC2_q_b[11]_PORT_B_read_enable_reg = DFFE(YC2_q_b[11]_PORT_B_read_enable, YC2_q_b[11]_clock_1, , , );
YC2_q_b[11]_clock_0 = CLOCK_50;
YC2_q_b[11]_clock_1 = CLOCK_50;
YC2_q_b[11]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[11]_PORT_B_data_out = MEMORY(YC2_q_b[11]_PORT_A_data_in_reg, , YC2_q_b[11]_PORT_A_address_reg, YC2_q_b[11]_PORT_B_address_reg, YC2_q_b[11]_PORT_A_write_enable_reg, , , YC2_q_b[11]_PORT_B_read_enable_reg, , , YC2_q_b[11]_clock_0, YC2_q_b[11]_clock_1, YC2_q_b[11]_clock_enable_0, , , , , );
YC2_q_b[11] = YC2_q_b[11]_PORT_B_data_out[0];


--SC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
SC1L38_adder_eqn = ( SC1_F_pc[9] ) + ( GND ) + ( SC1L43 );
SC1L38 = SUM(SC1L38_adder_eqn);

--SC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
SC1L39_adder_eqn = ( SC1_F_pc[9] ) + ( GND ) + ( SC1L43 );
SC1L39 = CARRY(SC1L39_adder_eqn);


--YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[11]_PORT_A_data_in = SC1L819;
YC1_q_b[11]_PORT_A_data_in_reg = DFFE(YC1_q_b[11]_PORT_A_data_in, YC1_q_b[11]_clock_0, , , );
YC1_q_b[11]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[11]_PORT_A_address_reg = DFFE(YC1_q_b[11]_PORT_A_address, YC1_q_b[11]_clock_0, , , );
YC1_q_b[11]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[11]_PORT_B_address_reg = DFFE(YC1_q_b[11]_PORT_B_address, YC1_q_b[11]_clock_1, , , );
YC1_q_b[11]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[11]_PORT_A_write_enable_reg = DFFE(YC1_q_b[11]_PORT_A_write_enable, YC1_q_b[11]_clock_0, , , );
YC1_q_b[11]_PORT_B_read_enable = VCC;
YC1_q_b[11]_PORT_B_read_enable_reg = DFFE(YC1_q_b[11]_PORT_B_read_enable, YC1_q_b[11]_clock_1, , , );
YC1_q_b[11]_clock_0 = CLOCK_50;
YC1_q_b[11]_clock_1 = CLOCK_50;
YC1_q_b[11]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[11]_PORT_B_data_out = MEMORY(YC1_q_b[11]_PORT_A_data_in_reg, , YC1_q_b[11]_PORT_A_address_reg, YC1_q_b[11]_PORT_B_address_reg, YC1_q_b[11]_PORT_A_write_enable_reg, , , YC1_q_b[11]_PORT_B_read_enable_reg, , , YC1_q_b[11]_clock_0, YC1_q_b[11]_clock_1, YC1_q_b[11]_clock_enable_0, , , , , );
YC1_q_b[11] = YC1_q_b[11]_PORT_B_data_out[0];


--YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[10]_PORT_A_data_in = SC1L818;
YC2_q_b[10]_PORT_A_data_in_reg = DFFE(YC2_q_b[10]_PORT_A_data_in, YC2_q_b[10]_clock_0, , , );
YC2_q_b[10]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[10]_PORT_A_address_reg = DFFE(YC2_q_b[10]_PORT_A_address, YC2_q_b[10]_clock_0, , , );
YC2_q_b[10]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[10]_PORT_B_address_reg = DFFE(YC2_q_b[10]_PORT_B_address, YC2_q_b[10]_clock_1, , , );
YC2_q_b[10]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[10]_PORT_A_write_enable_reg = DFFE(YC2_q_b[10]_PORT_A_write_enable, YC2_q_b[10]_clock_0, , , );
YC2_q_b[10]_PORT_B_read_enable = VCC;
YC2_q_b[10]_PORT_B_read_enable_reg = DFFE(YC2_q_b[10]_PORT_B_read_enable, YC2_q_b[10]_clock_1, , , );
YC2_q_b[10]_clock_0 = CLOCK_50;
YC2_q_b[10]_clock_1 = CLOCK_50;
YC2_q_b[10]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[10]_PORT_B_data_out = MEMORY(YC2_q_b[10]_PORT_A_data_in_reg, , YC2_q_b[10]_PORT_A_address_reg, YC2_q_b[10]_PORT_B_address_reg, YC2_q_b[10]_PORT_A_write_enable_reg, , , YC2_q_b[10]_PORT_B_read_enable_reg, , , YC2_q_b[10]_clock_0, YC2_q_b[10]_clock_1, YC2_q_b[10]_clock_enable_0, , , , , );
YC2_q_b[10] = YC2_q_b[10]_PORT_B_data_out[0];


--SC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
SC1L42_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L47 );
SC1L42 = SUM(SC1L42_adder_eqn);

--SC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
SC1L43_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L47 );
SC1L43 = CARRY(SC1L43_adder_eqn);


--YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[10]_PORT_A_data_in = SC1L818;
YC1_q_b[10]_PORT_A_data_in_reg = DFFE(YC1_q_b[10]_PORT_A_data_in, YC1_q_b[10]_clock_0, , , );
YC1_q_b[10]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[10]_PORT_A_address_reg = DFFE(YC1_q_b[10]_PORT_A_address, YC1_q_b[10]_clock_0, , , );
YC1_q_b[10]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[10]_PORT_B_address_reg = DFFE(YC1_q_b[10]_PORT_B_address, YC1_q_b[10]_clock_1, , , );
YC1_q_b[10]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[10]_PORT_A_write_enable_reg = DFFE(YC1_q_b[10]_PORT_A_write_enable, YC1_q_b[10]_clock_0, , , );
YC1_q_b[10]_PORT_B_read_enable = VCC;
YC1_q_b[10]_PORT_B_read_enable_reg = DFFE(YC1_q_b[10]_PORT_B_read_enable, YC1_q_b[10]_clock_1, , , );
YC1_q_b[10]_clock_0 = CLOCK_50;
YC1_q_b[10]_clock_1 = CLOCK_50;
YC1_q_b[10]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[10]_PORT_B_data_out = MEMORY(YC1_q_b[10]_PORT_A_data_in_reg, , YC1_q_b[10]_PORT_A_address_reg, YC1_q_b[10]_PORT_B_address_reg, YC1_q_b[10]_PORT_A_write_enable_reg, , , YC1_q_b[10]_PORT_B_read_enable_reg, , , YC1_q_b[10]_clock_0, YC1_q_b[10]_clock_1, YC1_q_b[10]_clock_enable_0, , , , , );
YC1_q_b[10] = YC1_q_b[10]_PORT_B_data_out[0];


--YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[9]_PORT_A_data_in = SC1L817;
YC2_q_b[9]_PORT_A_data_in_reg = DFFE(YC2_q_b[9]_PORT_A_data_in, YC2_q_b[9]_clock_0, , , );
YC2_q_b[9]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[9]_PORT_A_address_reg = DFFE(YC2_q_b[9]_PORT_A_address, YC2_q_b[9]_clock_0, , , );
YC2_q_b[9]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[9]_PORT_B_address_reg = DFFE(YC2_q_b[9]_PORT_B_address, YC2_q_b[9]_clock_1, , , );
YC2_q_b[9]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[9]_PORT_A_write_enable_reg = DFFE(YC2_q_b[9]_PORT_A_write_enable, YC2_q_b[9]_clock_0, , , );
YC2_q_b[9]_PORT_B_read_enable = VCC;
YC2_q_b[9]_PORT_B_read_enable_reg = DFFE(YC2_q_b[9]_PORT_B_read_enable, YC2_q_b[9]_clock_1, , , );
YC2_q_b[9]_clock_0 = CLOCK_50;
YC2_q_b[9]_clock_1 = CLOCK_50;
YC2_q_b[9]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[9]_PORT_B_data_out = MEMORY(YC2_q_b[9]_PORT_A_data_in_reg, , YC2_q_b[9]_PORT_A_address_reg, YC2_q_b[9]_PORT_B_address_reg, YC2_q_b[9]_PORT_A_write_enable_reg, , , YC2_q_b[9]_PORT_B_read_enable_reg, , , YC2_q_b[9]_clock_0, YC2_q_b[9]_clock_1, YC2_q_b[9]_clock_enable_0, , , , , );
YC2_q_b[9] = YC2_q_b[9]_PORT_B_data_out[0];


--SC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
SC1L46_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L31 );
SC1L46 = SUM(SC1L46_adder_eqn);

--SC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
SC1L47_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L31 );
SC1L47 = CARRY(SC1L47_adder_eqn);


--YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[9]_PORT_A_data_in = SC1L817;
YC1_q_b[9]_PORT_A_data_in_reg = DFFE(YC1_q_b[9]_PORT_A_data_in, YC1_q_b[9]_clock_0, , , );
YC1_q_b[9]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[9]_PORT_A_address_reg = DFFE(YC1_q_b[9]_PORT_A_address, YC1_q_b[9]_clock_0, , , );
YC1_q_b[9]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[9]_PORT_B_address_reg = DFFE(YC1_q_b[9]_PORT_B_address, YC1_q_b[9]_clock_1, , , );
YC1_q_b[9]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[9]_PORT_A_write_enable_reg = DFFE(YC1_q_b[9]_PORT_A_write_enable, YC1_q_b[9]_clock_0, , , );
YC1_q_b[9]_PORT_B_read_enable = VCC;
YC1_q_b[9]_PORT_B_read_enable_reg = DFFE(YC1_q_b[9]_PORT_B_read_enable, YC1_q_b[9]_clock_1, , , );
YC1_q_b[9]_clock_0 = CLOCK_50;
YC1_q_b[9]_clock_1 = CLOCK_50;
YC1_q_b[9]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[9]_PORT_B_data_out = MEMORY(YC1_q_b[9]_PORT_A_data_in_reg, , YC1_q_b[9]_PORT_A_address_reg, YC1_q_b[9]_PORT_B_address_reg, YC1_q_b[9]_PORT_A_write_enable_reg, , , YC1_q_b[9]_PORT_B_read_enable_reg, , , YC1_q_b[9]_clock_0, YC1_q_b[9]_clock_1, YC1_q_b[9]_clock_enable_0, , , , , );
YC1_q_b[9] = YC1_q_b[9]_PORT_B_data_out[0];


--SC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
SC1L50_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L11 );
SC1L50 = SUM(SC1L50_adder_eqn);

--SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
SC1L51_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L11 );
SC1L51 = CARRY(SC1L51_adder_eqn);


--YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[7]_PORT_A_data_in = SC1L815;
YC1_q_b[7]_PORT_A_data_in_reg = DFFE(YC1_q_b[7]_PORT_A_data_in, YC1_q_b[7]_clock_0, , , );
YC1_q_b[7]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[7]_PORT_A_address_reg = DFFE(YC1_q_b[7]_PORT_A_address, YC1_q_b[7]_clock_0, , , );
YC1_q_b[7]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[7]_PORT_B_address_reg = DFFE(YC1_q_b[7]_PORT_B_address, YC1_q_b[7]_clock_1, , , );
YC1_q_b[7]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[7]_PORT_A_write_enable_reg = DFFE(YC1_q_b[7]_PORT_A_write_enable, YC1_q_b[7]_clock_0, , , );
YC1_q_b[7]_PORT_B_read_enable = VCC;
YC1_q_b[7]_PORT_B_read_enable_reg = DFFE(YC1_q_b[7]_PORT_B_read_enable, YC1_q_b[7]_clock_1, , , );
YC1_q_b[7]_clock_0 = CLOCK_50;
YC1_q_b[7]_clock_1 = CLOCK_50;
YC1_q_b[7]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[7]_PORT_B_data_out = MEMORY(YC1_q_b[7]_PORT_A_data_in_reg, , YC1_q_b[7]_PORT_A_address_reg, YC1_q_b[7]_PORT_B_address_reg, YC1_q_b[7]_PORT_A_write_enable_reg, , , YC1_q_b[7]_PORT_B_read_enable_reg, , , YC1_q_b[7]_clock_0, YC1_q_b[7]_clock_1, YC1_q_b[7]_clock_enable_0, , , , , );
YC1_q_b[7] = YC1_q_b[7]_PORT_B_data_out[0];


--SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
SC1L54_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L59 );
SC1L54 = SUM(SC1L54_adder_eqn);

--SC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
SC1L55_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L59 );
SC1L55 = CARRY(SC1L55_adder_eqn);


--SC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

SC1_D_iw[7] = DFFEAS(SC1L601, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[3]_PORT_A_data_in = SC1L811;
YC1_q_b[3]_PORT_A_data_in_reg = DFFE(YC1_q_b[3]_PORT_A_data_in, YC1_q_b[3]_clock_0, , , );
YC1_q_b[3]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[3]_PORT_A_address_reg = DFFE(YC1_q_b[3]_PORT_A_address, YC1_q_b[3]_clock_0, , , );
YC1_q_b[3]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[3]_PORT_B_address_reg = DFFE(YC1_q_b[3]_PORT_B_address, YC1_q_b[3]_clock_1, , , );
YC1_q_b[3]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[3]_PORT_A_write_enable_reg = DFFE(YC1_q_b[3]_PORT_A_write_enable, YC1_q_b[3]_clock_0, , , );
YC1_q_b[3]_PORT_B_read_enable = VCC;
YC1_q_b[3]_PORT_B_read_enable_reg = DFFE(YC1_q_b[3]_PORT_B_read_enable, YC1_q_b[3]_clock_1, , , );
YC1_q_b[3]_clock_0 = CLOCK_50;
YC1_q_b[3]_clock_1 = CLOCK_50;
YC1_q_b[3]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[3]_PORT_B_data_out = MEMORY(YC1_q_b[3]_PORT_A_data_in_reg, , YC1_q_b[3]_PORT_A_address_reg, YC1_q_b[3]_PORT_B_address_reg, YC1_q_b[3]_PORT_A_write_enable_reg, , , YC1_q_b[3]_PORT_B_read_enable_reg, , , YC1_q_b[3]_clock_0, YC1_q_b[3]_clock_1, YC1_q_b[3]_clock_enable_0, , , , , );
YC1_q_b[3] = YC1_q_b[3]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

SC1_E_shift_rot_result[1] = DFFEAS(SC1L431, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[1],  ,  , SC1_E_new_inst);


--SC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
SC1L58_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L58 = SUM(SC1L58_adder_eqn);

--SC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
SC1L59_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L59 = CARRY(SC1L59_adder_eqn);


--YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[2]_PORT_A_data_in = SC1L810;
YC1_q_b[2]_PORT_A_data_in_reg = DFFE(YC1_q_b[2]_PORT_A_data_in, YC1_q_b[2]_clock_0, , , );
YC1_q_b[2]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[2]_PORT_A_address_reg = DFFE(YC1_q_b[2]_PORT_A_address, YC1_q_b[2]_clock_0, , , );
YC1_q_b[2]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[2]_PORT_B_address_reg = DFFE(YC1_q_b[2]_PORT_B_address, YC1_q_b[2]_clock_1, , , );
YC1_q_b[2]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[2]_PORT_A_write_enable_reg = DFFE(YC1_q_b[2]_PORT_A_write_enable, YC1_q_b[2]_clock_0, , , );
YC1_q_b[2]_PORT_B_read_enable = VCC;
YC1_q_b[2]_PORT_B_read_enable_reg = DFFE(YC1_q_b[2]_PORT_B_read_enable, YC1_q_b[2]_clock_1, , , );
YC1_q_b[2]_clock_0 = CLOCK_50;
YC1_q_b[2]_clock_1 = CLOCK_50;
YC1_q_b[2]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[2]_PORT_B_data_out = MEMORY(YC1_q_b[2]_PORT_A_data_in_reg, , YC1_q_b[2]_PORT_A_address_reg, YC1_q_b[2]_PORT_B_address_reg, YC1_q_b[2]_PORT_A_write_enable_reg, , , YC1_q_b[2]_PORT_B_read_enable_reg, , , YC1_q_b[2]_clock_0, YC1_q_b[2]_clock_1, YC1_q_b[2]_clock_enable_0, , , , , );
YC1_q_b[2] = YC1_q_b[2]_PORT_B_data_out[0];


--SC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
SC1L122_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1_E_src1[1] ) + ( SC1L131 );
SC1L122 = SUM(SC1L122_adder_eqn);

--SC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
SC1L123_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1_E_src1[1] ) + ( SC1L131 );
SC1L123 = CARRY(SC1L123_adder_eqn);


--SC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

SC1_F_pc[10] = DFFEAS(SC1L651, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

SC1_F_pc[9] = DFFEAS(SC1L650, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

SC1_F_pc[14] = DFFEAS(SC1L655, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

SC1_F_pc[12] = DFFEAS(SC1L653, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

SC1_F_pc[11] = DFFEAS(SC1L652, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

SC1_W_alu_result[1] = DFFEAS(SC1L309, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

SC1_av_ld_byte0_data[1] = DFFEAS(GC1_src_data[1], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[1],  ,  , SC1L963);


--SC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

SC1_av_ld_byte0_data[2] = DFFEAS(GC1_src_data[2], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[2],  ,  , SC1L963);


--SC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

SC1_av_ld_byte0_data[3] = DFFEAS(GC1_src_data[3], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[3],  ,  , SC1L963);


--SC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

SC1_av_ld_byte0_data[4] = DFFEAS(GC1_src_data[4], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[4],  ,  , SC1L963);


--SC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

SC1_av_ld_byte0_data[5] = DFFEAS(GC1_src_data[5], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[5],  ,  , SC1L963);


--SC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

SC1_av_ld_byte0_data[6] = DFFEAS(GC1_src_data[6], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[6],  ,  , SC1L963);


--SC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

SC1_av_ld_byte0_data[7] = DFFEAS(GC1_src_data[7], CLOCK_50, !Z1_r_sync_rst,  , SC1L858, SC1_av_ld_byte1_data[7],  ,  , SC1L963);


--cntr[23] is cntr[23]
--register power-up is low

cntr[23] = DFFEAS(A1L6, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L144, DB1L16, !A1L136, !A1L142, DB1L57);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L144, A1L145, !A1L136, !A1L142, DB1L57);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L144, DB1_count[7], !A1L136, !A1L142, DB1L57);


--PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

PD1_sr[3] = DFFEAS(PD1L59, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

BD1_break_readreg[1] = DFFEAS(ND1_jdo[1], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

LD1_MonDReg[1] = DFFEAS(ND1_jdo[4], CLOCK_50,  ,  , LD1L50, XD1_q_a[1],  , LD1L77, !ND1_take_action_ocimem_b);


--XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = LD1L129;
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L161;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L161;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = LD1L124;
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = CLOCK_50;
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];


--LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

LD1_MonAReg[2] = DFFEAS(LD1L7, CLOCK_50,  ,  , ND1L49, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

LD1_MonAReg[4] = DFFEAS(LD1L11, CLOCK_50,  ,  , ND1L49, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

LD1_MonAReg[3] = DFFEAS(LD1L15, CLOCK_50,  ,  , ND1L49, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--SC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

SC1_E_shift_rot_cnt[4] = DFFEAS(SC1L197, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[4],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

SC1_E_shift_rot_cnt[3] = DFFEAS(SC1L198, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[3],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

SC1_E_shift_rot_cnt[2] = DFFEAS(SC1L199, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[2],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

SC1_E_shift_rot_cnt[1] = DFFEAS(SC1L200, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src2[1],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

SC1_E_shift_rot_cnt[0] = DFFEAS(SC1_E_src2[0], CLOCK_50, !Z1_r_sync_rst,  ,  , SC1L391,  ,  , !SC1_E_new_inst);


--YB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

YB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , T1_read_0);


--YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = VB2L24;
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = !X1L1;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = X1L1;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = CLOCK_50;
YD1_q_a[0]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];


--SC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
SC1L126_adder_eqn = ( SC1_E_alu_sub ) + ( GND ) + ( SC1L135 );
SC1L126 = SUM(SC1L126_adder_eqn);


--SC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

SC1_E_src2[17] = DFFEAS(SC1L718, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

SC1_E_src1[17] = DFFEAS(YC1_q_b[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

SC1_E_src1[1] = DFFEAS(YC1_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

SC1_E_src2[23] = DFFEAS(SC1L724, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

SC1_E_src1[23] = DFFEAS(YC1_q_b[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

SC1_E_src2[22] = DFFEAS(SC1L723, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

SC1_E_src1[22] = DFFEAS(YC1_q_b[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

SC1_E_src2[21] = DFFEAS(SC1L722, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

SC1_E_src1[21] = DFFEAS(YC1_q_b[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

SC1_E_src2[20] = DFFEAS(SC1L721, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

SC1_E_src1[20] = DFFEAS(YC1_q_b[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

SC1_E_src2[19] = DFFEAS(SC1L720, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

SC1_E_src1[19] = DFFEAS(YC1_q_b[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

SC1_E_src2[18] = DFFEAS(SC1L719, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

SC1_E_src1[18] = DFFEAS(YC1_q_b[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

SC1_E_src2[26] = DFFEAS(SC1L727, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

SC1_E_src1[26] = DFFEAS(YC1_q_b[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

SC1_E_src2[24] = DFFEAS(SC1L725, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

SC1_E_src1[24] = DFFEAS(YC1_q_b[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

SC1_E_src2[28] = DFFEAS(SC1L729, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

SC1_E_src1[28] = DFFEAS(YC1_q_b[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

SC1_E_src2[27] = DFFEAS(SC1L728, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

SC1_E_src1[27] = DFFEAS(YC1_q_b[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

SC1_E_src2[30] = DFFEAS(SC1L731, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

SC1_E_src1[30] = DFFEAS(YC1_q_b[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

SC1_E_src2[29] = DFFEAS(SC1L730, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

SC1_E_src1[29] = DFFEAS(YC1_q_b[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

SC1_E_src1[0] = DFFEAS(YC1_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

SC1_E_src2[25] = DFFEAS(SC1L726, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L733,  );


--SC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

SC1_E_src1[25] = DFFEAS(YC1_q_b[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

SC1_E_src1[31] = DFFEAS(YC1_q_b[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L486,  );


--SC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

SC1_W_estatus_reg = DFFEAS(SC1L791, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R, SC1_W_status_reg_pie,  ,  , SC1_R_ctrl_exception);


--SC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

SC1_E_shift_rot_result[0] = DFFEAS(SC1L430, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[0],  ,  , SC1_E_new_inst);


--SC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
SC1L130_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1_E_src1[0] ) + ( SC1L139 );
SC1L130 = SUM(SC1L130_adder_eqn);

--SC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
SC1L131_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1_E_src1[0] ) + ( SC1L139 );
SC1L131 = CARRY(SC1L131_adder_eqn);


--YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[22]_PORT_A_data_in = VB2L25;
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = !X1L1;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = X1L1;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = CLOCK_50;
YD1_q_a[22]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[22]_PORT_A_data_out[0];


--YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[23]_PORT_A_data_in = VB2L26;
YD1_q_a[23]_PORT_A_data_in_reg = DFFE(YD1_q_a[23]_PORT_A_data_in, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[23]_PORT_A_address_reg = DFFE(YD1_q_a[23]_PORT_A_address, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_write_enable = !X1L1;
YD1_q_a[23]_PORT_A_write_enable_reg = DFFE(YD1_q_a[23]_PORT_A_write_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_read_enable = X1L1;
YD1_q_a[23]_PORT_A_read_enable_reg = DFFE(YD1_q_a[23]_PORT_A_read_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[23]_PORT_A_byte_mask, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_clock_0 = CLOCK_50;
YD1_q_a[23]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[23]_PORT_A_data_out = MEMORY(YD1_q_a[23]_PORT_A_data_in_reg, , YD1_q_a[23]_PORT_A_address_reg, , YD1_q_a[23]_PORT_A_write_enable_reg, YD1_q_a[23]_PORT_A_read_enable_reg, , , YD1_q_a[23]_PORT_A_byte_mask_reg, , YD1_q_a[23]_clock_0, , YD1_q_a[23]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[23]_PORT_A_data_out[0];


--YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[24]_PORT_A_data_in = VB2L27;
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = !X1L1;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = X1L1;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = CLOCK_50;
YD1_q_a[24]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[24]_PORT_A_data_out[0];


--YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[25]_PORT_A_data_in = VB2L28;
YD1_q_a[25]_PORT_A_data_in_reg = DFFE(YD1_q_a[25]_PORT_A_data_in, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[25]_PORT_A_address_reg = DFFE(YD1_q_a[25]_PORT_A_address, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_write_enable = !X1L1;
YD1_q_a[25]_PORT_A_write_enable_reg = DFFE(YD1_q_a[25]_PORT_A_write_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_read_enable = X1L1;
YD1_q_a[25]_PORT_A_read_enable_reg = DFFE(YD1_q_a[25]_PORT_A_read_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[25]_PORT_A_byte_mask, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_clock_0 = CLOCK_50;
YD1_q_a[25]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[25]_PORT_A_data_out = MEMORY(YD1_q_a[25]_PORT_A_data_in_reg, , YD1_q_a[25]_PORT_A_address_reg, , YD1_q_a[25]_PORT_A_write_enable_reg, YD1_q_a[25]_PORT_A_read_enable_reg, , , YD1_q_a[25]_PORT_A_byte_mask_reg, , YD1_q_a[25]_clock_0, , YD1_q_a[25]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[25]_PORT_A_data_out[0];


--YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[26]_PORT_A_data_in = VB2L29;
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = !X1L1;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = X1L1;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = CLOCK_50;
YD1_q_a[26]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[26]_PORT_A_data_out[0];


--YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[11]_PORT_A_data_in = VB2L30;
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = !X1L1;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = X1L1;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = CLOCK_50;
YD1_q_a[11]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[11]_PORT_A_data_out[0];


--YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[12]_PORT_A_data_in = VB2L31;
YD1_q_a[12]_PORT_A_data_in_reg = DFFE(YD1_q_a[12]_PORT_A_data_in, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[12]_PORT_A_address_reg = DFFE(YD1_q_a[12]_PORT_A_address, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_write_enable = !X1L1;
YD1_q_a[12]_PORT_A_write_enable_reg = DFFE(YD1_q_a[12]_PORT_A_write_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_read_enable = X1L1;
YD1_q_a[12]_PORT_A_read_enable_reg = DFFE(YD1_q_a[12]_PORT_A_read_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[12]_PORT_A_byte_mask, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_clock_0 = CLOCK_50;
YD1_q_a[12]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[12]_PORT_A_data_out = MEMORY(YD1_q_a[12]_PORT_A_data_in_reg, , YD1_q_a[12]_PORT_A_address_reg, , YD1_q_a[12]_PORT_A_write_enable_reg, YD1_q_a[12]_PORT_A_read_enable_reg, , , YD1_q_a[12]_PORT_A_byte_mask_reg, , YD1_q_a[12]_clock_0, , YD1_q_a[12]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[12]_PORT_A_data_out[0];


--YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[13]_PORT_A_data_in = VB2L32;
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = !X1L1;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = X1L1;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = CLOCK_50;
YD1_q_a[13]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[13]_PORT_A_data_out[0];


--YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[14]_PORT_A_data_in = VB2L33;
YD1_q_a[14]_PORT_A_data_in_reg = DFFE(YD1_q_a[14]_PORT_A_data_in, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[14]_PORT_A_address_reg = DFFE(YD1_q_a[14]_PORT_A_address, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_write_enable = !X1L1;
YD1_q_a[14]_PORT_A_write_enable_reg = DFFE(YD1_q_a[14]_PORT_A_write_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_read_enable = X1L1;
YD1_q_a[14]_PORT_A_read_enable_reg = DFFE(YD1_q_a[14]_PORT_A_read_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[14]_PORT_A_byte_mask, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_clock_0 = CLOCK_50;
YD1_q_a[14]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[14]_PORT_A_data_out = MEMORY(YD1_q_a[14]_PORT_A_data_in_reg, , YD1_q_a[14]_PORT_A_address_reg, , YD1_q_a[14]_PORT_A_write_enable_reg, YD1_q_a[14]_PORT_A_read_enable_reg, , , YD1_q_a[14]_PORT_A_byte_mask_reg, , YD1_q_a[14]_clock_0, , YD1_q_a[14]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[14]_PORT_A_data_out[0];


--YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[15]_PORT_A_data_in = VB2L34;
YD1_q_a[15]_PORT_A_data_in_reg = DFFE(YD1_q_a[15]_PORT_A_data_in, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[15]_PORT_A_address_reg = DFFE(YD1_q_a[15]_PORT_A_address, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_write_enable = !X1L1;
YD1_q_a[15]_PORT_A_write_enable_reg = DFFE(YD1_q_a[15]_PORT_A_write_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_read_enable = X1L1;
YD1_q_a[15]_PORT_A_read_enable_reg = DFFE(YD1_q_a[15]_PORT_A_read_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[15]_PORT_A_byte_mask, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_clock_0 = CLOCK_50;
YD1_q_a[15]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[15]_PORT_A_data_out = MEMORY(YD1_q_a[15]_PORT_A_data_in_reg, , YD1_q_a[15]_PORT_A_address_reg, , YD1_q_a[15]_PORT_A_write_enable_reg, YD1_q_a[15]_PORT_A_read_enable_reg, , , YD1_q_a[15]_PORT_A_byte_mask_reg, , YD1_q_a[15]_clock_0, , YD1_q_a[15]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[15]_PORT_A_data_out[0];


--YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[16]_PORT_A_data_in = VB2L35;
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = !X1L1;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = X1L1;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = CLOCK_50;
YD1_q_a[16]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[16]_PORT_A_data_out[0];


--YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[1]_PORT_A_data_in = VB2L36;
YD1_q_a[1]_PORT_A_data_in_reg = DFFE(YD1_q_a[1]_PORT_A_data_in, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[1]_PORT_A_address_reg = DFFE(YD1_q_a[1]_PORT_A_address, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_write_enable = !X1L1;
YD1_q_a[1]_PORT_A_write_enable_reg = DFFE(YD1_q_a[1]_PORT_A_write_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_read_enable = X1L1;
YD1_q_a[1]_PORT_A_read_enable_reg = DFFE(YD1_q_a[1]_PORT_A_read_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[1]_PORT_A_byte_mask, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_clock_0 = CLOCK_50;
YD1_q_a[1]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[1]_PORT_A_data_out = MEMORY(YD1_q_a[1]_PORT_A_data_in_reg, , YD1_q_a[1]_PORT_A_address_reg, , YD1_q_a[1]_PORT_A_write_enable_reg, YD1_q_a[1]_PORT_A_read_enable_reg, , , YD1_q_a[1]_PORT_A_byte_mask_reg, , YD1_q_a[1]_clock_0, , YD1_q_a[1]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[1]_PORT_A_data_out[0];


--YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[2]_PORT_A_data_in = VB2L37;
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = !X1L1;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = X1L1;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = CLOCK_50;
YD1_q_a[2]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[2]_PORT_A_data_out[0];


--YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[3]_PORT_A_data_in = VB2L38;
YD1_q_a[3]_PORT_A_data_in_reg = DFFE(YD1_q_a[3]_PORT_A_data_in, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[3]_PORT_A_address_reg = DFFE(YD1_q_a[3]_PORT_A_address, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_write_enable = !X1L1;
YD1_q_a[3]_PORT_A_write_enable_reg = DFFE(YD1_q_a[3]_PORT_A_write_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_read_enable = X1L1;
YD1_q_a[3]_PORT_A_read_enable_reg = DFFE(YD1_q_a[3]_PORT_A_read_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[3]_PORT_A_byte_mask, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_clock_0 = CLOCK_50;
YD1_q_a[3]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[3]_PORT_A_data_out = MEMORY(YD1_q_a[3]_PORT_A_data_in_reg, , YD1_q_a[3]_PORT_A_address_reg, , YD1_q_a[3]_PORT_A_write_enable_reg, YD1_q_a[3]_PORT_A_read_enable_reg, , , YD1_q_a[3]_PORT_A_byte_mask_reg, , YD1_q_a[3]_clock_0, , YD1_q_a[3]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[3]_PORT_A_data_out[0];


--YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[4]_PORT_A_data_in = VB2L39;
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = !X1L1;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = X1L1;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = CLOCK_50;
YD1_q_a[4]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[4]_PORT_A_data_out[0];


--YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[5]_PORT_A_data_in = VB2L40;
YD1_q_a[5]_PORT_A_data_in_reg = DFFE(YD1_q_a[5]_PORT_A_data_in, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[5]_PORT_A_address_reg = DFFE(YD1_q_a[5]_PORT_A_address, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_write_enable = !X1L1;
YD1_q_a[5]_PORT_A_write_enable_reg = DFFE(YD1_q_a[5]_PORT_A_write_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_read_enable = X1L1;
YD1_q_a[5]_PORT_A_read_enable_reg = DFFE(YD1_q_a[5]_PORT_A_read_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[5]_PORT_A_byte_mask, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_clock_0 = CLOCK_50;
YD1_q_a[5]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[5]_PORT_A_data_out = MEMORY(YD1_q_a[5]_PORT_A_data_in_reg, , YD1_q_a[5]_PORT_A_address_reg, , YD1_q_a[5]_PORT_A_write_enable_reg, YD1_q_a[5]_PORT_A_read_enable_reg, , , YD1_q_a[5]_PORT_A_byte_mask_reg, , YD1_q_a[5]_clock_0, , YD1_q_a[5]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[5]_PORT_A_data_out[0];


--SC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

SC1_F_pc[2] = DFFEAS(SC1L644, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = VB2L41;
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = !X1L1;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = X1L1;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = CLOCK_50;
YD1_q_a[8]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];


--SC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

SC1_D_iw[27] = DFFEAS(SC1L621, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

SC1_D_iw[28] = DFFEAS(SC1L622, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

SC1_D_iw[29] = DFFEAS(SC1L623, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

SC1_D_iw[30] = DFFEAS(SC1L624, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--SC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

SC1_D_iw[31] = DFFEAS(SC1L625, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  , SC1L1013,  );


--YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[10]_PORT_A_data_in = VB2L42;
YD1_q_a[10]_PORT_A_data_in_reg = DFFE(YD1_q_a[10]_PORT_A_data_in, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[10]_PORT_A_address_reg = DFFE(YD1_q_a[10]_PORT_A_address, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_write_enable = !X1L1;
YD1_q_a[10]_PORT_A_write_enable_reg = DFFE(YD1_q_a[10]_PORT_A_write_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_read_enable = X1L1;
YD1_q_a[10]_PORT_A_read_enable_reg = DFFE(YD1_q_a[10]_PORT_A_read_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[10]_PORT_A_byte_mask, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_clock_0 = CLOCK_50;
YD1_q_a[10]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[10]_PORT_A_data_out = MEMORY(YD1_q_a[10]_PORT_A_data_in_reg, , YD1_q_a[10]_PORT_A_address_reg, , YD1_q_a[10]_PORT_A_write_enable_reg, YD1_q_a[10]_PORT_A_read_enable_reg, , , YD1_q_a[10]_PORT_A_byte_mask_reg, , YD1_q_a[10]_clock_0, , YD1_q_a[10]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[10]_PORT_A_data_out[0];


--SC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

SC1_F_pc[3] = DFFEAS(SC1L656, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid, VCC,  ,  , SC1_R_ctrl_exception);


--YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[9]_PORT_A_data_in = VB2L43;
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = !X1L1;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = X1L1;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = CLOCK_50;
YD1_q_a[9]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[9]_PORT_A_data_out[0];


--SC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

SC1_F_pc[4] = DFFEAS(SC1L645, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

SC1_E_shift_rot_result[18] = DFFEAS(SC1L448, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[18],  ,  , SC1_E_new_inst);


--YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[20]_PORT_A_data_in = VB2L44;
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = !X1L1;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = X1L1;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = CLOCK_50;
YD1_q_a[20]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[20]_PORT_A_data_out[0];


--YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[6]_PORT_A_data_in = VB2L45;
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = !X1L1;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = X1L1;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = CLOCK_50;
YD1_q_a[6]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[6]_PORT_A_data_out[0];


--YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[21]_PORT_A_data_in = VB2L46;
YD1_q_a[21]_PORT_A_data_in_reg = DFFE(YD1_q_a[21]_PORT_A_data_in, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[21]_PORT_A_address_reg = DFFE(YD1_q_a[21]_PORT_A_address, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_write_enable = !X1L1;
YD1_q_a[21]_PORT_A_write_enable_reg = DFFE(YD1_q_a[21]_PORT_A_write_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_read_enable = X1L1;
YD1_q_a[21]_PORT_A_read_enable_reg = DFFE(YD1_q_a[21]_PORT_A_read_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[21]_PORT_A_byte_mask, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_clock_0 = CLOCK_50;
YD1_q_a[21]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[21]_PORT_A_data_out = MEMORY(YD1_q_a[21]_PORT_A_data_in_reg, , YD1_q_a[21]_PORT_A_address_reg, , YD1_q_a[21]_PORT_A_write_enable_reg, YD1_q_a[21]_PORT_A_read_enable_reg, , , YD1_q_a[21]_PORT_A_byte_mask_reg, , YD1_q_a[21]_clock_0, , YD1_q_a[21]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[21]_PORT_A_data_out[0];


--YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[19]_PORT_A_data_in = VB2L47;
YD1_q_a[19]_PORT_A_data_in_reg = DFFE(YD1_q_a[19]_PORT_A_data_in, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[19]_PORT_A_address_reg = DFFE(YD1_q_a[19]_PORT_A_address, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_write_enable = !X1L1;
YD1_q_a[19]_PORT_A_write_enable_reg = DFFE(YD1_q_a[19]_PORT_A_write_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_read_enable = X1L1;
YD1_q_a[19]_PORT_A_read_enable_reg = DFFE(YD1_q_a[19]_PORT_A_read_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[19]_PORT_A_byte_mask, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_clock_0 = CLOCK_50;
YD1_q_a[19]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[19]_PORT_A_data_out = MEMORY(YD1_q_a[19]_PORT_A_data_in_reg, , YD1_q_a[19]_PORT_A_address_reg, , YD1_q_a[19]_PORT_A_write_enable_reg, YD1_q_a[19]_PORT_A_read_enable_reg, , , YD1_q_a[19]_PORT_A_byte_mask_reg, , YD1_q_a[19]_clock_0, , YD1_q_a[19]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[19]_PORT_A_data_out[0];


--YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[18]_PORT_A_data_in = VB2L48;
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = !X1L1;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = X1L1;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = CLOCK_50;
YD1_q_a[18]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[18]_PORT_A_data_out[0];


--YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[17]_PORT_A_data_in = VB2L49;
YD1_q_a[17]_PORT_A_data_in_reg = DFFE(YD1_q_a[17]_PORT_A_data_in, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[17]_PORT_A_address_reg = DFFE(YD1_q_a[17]_PORT_A_address, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_write_enable = !X1L1;
YD1_q_a[17]_PORT_A_write_enable_reg = DFFE(YD1_q_a[17]_PORT_A_write_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_read_enable = X1L1;
YD1_q_a[17]_PORT_A_read_enable_reg = DFFE(YD1_q_a[17]_PORT_A_read_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[17]_PORT_A_byte_mask, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_clock_0 = CLOCK_50;
YD1_q_a[17]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[17]_PORT_A_data_out = MEMORY(YD1_q_a[17]_PORT_A_data_in_reg, , YD1_q_a[17]_PORT_A_address_reg, , YD1_q_a[17]_PORT_A_write_enable_reg, YD1_q_a[17]_PORT_A_read_enable_reg, , , YD1_q_a[17]_PORT_A_byte_mask_reg, , YD1_q_a[17]_clock_0, , YD1_q_a[17]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[17]_PORT_A_data_out[0];


--SC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

SC1_F_pc[6] = DFFEAS(SC1L647, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

SC1_F_pc[8] = DFFEAS(SC1L649, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

SC1_F_pc[7] = DFFEAS(SC1L648, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

SC1_F_pc[5] = DFFEAS(SC1L646, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

SC1_F_pc[1] = DFFEAS(SC1L643, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[7]_PORT_A_data_in = VB2L50;
YD1_q_a[7]_PORT_A_data_in_reg = DFFE(YD1_q_a[7]_PORT_A_data_in, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[7]_PORT_A_address_reg = DFFE(YD1_q_a[7]_PORT_A_address, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_write_enable = !X1L1;
YD1_q_a[7]_PORT_A_write_enable_reg = DFFE(YD1_q_a[7]_PORT_A_write_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_read_enable = X1L1;
YD1_q_a[7]_PORT_A_read_enable_reg = DFFE(YD1_q_a[7]_PORT_A_read_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[7]_PORT_A_byte_mask, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_clock_0 = CLOCK_50;
YD1_q_a[7]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[7]_PORT_A_data_out = MEMORY(YD1_q_a[7]_PORT_A_data_in_reg, , YD1_q_a[7]_PORT_A_address_reg, , YD1_q_a[7]_PORT_A_write_enable_reg, YD1_q_a[7]_PORT_A_read_enable_reg, , , YD1_q_a[7]_PORT_A_byte_mask_reg, , YD1_q_a[7]_clock_0, , YD1_q_a[7]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[7]_PORT_A_data_out[0];


--SC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

SC1_F_pc[0] = DFFEAS(SC1L642, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
LD1L2_adder_eqn = ( LD1_MonAReg[10] ) + ( VCC ) + ( LD1L20 );
LD1L2 = SUM(LD1L2_adder_eqn);


--YB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

YB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , T1_read_0);


--YB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

YB1_av_readdata_pre[2] = DFFEAS(A1L205, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , T1_read_0);


--YB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

YB1_av_readdata_pre[3] = DFFEAS(A1L205, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , T1_read_0);


--YB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

YB1_av_readdata_pre[4] = DFFEAS(A1L205, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , T1_read_0);


--YB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

YB1_av_readdata_pre[5] = DFFEAS(A1L205, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , T1_read_0);


--YB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

YB1_av_readdata_pre[6] = DFFEAS(A1L205, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , T1_read_0);


--YB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

YB1_av_readdata_pre[7] = DFFEAS(A1L205, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , T1_read_0);


--cntr[22] is cntr[22]
--register power-up is low

cntr[22] = DFFEAS(A1L10, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--NB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[7]_PORT_A_data_in = SC1_d_writedata[7];
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_read_enable = VCC;
NB1_q_b[7]_PORT_B_read_enable_reg = DFFE(NB1_q_b[7]_PORT_B_read_enable, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_clock_0 = CLOCK_50;
NB1_q_b[7]_clock_1 = CLOCK_50;
NB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[7]_clock_enable_1 = T1L82;
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, , NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, , , NB1_q_b[7]_PORT_B_read_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, NB1_q_b[7]_clock_enable_0, NB1_q_b[7]_clock_enable_1, , , , );
NB1_q_b[7] = NB1_q_b[7]_PORT_B_data_out[0];


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L144, DB1_count[6], !A1L136, !A1L142, DB1L57);


--PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

PD1_sr[4] = DFFEAS(PD1L60, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

BD1_break_readreg[2] = DFFEAS(ND1_jdo[2], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

LD1_MonDReg[2] = DFFEAS(ND1_jdo[5], CLOCK_50,  ,  , LD1L50, XD1_q_a[2],  , LD1L77, !ND1_take_action_ocimem_b);


--XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[1]_PORT_A_data_in = LD1L130;
XD1_q_a[1]_PORT_A_data_in_reg = DFFE(XD1_q_a[1]_PORT_A_data_in, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[1]_PORT_A_address_reg = DFFE(XD1_q_a[1]_PORT_A_address, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_write_enable = LD1L161;
XD1_q_a[1]_PORT_A_write_enable_reg = DFFE(XD1_q_a[1]_PORT_A_write_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_read_enable = !LD1L161;
XD1_q_a[1]_PORT_A_read_enable_reg = DFFE(XD1_q_a[1]_PORT_A_read_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_byte_mask = LD1L124;
XD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[1]_PORT_A_byte_mask, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_clock_0 = CLOCK_50;
XD1_q_a[1]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[1]_PORT_A_data_out = MEMORY(XD1_q_a[1]_PORT_A_data_in_reg, , XD1_q_a[1]_PORT_A_address_reg, , XD1_q_a[1]_PORT_A_write_enable_reg, XD1_q_a[1]_PORT_A_read_enable_reg, , , XD1_q_a[1]_PORT_A_byte_mask_reg, , XD1_q_a[1]_clock_0, , XD1_q_a[1]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[1]_PORT_A_data_out[0];


--LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

LD1_MonAReg[5] = DFFEAS(LD1L23, CLOCK_50,  ,  , ND1L49, ND1_jdo[29],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

LD1_MonAReg[6] = DFFEAS(LD1L27, CLOCK_50,  ,  , ND1L49, ND1_jdo[30],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

LD1_MonAReg[7] = DFFEAS(LD1L31, CLOCK_50,  ,  , ND1L49, ND1_jdo[31],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

LD1_MonAReg[8] = DFFEAS(LD1L35, CLOCK_50,  ,  , ND1L49, ND1_jdo[32],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

LD1_MonAReg[9] = DFFEAS(LD1L19, CLOCK_50,  ,  , ND1L49, ND1_jdo[33],  ,  , ND1_take_action_ocimem_a);


--LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
LD1L7_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L7 = SUM(LD1L7_adder_eqn);

--LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
LD1L8_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L8 = CARRY(LD1L8_adder_eqn);


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
LD1L11_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L11 = SUM(LD1L11_adder_eqn);

--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
LD1L12_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L12 = CARRY(LD1L12_adder_eqn);


--LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
LD1L15_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L8 );
LD1L15 = SUM(LD1L15_adder_eqn);

--LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
LD1L16_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L8 );
LD1L16 = CARRY(LD1L16_adder_eqn);


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = DB1_wdata[0];
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = CLOCK_50;
NB2_q_b[0]_clock_1 = CLOCK_50;
NB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = T1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];


--SC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
SC1L134_adder_eqn = ( !SC1_E_invert_arith_src_msb $ (!SC1_E_alu_sub $ (SC1_E_src2[31])) ) + ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( SC1L143 );
SC1L134 = SUM(SC1L134_adder_eqn);

--SC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
SC1L135_adder_eqn = ( !SC1_E_invert_arith_src_msb $ (!SC1_E_alu_sub $ (SC1_E_src2[31])) ) + ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( SC1L143 );
SC1L135 = CARRY(SC1L135_adder_eqn);


--YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[17]_PORT_A_data_in = SC1L825;
YC2_q_b[17]_PORT_A_data_in_reg = DFFE(YC2_q_b[17]_PORT_A_data_in, YC2_q_b[17]_clock_0, , , );
YC2_q_b[17]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[17]_PORT_A_address_reg = DFFE(YC2_q_b[17]_PORT_A_address, YC2_q_b[17]_clock_0, , , );
YC2_q_b[17]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[17]_PORT_B_address_reg = DFFE(YC2_q_b[17]_PORT_B_address, YC2_q_b[17]_clock_1, , , );
YC2_q_b[17]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[17]_PORT_A_write_enable_reg = DFFE(YC2_q_b[17]_PORT_A_write_enable, YC2_q_b[17]_clock_0, , , );
YC2_q_b[17]_PORT_B_read_enable = VCC;
YC2_q_b[17]_PORT_B_read_enable_reg = DFFE(YC2_q_b[17]_PORT_B_read_enable, YC2_q_b[17]_clock_1, , , );
YC2_q_b[17]_clock_0 = CLOCK_50;
YC2_q_b[17]_clock_1 = CLOCK_50;
YC2_q_b[17]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[17]_PORT_B_data_out = MEMORY(YC2_q_b[17]_PORT_A_data_in_reg, , YC2_q_b[17]_PORT_A_address_reg, YC2_q_b[17]_PORT_B_address_reg, YC2_q_b[17]_PORT_A_write_enable_reg, , , YC2_q_b[17]_PORT_B_read_enable_reg, , , YC2_q_b[17]_clock_0, YC2_q_b[17]_clock_1, YC2_q_b[17]_clock_enable_0, , , , , );
YC2_q_b[17] = YC2_q_b[17]_PORT_B_data_out[0];


--YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[17]_PORT_A_data_in = SC1L825;
YC1_q_b[17]_PORT_A_data_in_reg = DFFE(YC1_q_b[17]_PORT_A_data_in, YC1_q_b[17]_clock_0, , , );
YC1_q_b[17]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[17]_PORT_A_address_reg = DFFE(YC1_q_b[17]_PORT_A_address, YC1_q_b[17]_clock_0, , , );
YC1_q_b[17]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[17]_PORT_B_address_reg = DFFE(YC1_q_b[17]_PORT_B_address, YC1_q_b[17]_clock_1, , , );
YC1_q_b[17]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[17]_PORT_A_write_enable_reg = DFFE(YC1_q_b[17]_PORT_A_write_enable, YC1_q_b[17]_clock_0, , , );
YC1_q_b[17]_PORT_B_read_enable = VCC;
YC1_q_b[17]_PORT_B_read_enable_reg = DFFE(YC1_q_b[17]_PORT_B_read_enable, YC1_q_b[17]_clock_1, , , );
YC1_q_b[17]_clock_0 = CLOCK_50;
YC1_q_b[17]_clock_1 = CLOCK_50;
YC1_q_b[17]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[17]_PORT_B_data_out = MEMORY(YC1_q_b[17]_PORT_A_data_in_reg, , YC1_q_b[17]_PORT_A_address_reg, YC1_q_b[17]_PORT_B_address_reg, YC1_q_b[17]_PORT_A_write_enable_reg, , , YC1_q_b[17]_PORT_B_read_enable_reg, , , YC1_q_b[17]_clock_0, YC1_q_b[17]_clock_1, YC1_q_b[17]_clock_enable_0, , , , , );
YC1_q_b[17] = YC1_q_b[17]_PORT_B_data_out[0];


--YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[1]_PORT_A_data_in = SC1L809;
YC1_q_b[1]_PORT_A_data_in_reg = DFFE(YC1_q_b[1]_PORT_A_data_in, YC1_q_b[1]_clock_0, , , );
YC1_q_b[1]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[1]_PORT_A_address_reg = DFFE(YC1_q_b[1]_PORT_A_address, YC1_q_b[1]_clock_0, , , );
YC1_q_b[1]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[1]_PORT_B_address_reg = DFFE(YC1_q_b[1]_PORT_B_address, YC1_q_b[1]_clock_1, , , );
YC1_q_b[1]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[1]_PORT_A_write_enable_reg = DFFE(YC1_q_b[1]_PORT_A_write_enable, YC1_q_b[1]_clock_0, , , );
YC1_q_b[1]_PORT_B_read_enable = VCC;
YC1_q_b[1]_PORT_B_read_enable_reg = DFFE(YC1_q_b[1]_PORT_B_read_enable, YC1_q_b[1]_clock_1, , , );
YC1_q_b[1]_clock_0 = CLOCK_50;
YC1_q_b[1]_clock_1 = CLOCK_50;
YC1_q_b[1]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[1]_PORT_B_data_out = MEMORY(YC1_q_b[1]_PORT_A_data_in_reg, , YC1_q_b[1]_PORT_A_address_reg, YC1_q_b[1]_PORT_B_address_reg, YC1_q_b[1]_PORT_A_write_enable_reg, , , YC1_q_b[1]_PORT_B_read_enable_reg, , , YC1_q_b[1]_clock_0, YC1_q_b[1]_clock_1, YC1_q_b[1]_clock_enable_0, , , , , );
YC1_q_b[1] = YC1_q_b[1]_PORT_B_data_out[0];


--YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[23]_PORT_A_data_in = SC1L831;
YC2_q_b[23]_PORT_A_data_in_reg = DFFE(YC2_q_b[23]_PORT_A_data_in, YC2_q_b[23]_clock_0, , , );
YC2_q_b[23]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[23]_PORT_A_address_reg = DFFE(YC2_q_b[23]_PORT_A_address, YC2_q_b[23]_clock_0, , , );
YC2_q_b[23]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[23]_PORT_B_address_reg = DFFE(YC2_q_b[23]_PORT_B_address, YC2_q_b[23]_clock_1, , , );
YC2_q_b[23]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[23]_PORT_A_write_enable_reg = DFFE(YC2_q_b[23]_PORT_A_write_enable, YC2_q_b[23]_clock_0, , , );
YC2_q_b[23]_PORT_B_read_enable = VCC;
YC2_q_b[23]_PORT_B_read_enable_reg = DFFE(YC2_q_b[23]_PORT_B_read_enable, YC2_q_b[23]_clock_1, , , );
YC2_q_b[23]_clock_0 = CLOCK_50;
YC2_q_b[23]_clock_1 = CLOCK_50;
YC2_q_b[23]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[23]_PORT_B_data_out = MEMORY(YC2_q_b[23]_PORT_A_data_in_reg, , YC2_q_b[23]_PORT_A_address_reg, YC2_q_b[23]_PORT_B_address_reg, YC2_q_b[23]_PORT_A_write_enable_reg, , , YC2_q_b[23]_PORT_B_read_enable_reg, , , YC2_q_b[23]_clock_0, YC2_q_b[23]_clock_1, YC2_q_b[23]_clock_enable_0, , , , , );
YC2_q_b[23] = YC2_q_b[23]_PORT_B_data_out[0];


--YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[23]_PORT_A_data_in = SC1L831;
YC1_q_b[23]_PORT_A_data_in_reg = DFFE(YC1_q_b[23]_PORT_A_data_in, YC1_q_b[23]_clock_0, , , );
YC1_q_b[23]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[23]_PORT_A_address_reg = DFFE(YC1_q_b[23]_PORT_A_address, YC1_q_b[23]_clock_0, , , );
YC1_q_b[23]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[23]_PORT_B_address_reg = DFFE(YC1_q_b[23]_PORT_B_address, YC1_q_b[23]_clock_1, , , );
YC1_q_b[23]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[23]_PORT_A_write_enable_reg = DFFE(YC1_q_b[23]_PORT_A_write_enable, YC1_q_b[23]_clock_0, , , );
YC1_q_b[23]_PORT_B_read_enable = VCC;
YC1_q_b[23]_PORT_B_read_enable_reg = DFFE(YC1_q_b[23]_PORT_B_read_enable, YC1_q_b[23]_clock_1, , , );
YC1_q_b[23]_clock_0 = CLOCK_50;
YC1_q_b[23]_clock_1 = CLOCK_50;
YC1_q_b[23]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[23]_PORT_B_data_out = MEMORY(YC1_q_b[23]_PORT_A_data_in_reg, , YC1_q_b[23]_PORT_A_address_reg, YC1_q_b[23]_PORT_B_address_reg, YC1_q_b[23]_PORT_A_write_enable_reg, , , YC1_q_b[23]_PORT_B_read_enable_reg, , , YC1_q_b[23]_clock_0, YC1_q_b[23]_clock_1, YC1_q_b[23]_clock_enable_0, , , , , );
YC1_q_b[23] = YC1_q_b[23]_PORT_B_data_out[0];


--YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[22]_PORT_A_data_in = SC1L830;
YC2_q_b[22]_PORT_A_data_in_reg = DFFE(YC2_q_b[22]_PORT_A_data_in, YC2_q_b[22]_clock_0, , , );
YC2_q_b[22]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[22]_PORT_A_address_reg = DFFE(YC2_q_b[22]_PORT_A_address, YC2_q_b[22]_clock_0, , , );
YC2_q_b[22]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[22]_PORT_B_address_reg = DFFE(YC2_q_b[22]_PORT_B_address, YC2_q_b[22]_clock_1, , , );
YC2_q_b[22]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[22]_PORT_A_write_enable_reg = DFFE(YC2_q_b[22]_PORT_A_write_enable, YC2_q_b[22]_clock_0, , , );
YC2_q_b[22]_PORT_B_read_enable = VCC;
YC2_q_b[22]_PORT_B_read_enable_reg = DFFE(YC2_q_b[22]_PORT_B_read_enable, YC2_q_b[22]_clock_1, , , );
YC2_q_b[22]_clock_0 = CLOCK_50;
YC2_q_b[22]_clock_1 = CLOCK_50;
YC2_q_b[22]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[22]_PORT_B_data_out = MEMORY(YC2_q_b[22]_PORT_A_data_in_reg, , YC2_q_b[22]_PORT_A_address_reg, YC2_q_b[22]_PORT_B_address_reg, YC2_q_b[22]_PORT_A_write_enable_reg, , , YC2_q_b[22]_PORT_B_read_enable_reg, , , YC2_q_b[22]_clock_0, YC2_q_b[22]_clock_1, YC2_q_b[22]_clock_enable_0, , , , , );
YC2_q_b[22] = YC2_q_b[22]_PORT_B_data_out[0];


--YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[22]_PORT_A_data_in = SC1L830;
YC1_q_b[22]_PORT_A_data_in_reg = DFFE(YC1_q_b[22]_PORT_A_data_in, YC1_q_b[22]_clock_0, , , );
YC1_q_b[22]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[22]_PORT_A_address_reg = DFFE(YC1_q_b[22]_PORT_A_address, YC1_q_b[22]_clock_0, , , );
YC1_q_b[22]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[22]_PORT_B_address_reg = DFFE(YC1_q_b[22]_PORT_B_address, YC1_q_b[22]_clock_1, , , );
YC1_q_b[22]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[22]_PORT_A_write_enable_reg = DFFE(YC1_q_b[22]_PORT_A_write_enable, YC1_q_b[22]_clock_0, , , );
YC1_q_b[22]_PORT_B_read_enable = VCC;
YC1_q_b[22]_PORT_B_read_enable_reg = DFFE(YC1_q_b[22]_PORT_B_read_enable, YC1_q_b[22]_clock_1, , , );
YC1_q_b[22]_clock_0 = CLOCK_50;
YC1_q_b[22]_clock_1 = CLOCK_50;
YC1_q_b[22]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[22]_PORT_B_data_out = MEMORY(YC1_q_b[22]_PORT_A_data_in_reg, , YC1_q_b[22]_PORT_A_address_reg, YC1_q_b[22]_PORT_B_address_reg, YC1_q_b[22]_PORT_A_write_enable_reg, , , YC1_q_b[22]_PORT_B_read_enable_reg, , , YC1_q_b[22]_clock_0, YC1_q_b[22]_clock_1, YC1_q_b[22]_clock_enable_0, , , , , );
YC1_q_b[22] = YC1_q_b[22]_PORT_B_data_out[0];


--YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[21]_PORT_A_data_in = SC1L829;
YC2_q_b[21]_PORT_A_data_in_reg = DFFE(YC2_q_b[21]_PORT_A_data_in, YC2_q_b[21]_clock_0, , , );
YC2_q_b[21]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[21]_PORT_A_address_reg = DFFE(YC2_q_b[21]_PORT_A_address, YC2_q_b[21]_clock_0, , , );
YC2_q_b[21]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[21]_PORT_B_address_reg = DFFE(YC2_q_b[21]_PORT_B_address, YC2_q_b[21]_clock_1, , , );
YC2_q_b[21]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[21]_PORT_A_write_enable_reg = DFFE(YC2_q_b[21]_PORT_A_write_enable, YC2_q_b[21]_clock_0, , , );
YC2_q_b[21]_PORT_B_read_enable = VCC;
YC2_q_b[21]_PORT_B_read_enable_reg = DFFE(YC2_q_b[21]_PORT_B_read_enable, YC2_q_b[21]_clock_1, , , );
YC2_q_b[21]_clock_0 = CLOCK_50;
YC2_q_b[21]_clock_1 = CLOCK_50;
YC2_q_b[21]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[21]_PORT_B_data_out = MEMORY(YC2_q_b[21]_PORT_A_data_in_reg, , YC2_q_b[21]_PORT_A_address_reg, YC2_q_b[21]_PORT_B_address_reg, YC2_q_b[21]_PORT_A_write_enable_reg, , , YC2_q_b[21]_PORT_B_read_enable_reg, , , YC2_q_b[21]_clock_0, YC2_q_b[21]_clock_1, YC2_q_b[21]_clock_enable_0, , , , , );
YC2_q_b[21] = YC2_q_b[21]_PORT_B_data_out[0];


--YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[21]_PORT_A_data_in = SC1L829;
YC1_q_b[21]_PORT_A_data_in_reg = DFFE(YC1_q_b[21]_PORT_A_data_in, YC1_q_b[21]_clock_0, , , );
YC1_q_b[21]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[21]_PORT_A_address_reg = DFFE(YC1_q_b[21]_PORT_A_address, YC1_q_b[21]_clock_0, , , );
YC1_q_b[21]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[21]_PORT_B_address_reg = DFFE(YC1_q_b[21]_PORT_B_address, YC1_q_b[21]_clock_1, , , );
YC1_q_b[21]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[21]_PORT_A_write_enable_reg = DFFE(YC1_q_b[21]_PORT_A_write_enable, YC1_q_b[21]_clock_0, , , );
YC1_q_b[21]_PORT_B_read_enable = VCC;
YC1_q_b[21]_PORT_B_read_enable_reg = DFFE(YC1_q_b[21]_PORT_B_read_enable, YC1_q_b[21]_clock_1, , , );
YC1_q_b[21]_clock_0 = CLOCK_50;
YC1_q_b[21]_clock_1 = CLOCK_50;
YC1_q_b[21]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[21]_PORT_B_data_out = MEMORY(YC1_q_b[21]_PORT_A_data_in_reg, , YC1_q_b[21]_PORT_A_address_reg, YC1_q_b[21]_PORT_B_address_reg, YC1_q_b[21]_PORT_A_write_enable_reg, , , YC1_q_b[21]_PORT_B_read_enable_reg, , , YC1_q_b[21]_clock_0, YC1_q_b[21]_clock_1, YC1_q_b[21]_clock_enable_0, , , , , );
YC1_q_b[21] = YC1_q_b[21]_PORT_B_data_out[0];


--YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[20]_PORT_A_data_in = SC1L828;
YC2_q_b[20]_PORT_A_data_in_reg = DFFE(YC2_q_b[20]_PORT_A_data_in, YC2_q_b[20]_clock_0, , , );
YC2_q_b[20]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[20]_PORT_A_address_reg = DFFE(YC2_q_b[20]_PORT_A_address, YC2_q_b[20]_clock_0, , , );
YC2_q_b[20]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[20]_PORT_B_address_reg = DFFE(YC2_q_b[20]_PORT_B_address, YC2_q_b[20]_clock_1, , , );
YC2_q_b[20]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[20]_PORT_A_write_enable_reg = DFFE(YC2_q_b[20]_PORT_A_write_enable, YC2_q_b[20]_clock_0, , , );
YC2_q_b[20]_PORT_B_read_enable = VCC;
YC2_q_b[20]_PORT_B_read_enable_reg = DFFE(YC2_q_b[20]_PORT_B_read_enable, YC2_q_b[20]_clock_1, , , );
YC2_q_b[20]_clock_0 = CLOCK_50;
YC2_q_b[20]_clock_1 = CLOCK_50;
YC2_q_b[20]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[20]_PORT_B_data_out = MEMORY(YC2_q_b[20]_PORT_A_data_in_reg, , YC2_q_b[20]_PORT_A_address_reg, YC2_q_b[20]_PORT_B_address_reg, YC2_q_b[20]_PORT_A_write_enable_reg, , , YC2_q_b[20]_PORT_B_read_enable_reg, , , YC2_q_b[20]_clock_0, YC2_q_b[20]_clock_1, YC2_q_b[20]_clock_enable_0, , , , , );
YC2_q_b[20] = YC2_q_b[20]_PORT_B_data_out[0];


--YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[20]_PORT_A_data_in = SC1L828;
YC1_q_b[20]_PORT_A_data_in_reg = DFFE(YC1_q_b[20]_PORT_A_data_in, YC1_q_b[20]_clock_0, , , );
YC1_q_b[20]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[20]_PORT_A_address_reg = DFFE(YC1_q_b[20]_PORT_A_address, YC1_q_b[20]_clock_0, , , );
YC1_q_b[20]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[20]_PORT_B_address_reg = DFFE(YC1_q_b[20]_PORT_B_address, YC1_q_b[20]_clock_1, , , );
YC1_q_b[20]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[20]_PORT_A_write_enable_reg = DFFE(YC1_q_b[20]_PORT_A_write_enable, YC1_q_b[20]_clock_0, , , );
YC1_q_b[20]_PORT_B_read_enable = VCC;
YC1_q_b[20]_PORT_B_read_enable_reg = DFFE(YC1_q_b[20]_PORT_B_read_enable, YC1_q_b[20]_clock_1, , , );
YC1_q_b[20]_clock_0 = CLOCK_50;
YC1_q_b[20]_clock_1 = CLOCK_50;
YC1_q_b[20]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[20]_PORT_B_data_out = MEMORY(YC1_q_b[20]_PORT_A_data_in_reg, , YC1_q_b[20]_PORT_A_address_reg, YC1_q_b[20]_PORT_B_address_reg, YC1_q_b[20]_PORT_A_write_enable_reg, , , YC1_q_b[20]_PORT_B_read_enable_reg, , , YC1_q_b[20]_clock_0, YC1_q_b[20]_clock_1, YC1_q_b[20]_clock_enable_0, , , , , );
YC1_q_b[20] = YC1_q_b[20]_PORT_B_data_out[0];


--YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[19]_PORT_A_data_in = SC1L827;
YC2_q_b[19]_PORT_A_data_in_reg = DFFE(YC2_q_b[19]_PORT_A_data_in, YC2_q_b[19]_clock_0, , , );
YC2_q_b[19]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[19]_PORT_A_address_reg = DFFE(YC2_q_b[19]_PORT_A_address, YC2_q_b[19]_clock_0, , , );
YC2_q_b[19]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[19]_PORT_B_address_reg = DFFE(YC2_q_b[19]_PORT_B_address, YC2_q_b[19]_clock_1, , , );
YC2_q_b[19]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[19]_PORT_A_write_enable_reg = DFFE(YC2_q_b[19]_PORT_A_write_enable, YC2_q_b[19]_clock_0, , , );
YC2_q_b[19]_PORT_B_read_enable = VCC;
YC2_q_b[19]_PORT_B_read_enable_reg = DFFE(YC2_q_b[19]_PORT_B_read_enable, YC2_q_b[19]_clock_1, , , );
YC2_q_b[19]_clock_0 = CLOCK_50;
YC2_q_b[19]_clock_1 = CLOCK_50;
YC2_q_b[19]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[19]_PORT_B_data_out = MEMORY(YC2_q_b[19]_PORT_A_data_in_reg, , YC2_q_b[19]_PORT_A_address_reg, YC2_q_b[19]_PORT_B_address_reg, YC2_q_b[19]_PORT_A_write_enable_reg, , , YC2_q_b[19]_PORT_B_read_enable_reg, , , YC2_q_b[19]_clock_0, YC2_q_b[19]_clock_1, YC2_q_b[19]_clock_enable_0, , , , , );
YC2_q_b[19] = YC2_q_b[19]_PORT_B_data_out[0];


--YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[19]_PORT_A_data_in = SC1L827;
YC1_q_b[19]_PORT_A_data_in_reg = DFFE(YC1_q_b[19]_PORT_A_data_in, YC1_q_b[19]_clock_0, , , );
YC1_q_b[19]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[19]_PORT_A_address_reg = DFFE(YC1_q_b[19]_PORT_A_address, YC1_q_b[19]_clock_0, , , );
YC1_q_b[19]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[19]_PORT_B_address_reg = DFFE(YC1_q_b[19]_PORT_B_address, YC1_q_b[19]_clock_1, , , );
YC1_q_b[19]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[19]_PORT_A_write_enable_reg = DFFE(YC1_q_b[19]_PORT_A_write_enable, YC1_q_b[19]_clock_0, , , );
YC1_q_b[19]_PORT_B_read_enable = VCC;
YC1_q_b[19]_PORT_B_read_enable_reg = DFFE(YC1_q_b[19]_PORT_B_read_enable, YC1_q_b[19]_clock_1, , , );
YC1_q_b[19]_clock_0 = CLOCK_50;
YC1_q_b[19]_clock_1 = CLOCK_50;
YC1_q_b[19]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[19]_PORT_B_data_out = MEMORY(YC1_q_b[19]_PORT_A_data_in_reg, , YC1_q_b[19]_PORT_A_address_reg, YC1_q_b[19]_PORT_B_address_reg, YC1_q_b[19]_PORT_A_write_enable_reg, , , YC1_q_b[19]_PORT_B_read_enable_reg, , , YC1_q_b[19]_clock_0, YC1_q_b[19]_clock_1, YC1_q_b[19]_clock_enable_0, , , , , );
YC1_q_b[19] = YC1_q_b[19]_PORT_B_data_out[0];


--YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[18]_PORT_A_data_in = SC1L826;
YC2_q_b[18]_PORT_A_data_in_reg = DFFE(YC2_q_b[18]_PORT_A_data_in, YC2_q_b[18]_clock_0, , , );
YC2_q_b[18]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[18]_PORT_A_address_reg = DFFE(YC2_q_b[18]_PORT_A_address, YC2_q_b[18]_clock_0, , , );
YC2_q_b[18]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[18]_PORT_B_address_reg = DFFE(YC2_q_b[18]_PORT_B_address, YC2_q_b[18]_clock_1, , , );
YC2_q_b[18]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[18]_PORT_A_write_enable_reg = DFFE(YC2_q_b[18]_PORT_A_write_enable, YC2_q_b[18]_clock_0, , , );
YC2_q_b[18]_PORT_B_read_enable = VCC;
YC2_q_b[18]_PORT_B_read_enable_reg = DFFE(YC2_q_b[18]_PORT_B_read_enable, YC2_q_b[18]_clock_1, , , );
YC2_q_b[18]_clock_0 = CLOCK_50;
YC2_q_b[18]_clock_1 = CLOCK_50;
YC2_q_b[18]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[18]_PORT_B_data_out = MEMORY(YC2_q_b[18]_PORT_A_data_in_reg, , YC2_q_b[18]_PORT_A_address_reg, YC2_q_b[18]_PORT_B_address_reg, YC2_q_b[18]_PORT_A_write_enable_reg, , , YC2_q_b[18]_PORT_B_read_enable_reg, , , YC2_q_b[18]_clock_0, YC2_q_b[18]_clock_1, YC2_q_b[18]_clock_enable_0, , , , , );
YC2_q_b[18] = YC2_q_b[18]_PORT_B_data_out[0];


--YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[18]_PORT_A_data_in = SC1L826;
YC1_q_b[18]_PORT_A_data_in_reg = DFFE(YC1_q_b[18]_PORT_A_data_in, YC1_q_b[18]_clock_0, , , );
YC1_q_b[18]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[18]_PORT_A_address_reg = DFFE(YC1_q_b[18]_PORT_A_address, YC1_q_b[18]_clock_0, , , );
YC1_q_b[18]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[18]_PORT_B_address_reg = DFFE(YC1_q_b[18]_PORT_B_address, YC1_q_b[18]_clock_1, , , );
YC1_q_b[18]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[18]_PORT_A_write_enable_reg = DFFE(YC1_q_b[18]_PORT_A_write_enable, YC1_q_b[18]_clock_0, , , );
YC1_q_b[18]_PORT_B_read_enable = VCC;
YC1_q_b[18]_PORT_B_read_enable_reg = DFFE(YC1_q_b[18]_PORT_B_read_enable, YC1_q_b[18]_clock_1, , , );
YC1_q_b[18]_clock_0 = CLOCK_50;
YC1_q_b[18]_clock_1 = CLOCK_50;
YC1_q_b[18]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[18]_PORT_B_data_out = MEMORY(YC1_q_b[18]_PORT_A_data_in_reg, , YC1_q_b[18]_PORT_A_address_reg, YC1_q_b[18]_PORT_B_address_reg, YC1_q_b[18]_PORT_A_write_enable_reg, , , YC1_q_b[18]_PORT_B_read_enable_reg, , , YC1_q_b[18]_clock_0, YC1_q_b[18]_clock_1, YC1_q_b[18]_clock_enable_0, , , , , );
YC1_q_b[18] = YC1_q_b[18]_PORT_B_data_out[0];


--YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[26]_PORT_A_data_in = SC1L834;
YC2_q_b[26]_PORT_A_data_in_reg = DFFE(YC2_q_b[26]_PORT_A_data_in, YC2_q_b[26]_clock_0, , , );
YC2_q_b[26]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[26]_PORT_A_address_reg = DFFE(YC2_q_b[26]_PORT_A_address, YC2_q_b[26]_clock_0, , , );
YC2_q_b[26]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[26]_PORT_B_address_reg = DFFE(YC2_q_b[26]_PORT_B_address, YC2_q_b[26]_clock_1, , , );
YC2_q_b[26]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[26]_PORT_A_write_enable_reg = DFFE(YC2_q_b[26]_PORT_A_write_enable, YC2_q_b[26]_clock_0, , , );
YC2_q_b[26]_PORT_B_read_enable = VCC;
YC2_q_b[26]_PORT_B_read_enable_reg = DFFE(YC2_q_b[26]_PORT_B_read_enable, YC2_q_b[26]_clock_1, , , );
YC2_q_b[26]_clock_0 = CLOCK_50;
YC2_q_b[26]_clock_1 = CLOCK_50;
YC2_q_b[26]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[26]_PORT_B_data_out = MEMORY(YC2_q_b[26]_PORT_A_data_in_reg, , YC2_q_b[26]_PORT_A_address_reg, YC2_q_b[26]_PORT_B_address_reg, YC2_q_b[26]_PORT_A_write_enable_reg, , , YC2_q_b[26]_PORT_B_read_enable_reg, , , YC2_q_b[26]_clock_0, YC2_q_b[26]_clock_1, YC2_q_b[26]_clock_enable_0, , , , , );
YC2_q_b[26] = YC2_q_b[26]_PORT_B_data_out[0];


--YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[26]_PORT_A_data_in = SC1L834;
YC1_q_b[26]_PORT_A_data_in_reg = DFFE(YC1_q_b[26]_PORT_A_data_in, YC1_q_b[26]_clock_0, , , );
YC1_q_b[26]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[26]_PORT_A_address_reg = DFFE(YC1_q_b[26]_PORT_A_address, YC1_q_b[26]_clock_0, , , );
YC1_q_b[26]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[26]_PORT_B_address_reg = DFFE(YC1_q_b[26]_PORT_B_address, YC1_q_b[26]_clock_1, , , );
YC1_q_b[26]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[26]_PORT_A_write_enable_reg = DFFE(YC1_q_b[26]_PORT_A_write_enable, YC1_q_b[26]_clock_0, , , );
YC1_q_b[26]_PORT_B_read_enable = VCC;
YC1_q_b[26]_PORT_B_read_enable_reg = DFFE(YC1_q_b[26]_PORT_B_read_enable, YC1_q_b[26]_clock_1, , , );
YC1_q_b[26]_clock_0 = CLOCK_50;
YC1_q_b[26]_clock_1 = CLOCK_50;
YC1_q_b[26]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[26]_PORT_B_data_out = MEMORY(YC1_q_b[26]_PORT_A_data_in_reg, , YC1_q_b[26]_PORT_A_address_reg, YC1_q_b[26]_PORT_B_address_reg, YC1_q_b[26]_PORT_A_write_enable_reg, , , YC1_q_b[26]_PORT_B_read_enable_reg, , , YC1_q_b[26]_clock_0, YC1_q_b[26]_clock_1, YC1_q_b[26]_clock_enable_0, , , , , );
YC1_q_b[26] = YC1_q_b[26]_PORT_B_data_out[0];


--YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[24]_PORT_A_data_in = SC1L832;
YC2_q_b[24]_PORT_A_data_in_reg = DFFE(YC2_q_b[24]_PORT_A_data_in, YC2_q_b[24]_clock_0, , , );
YC2_q_b[24]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[24]_PORT_A_address_reg = DFFE(YC2_q_b[24]_PORT_A_address, YC2_q_b[24]_clock_0, , , );
YC2_q_b[24]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[24]_PORT_B_address_reg = DFFE(YC2_q_b[24]_PORT_B_address, YC2_q_b[24]_clock_1, , , );
YC2_q_b[24]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[24]_PORT_A_write_enable_reg = DFFE(YC2_q_b[24]_PORT_A_write_enable, YC2_q_b[24]_clock_0, , , );
YC2_q_b[24]_PORT_B_read_enable = VCC;
YC2_q_b[24]_PORT_B_read_enable_reg = DFFE(YC2_q_b[24]_PORT_B_read_enable, YC2_q_b[24]_clock_1, , , );
YC2_q_b[24]_clock_0 = CLOCK_50;
YC2_q_b[24]_clock_1 = CLOCK_50;
YC2_q_b[24]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[24]_PORT_B_data_out = MEMORY(YC2_q_b[24]_PORT_A_data_in_reg, , YC2_q_b[24]_PORT_A_address_reg, YC2_q_b[24]_PORT_B_address_reg, YC2_q_b[24]_PORT_A_write_enable_reg, , , YC2_q_b[24]_PORT_B_read_enable_reg, , , YC2_q_b[24]_clock_0, YC2_q_b[24]_clock_1, YC2_q_b[24]_clock_enable_0, , , , , );
YC2_q_b[24] = YC2_q_b[24]_PORT_B_data_out[0];


--YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[24]_PORT_A_data_in = SC1L832;
YC1_q_b[24]_PORT_A_data_in_reg = DFFE(YC1_q_b[24]_PORT_A_data_in, YC1_q_b[24]_clock_0, , , );
YC1_q_b[24]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[24]_PORT_A_address_reg = DFFE(YC1_q_b[24]_PORT_A_address, YC1_q_b[24]_clock_0, , , );
YC1_q_b[24]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[24]_PORT_B_address_reg = DFFE(YC1_q_b[24]_PORT_B_address, YC1_q_b[24]_clock_1, , , );
YC1_q_b[24]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[24]_PORT_A_write_enable_reg = DFFE(YC1_q_b[24]_PORT_A_write_enable, YC1_q_b[24]_clock_0, , , );
YC1_q_b[24]_PORT_B_read_enable = VCC;
YC1_q_b[24]_PORT_B_read_enable_reg = DFFE(YC1_q_b[24]_PORT_B_read_enable, YC1_q_b[24]_clock_1, , , );
YC1_q_b[24]_clock_0 = CLOCK_50;
YC1_q_b[24]_clock_1 = CLOCK_50;
YC1_q_b[24]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[24]_PORT_B_data_out = MEMORY(YC1_q_b[24]_PORT_A_data_in_reg, , YC1_q_b[24]_PORT_A_address_reg, YC1_q_b[24]_PORT_B_address_reg, YC1_q_b[24]_PORT_A_write_enable_reg, , , YC1_q_b[24]_PORT_B_read_enable_reg, , , YC1_q_b[24]_clock_0, YC1_q_b[24]_clock_1, YC1_q_b[24]_clock_enable_0, , , , , );
YC1_q_b[24] = YC1_q_b[24]_PORT_B_data_out[0];


--YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[28]_PORT_A_data_in = SC1L836;
YC2_q_b[28]_PORT_A_data_in_reg = DFFE(YC2_q_b[28]_PORT_A_data_in, YC2_q_b[28]_clock_0, , , );
YC2_q_b[28]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[28]_PORT_A_address_reg = DFFE(YC2_q_b[28]_PORT_A_address, YC2_q_b[28]_clock_0, , , );
YC2_q_b[28]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[28]_PORT_B_address_reg = DFFE(YC2_q_b[28]_PORT_B_address, YC2_q_b[28]_clock_1, , , );
YC2_q_b[28]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[28]_PORT_A_write_enable_reg = DFFE(YC2_q_b[28]_PORT_A_write_enable, YC2_q_b[28]_clock_0, , , );
YC2_q_b[28]_PORT_B_read_enable = VCC;
YC2_q_b[28]_PORT_B_read_enable_reg = DFFE(YC2_q_b[28]_PORT_B_read_enable, YC2_q_b[28]_clock_1, , , );
YC2_q_b[28]_clock_0 = CLOCK_50;
YC2_q_b[28]_clock_1 = CLOCK_50;
YC2_q_b[28]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[28]_PORT_B_data_out = MEMORY(YC2_q_b[28]_PORT_A_data_in_reg, , YC2_q_b[28]_PORT_A_address_reg, YC2_q_b[28]_PORT_B_address_reg, YC2_q_b[28]_PORT_A_write_enable_reg, , , YC2_q_b[28]_PORT_B_read_enable_reg, , , YC2_q_b[28]_clock_0, YC2_q_b[28]_clock_1, YC2_q_b[28]_clock_enable_0, , , , , );
YC2_q_b[28] = YC2_q_b[28]_PORT_B_data_out[0];


--YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[28]_PORT_A_data_in = SC1L836;
YC1_q_b[28]_PORT_A_data_in_reg = DFFE(YC1_q_b[28]_PORT_A_data_in, YC1_q_b[28]_clock_0, , , );
YC1_q_b[28]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[28]_PORT_A_address_reg = DFFE(YC1_q_b[28]_PORT_A_address, YC1_q_b[28]_clock_0, , , );
YC1_q_b[28]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[28]_PORT_B_address_reg = DFFE(YC1_q_b[28]_PORT_B_address, YC1_q_b[28]_clock_1, , , );
YC1_q_b[28]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[28]_PORT_A_write_enable_reg = DFFE(YC1_q_b[28]_PORT_A_write_enable, YC1_q_b[28]_clock_0, , , );
YC1_q_b[28]_PORT_B_read_enable = VCC;
YC1_q_b[28]_PORT_B_read_enable_reg = DFFE(YC1_q_b[28]_PORT_B_read_enable, YC1_q_b[28]_clock_1, , , );
YC1_q_b[28]_clock_0 = CLOCK_50;
YC1_q_b[28]_clock_1 = CLOCK_50;
YC1_q_b[28]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[28]_PORT_B_data_out = MEMORY(YC1_q_b[28]_PORT_A_data_in_reg, , YC1_q_b[28]_PORT_A_address_reg, YC1_q_b[28]_PORT_B_address_reg, YC1_q_b[28]_PORT_A_write_enable_reg, , , YC1_q_b[28]_PORT_B_read_enable_reg, , , YC1_q_b[28]_clock_0, YC1_q_b[28]_clock_1, YC1_q_b[28]_clock_enable_0, , , , , );
YC1_q_b[28] = YC1_q_b[28]_PORT_B_data_out[0];


--YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[27]_PORT_A_data_in = SC1L835;
YC2_q_b[27]_PORT_A_data_in_reg = DFFE(YC2_q_b[27]_PORT_A_data_in, YC2_q_b[27]_clock_0, , , );
YC2_q_b[27]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[27]_PORT_A_address_reg = DFFE(YC2_q_b[27]_PORT_A_address, YC2_q_b[27]_clock_0, , , );
YC2_q_b[27]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[27]_PORT_B_address_reg = DFFE(YC2_q_b[27]_PORT_B_address, YC2_q_b[27]_clock_1, , , );
YC2_q_b[27]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[27]_PORT_A_write_enable_reg = DFFE(YC2_q_b[27]_PORT_A_write_enable, YC2_q_b[27]_clock_0, , , );
YC2_q_b[27]_PORT_B_read_enable = VCC;
YC2_q_b[27]_PORT_B_read_enable_reg = DFFE(YC2_q_b[27]_PORT_B_read_enable, YC2_q_b[27]_clock_1, , , );
YC2_q_b[27]_clock_0 = CLOCK_50;
YC2_q_b[27]_clock_1 = CLOCK_50;
YC2_q_b[27]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[27]_PORT_B_data_out = MEMORY(YC2_q_b[27]_PORT_A_data_in_reg, , YC2_q_b[27]_PORT_A_address_reg, YC2_q_b[27]_PORT_B_address_reg, YC2_q_b[27]_PORT_A_write_enable_reg, , , YC2_q_b[27]_PORT_B_read_enable_reg, , , YC2_q_b[27]_clock_0, YC2_q_b[27]_clock_1, YC2_q_b[27]_clock_enable_0, , , , , );
YC2_q_b[27] = YC2_q_b[27]_PORT_B_data_out[0];


--YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[27]_PORT_A_data_in = SC1L835;
YC1_q_b[27]_PORT_A_data_in_reg = DFFE(YC1_q_b[27]_PORT_A_data_in, YC1_q_b[27]_clock_0, , , );
YC1_q_b[27]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[27]_PORT_A_address_reg = DFFE(YC1_q_b[27]_PORT_A_address, YC1_q_b[27]_clock_0, , , );
YC1_q_b[27]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[27]_PORT_B_address_reg = DFFE(YC1_q_b[27]_PORT_B_address, YC1_q_b[27]_clock_1, , , );
YC1_q_b[27]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[27]_PORT_A_write_enable_reg = DFFE(YC1_q_b[27]_PORT_A_write_enable, YC1_q_b[27]_clock_0, , , );
YC1_q_b[27]_PORT_B_read_enable = VCC;
YC1_q_b[27]_PORT_B_read_enable_reg = DFFE(YC1_q_b[27]_PORT_B_read_enable, YC1_q_b[27]_clock_1, , , );
YC1_q_b[27]_clock_0 = CLOCK_50;
YC1_q_b[27]_clock_1 = CLOCK_50;
YC1_q_b[27]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[27]_PORT_B_data_out = MEMORY(YC1_q_b[27]_PORT_A_data_in_reg, , YC1_q_b[27]_PORT_A_address_reg, YC1_q_b[27]_PORT_B_address_reg, YC1_q_b[27]_PORT_A_write_enable_reg, , , YC1_q_b[27]_PORT_B_read_enable_reg, , , YC1_q_b[27]_clock_0, YC1_q_b[27]_clock_1, YC1_q_b[27]_clock_enable_0, , , , , );
YC1_q_b[27] = YC1_q_b[27]_PORT_B_data_out[0];


--YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[30]_PORT_A_data_in = SC1L838;
YC2_q_b[30]_PORT_A_data_in_reg = DFFE(YC2_q_b[30]_PORT_A_data_in, YC2_q_b[30]_clock_0, , , );
YC2_q_b[30]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[30]_PORT_A_address_reg = DFFE(YC2_q_b[30]_PORT_A_address, YC2_q_b[30]_clock_0, , , );
YC2_q_b[30]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[30]_PORT_B_address_reg = DFFE(YC2_q_b[30]_PORT_B_address, YC2_q_b[30]_clock_1, , , );
YC2_q_b[30]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[30]_PORT_A_write_enable_reg = DFFE(YC2_q_b[30]_PORT_A_write_enable, YC2_q_b[30]_clock_0, , , );
YC2_q_b[30]_PORT_B_read_enable = VCC;
YC2_q_b[30]_PORT_B_read_enable_reg = DFFE(YC2_q_b[30]_PORT_B_read_enable, YC2_q_b[30]_clock_1, , , );
YC2_q_b[30]_clock_0 = CLOCK_50;
YC2_q_b[30]_clock_1 = CLOCK_50;
YC2_q_b[30]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[30]_PORT_B_data_out = MEMORY(YC2_q_b[30]_PORT_A_data_in_reg, , YC2_q_b[30]_PORT_A_address_reg, YC2_q_b[30]_PORT_B_address_reg, YC2_q_b[30]_PORT_A_write_enable_reg, , , YC2_q_b[30]_PORT_B_read_enable_reg, , , YC2_q_b[30]_clock_0, YC2_q_b[30]_clock_1, YC2_q_b[30]_clock_enable_0, , , , , );
YC2_q_b[30] = YC2_q_b[30]_PORT_B_data_out[0];


--YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[30]_PORT_A_data_in = SC1L838;
YC1_q_b[30]_PORT_A_data_in_reg = DFFE(YC1_q_b[30]_PORT_A_data_in, YC1_q_b[30]_clock_0, , , );
YC1_q_b[30]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[30]_PORT_A_address_reg = DFFE(YC1_q_b[30]_PORT_A_address, YC1_q_b[30]_clock_0, , , );
YC1_q_b[30]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[30]_PORT_B_address_reg = DFFE(YC1_q_b[30]_PORT_B_address, YC1_q_b[30]_clock_1, , , );
YC1_q_b[30]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[30]_PORT_A_write_enable_reg = DFFE(YC1_q_b[30]_PORT_A_write_enable, YC1_q_b[30]_clock_0, , , );
YC1_q_b[30]_PORT_B_read_enable = VCC;
YC1_q_b[30]_PORT_B_read_enable_reg = DFFE(YC1_q_b[30]_PORT_B_read_enable, YC1_q_b[30]_clock_1, , , );
YC1_q_b[30]_clock_0 = CLOCK_50;
YC1_q_b[30]_clock_1 = CLOCK_50;
YC1_q_b[30]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[30]_PORT_B_data_out = MEMORY(YC1_q_b[30]_PORT_A_data_in_reg, , YC1_q_b[30]_PORT_A_address_reg, YC1_q_b[30]_PORT_B_address_reg, YC1_q_b[30]_PORT_A_write_enable_reg, , , YC1_q_b[30]_PORT_B_read_enable_reg, , , YC1_q_b[30]_clock_0, YC1_q_b[30]_clock_1, YC1_q_b[30]_clock_enable_0, , , , , );
YC1_q_b[30] = YC1_q_b[30]_PORT_B_data_out[0];


--YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[29]_PORT_A_data_in = SC1L837;
YC2_q_b[29]_PORT_A_data_in_reg = DFFE(YC2_q_b[29]_PORT_A_data_in, YC2_q_b[29]_clock_0, , , );
YC2_q_b[29]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[29]_PORT_A_address_reg = DFFE(YC2_q_b[29]_PORT_A_address, YC2_q_b[29]_clock_0, , , );
YC2_q_b[29]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[29]_PORT_B_address_reg = DFFE(YC2_q_b[29]_PORT_B_address, YC2_q_b[29]_clock_1, , , );
YC2_q_b[29]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[29]_PORT_A_write_enable_reg = DFFE(YC2_q_b[29]_PORT_A_write_enable, YC2_q_b[29]_clock_0, , , );
YC2_q_b[29]_PORT_B_read_enable = VCC;
YC2_q_b[29]_PORT_B_read_enable_reg = DFFE(YC2_q_b[29]_PORT_B_read_enable, YC2_q_b[29]_clock_1, , , );
YC2_q_b[29]_clock_0 = CLOCK_50;
YC2_q_b[29]_clock_1 = CLOCK_50;
YC2_q_b[29]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[29]_PORT_B_data_out = MEMORY(YC2_q_b[29]_PORT_A_data_in_reg, , YC2_q_b[29]_PORT_A_address_reg, YC2_q_b[29]_PORT_B_address_reg, YC2_q_b[29]_PORT_A_write_enable_reg, , , YC2_q_b[29]_PORT_B_read_enable_reg, , , YC2_q_b[29]_clock_0, YC2_q_b[29]_clock_1, YC2_q_b[29]_clock_enable_0, , , , , );
YC2_q_b[29] = YC2_q_b[29]_PORT_B_data_out[0];


--YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[29]_PORT_A_data_in = SC1L837;
YC1_q_b[29]_PORT_A_data_in_reg = DFFE(YC1_q_b[29]_PORT_A_data_in, YC1_q_b[29]_clock_0, , , );
YC1_q_b[29]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[29]_PORT_A_address_reg = DFFE(YC1_q_b[29]_PORT_A_address, YC1_q_b[29]_clock_0, , , );
YC1_q_b[29]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[29]_PORT_B_address_reg = DFFE(YC1_q_b[29]_PORT_B_address, YC1_q_b[29]_clock_1, , , );
YC1_q_b[29]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[29]_PORT_A_write_enable_reg = DFFE(YC1_q_b[29]_PORT_A_write_enable, YC1_q_b[29]_clock_0, , , );
YC1_q_b[29]_PORT_B_read_enable = VCC;
YC1_q_b[29]_PORT_B_read_enable_reg = DFFE(YC1_q_b[29]_PORT_B_read_enable, YC1_q_b[29]_clock_1, , , );
YC1_q_b[29]_clock_0 = CLOCK_50;
YC1_q_b[29]_clock_1 = CLOCK_50;
YC1_q_b[29]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[29]_PORT_B_data_out = MEMORY(YC1_q_b[29]_PORT_A_data_in_reg, , YC1_q_b[29]_PORT_A_address_reg, YC1_q_b[29]_PORT_B_address_reg, YC1_q_b[29]_PORT_A_write_enable_reg, , , YC1_q_b[29]_PORT_B_read_enable_reg, , , YC1_q_b[29]_clock_0, YC1_q_b[29]_clock_1, YC1_q_b[29]_clock_enable_0, , , , , );
YC1_q_b[29] = YC1_q_b[29]_PORT_B_data_out[0];


--YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[0]_PORT_A_data_in = SC1L805;
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = CLOCK_50;
YC1_q_b[0]_clock_1 = CLOCK_50;
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[0] = YC1_q_b[0]_PORT_B_data_out[0];


--YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[25]_PORT_A_data_in = SC1L833;
YC2_q_b[25]_PORT_A_data_in_reg = DFFE(YC2_q_b[25]_PORT_A_data_in, YC2_q_b[25]_clock_0, , , );
YC2_q_b[25]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[25]_PORT_A_address_reg = DFFE(YC2_q_b[25]_PORT_A_address, YC2_q_b[25]_clock_0, , , );
YC2_q_b[25]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[25]_PORT_B_address_reg = DFFE(YC2_q_b[25]_PORT_B_address, YC2_q_b[25]_clock_1, , , );
YC2_q_b[25]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[25]_PORT_A_write_enable_reg = DFFE(YC2_q_b[25]_PORT_A_write_enable, YC2_q_b[25]_clock_0, , , );
YC2_q_b[25]_PORT_B_read_enable = VCC;
YC2_q_b[25]_PORT_B_read_enable_reg = DFFE(YC2_q_b[25]_PORT_B_read_enable, YC2_q_b[25]_clock_1, , , );
YC2_q_b[25]_clock_0 = CLOCK_50;
YC2_q_b[25]_clock_1 = CLOCK_50;
YC2_q_b[25]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[25]_PORT_B_data_out = MEMORY(YC2_q_b[25]_PORT_A_data_in_reg, , YC2_q_b[25]_PORT_A_address_reg, YC2_q_b[25]_PORT_B_address_reg, YC2_q_b[25]_PORT_A_write_enable_reg, , , YC2_q_b[25]_PORT_B_read_enable_reg, , , YC2_q_b[25]_clock_0, YC2_q_b[25]_clock_1, YC2_q_b[25]_clock_enable_0, , , , , );
YC2_q_b[25] = YC2_q_b[25]_PORT_B_data_out[0];


--YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[25]_PORT_A_data_in = SC1L833;
YC1_q_b[25]_PORT_A_data_in_reg = DFFE(YC1_q_b[25]_PORT_A_data_in, YC1_q_b[25]_clock_0, , , );
YC1_q_b[25]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[25]_PORT_A_address_reg = DFFE(YC1_q_b[25]_PORT_A_address, YC1_q_b[25]_clock_0, , , );
YC1_q_b[25]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[25]_PORT_B_address_reg = DFFE(YC1_q_b[25]_PORT_B_address, YC1_q_b[25]_clock_1, , , );
YC1_q_b[25]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[25]_PORT_A_write_enable_reg = DFFE(YC1_q_b[25]_PORT_A_write_enable, YC1_q_b[25]_clock_0, , , );
YC1_q_b[25]_PORT_B_read_enable = VCC;
YC1_q_b[25]_PORT_B_read_enable_reg = DFFE(YC1_q_b[25]_PORT_B_read_enable, YC1_q_b[25]_clock_1, , , );
YC1_q_b[25]_clock_0 = CLOCK_50;
YC1_q_b[25]_clock_1 = CLOCK_50;
YC1_q_b[25]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[25]_PORT_B_data_out = MEMORY(YC1_q_b[25]_PORT_A_data_in_reg, , YC1_q_b[25]_PORT_A_address_reg, YC1_q_b[25]_PORT_B_address_reg, YC1_q_b[25]_PORT_A_write_enable_reg, , , YC1_q_b[25]_PORT_B_read_enable_reg, , , YC1_q_b[25]_clock_0, YC1_q_b[25]_clock_1, YC1_q_b[25]_clock_enable_0, , , , , );
YC1_q_b[25] = YC1_q_b[25]_PORT_B_data_out[0];


--YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[31]_PORT_A_data_in = SC1L839;
YC2_q_b[31]_PORT_A_data_in_reg = DFFE(YC2_q_b[31]_PORT_A_data_in, YC2_q_b[31]_clock_0, , , );
YC2_q_b[31]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[31]_PORT_A_address_reg = DFFE(YC2_q_b[31]_PORT_A_address, YC2_q_b[31]_clock_0, , , );
YC2_q_b[31]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[31]_PORT_B_address_reg = DFFE(YC2_q_b[31]_PORT_B_address, YC2_q_b[31]_clock_1, , , );
YC2_q_b[31]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[31]_PORT_A_write_enable_reg = DFFE(YC2_q_b[31]_PORT_A_write_enable, YC2_q_b[31]_clock_0, , , );
YC2_q_b[31]_PORT_B_read_enable = VCC;
YC2_q_b[31]_PORT_B_read_enable_reg = DFFE(YC2_q_b[31]_PORT_B_read_enable, YC2_q_b[31]_clock_1, , , );
YC2_q_b[31]_clock_0 = CLOCK_50;
YC2_q_b[31]_clock_1 = CLOCK_50;
YC2_q_b[31]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[31]_PORT_B_data_out = MEMORY(YC2_q_b[31]_PORT_A_data_in_reg, , YC2_q_b[31]_PORT_A_address_reg, YC2_q_b[31]_PORT_B_address_reg, YC2_q_b[31]_PORT_A_write_enable_reg, , , YC2_q_b[31]_PORT_B_read_enable_reg, , , YC2_q_b[31]_clock_0, YC2_q_b[31]_clock_1, YC2_q_b[31]_clock_enable_0, , , , , );
YC2_q_b[31] = YC2_q_b[31]_PORT_B_data_out[0];


--YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[31]_PORT_A_data_in = SC1L839;
YC1_q_b[31]_PORT_A_data_in_reg = DFFE(YC1_q_b[31]_PORT_A_data_in, YC1_q_b[31]_clock_0, , , );
YC1_q_b[31]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[31]_PORT_A_address_reg = DFFE(YC1_q_b[31]_PORT_A_address, YC1_q_b[31]_clock_0, , , );
YC1_q_b[31]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[31]_PORT_B_address_reg = DFFE(YC1_q_b[31]_PORT_B_address, YC1_q_b[31]_clock_1, , , );
YC1_q_b[31]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[31]_PORT_A_write_enable_reg = DFFE(YC1_q_b[31]_PORT_A_write_enable, YC1_q_b[31]_clock_0, , , );
YC1_q_b[31]_PORT_B_read_enable = VCC;
YC1_q_b[31]_PORT_B_read_enable_reg = DFFE(YC1_q_b[31]_PORT_B_read_enable, YC1_q_b[31]_clock_1, , , );
YC1_q_b[31]_clock_0 = CLOCK_50;
YC1_q_b[31]_clock_1 = CLOCK_50;
YC1_q_b[31]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[31]_PORT_B_data_out = MEMORY(YC1_q_b[31]_PORT_A_data_in_reg, , YC1_q_b[31]_PORT_A_address_reg, YC1_q_b[31]_PORT_B_address_reg, YC1_q_b[31]_PORT_A_write_enable_reg, , , YC1_q_b[31]_PORT_B_read_enable_reg, , , YC1_q_b[31]_clock_0, YC1_q_b[31]_clock_1, YC1_q_b[31]_clock_enable_0, , , , , );
YC1_q_b[31] = YC1_q_b[31]_PORT_B_data_out[0];


--SC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

SC1_E_shift_rot_result[31] = DFFEAS(SC1L461, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[31],  ,  , SC1_E_new_inst);


--SC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
SC1L139_adder_eqn = ( SC1_E_alu_sub ) + ( VCC ) + ( !VCC );
SC1L139 = CARRY(SC1L139_adder_eqn);


--VC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

VC1_readdata[22] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[22],  ,  , !VC1_address[8]);


--SC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

SC1_d_writedata[22] = DFFEAS(YC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[22],  ,  , SC1L530);


--VC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

VC1_readdata[23] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[23],  ,  , !VC1_address[8]);


--SC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

SC1_d_writedata[23] = DFFEAS(YC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[23],  ,  , SC1L530);


--VC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

VC1_readdata[24] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[24],  ,  , !VC1_address[8]);


--VC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

VC1_readdata[25] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[25],  ,  , !VC1_address[8]);


--VC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

VC1_readdata[26] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[26],  ,  , !VC1_address[8]);


--VC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

VC1_readdata[11] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[11],  ,  , !VC1_address[8]);


--SC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

SC1_d_writedata[11] = DFFEAS(YC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[11],  ,  , SC1L234);


--VC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

VC1_readdata[12] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[12],  ,  , !VC1_address[8]);


--SC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

SC1_d_writedata[12] = DFFEAS(YC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[12],  ,  , SC1L234);


--VC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

VC1_readdata[13] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[13],  ,  , !VC1_address[8]);


--SC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

SC1_d_writedata[13] = DFFEAS(YC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[13],  ,  , SC1L234);


--VC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

VC1_readdata[14] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[14],  ,  , !VC1_address[8]);


--SC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

SC1_d_writedata[14] = DFFEAS(YC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[14],  ,  , SC1L234);


--VC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

VC1_readdata[15] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[15],  ,  , !VC1_address[8]);


--SC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

SC1_d_writedata[15] = DFFEAS(YC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[15],  ,  , SC1L234);


--VC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

VC1_readdata[16] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[16],  ,  , !VC1_address[8]);


--SC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

SC1_d_writedata[16] = DFFEAS(YC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[16],  ,  , SC1L530);


--VC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

VC1_readdata[3] = DFFEAS(AD1L11, CLOCK_50,  ,  ,  , XD1_q_a[3],  ,  , !VC1_address[8]);


--VC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

VC1_readdata[4] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[4],  ,  , !VC1_address[8]);


--VC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

VC1_readdata[5] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[5],  ,  , !VC1_address[8]);


--VC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

VC1_readdata[8] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[8],  ,  , !VC1_address[8]);


--SC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

SC1_d_writedata[8] = DFFEAS(YC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[8],  ,  , SC1L234);


--YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[27]_PORT_A_data_in = VB2L51;
YD1_q_a[27]_PORT_A_data_in_reg = DFFE(YD1_q_a[27]_PORT_A_data_in, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[27]_PORT_A_address_reg = DFFE(YD1_q_a[27]_PORT_A_address, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_write_enable = !X1L1;
YD1_q_a[27]_PORT_A_write_enable_reg = DFFE(YD1_q_a[27]_PORT_A_write_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_read_enable = X1L1;
YD1_q_a[27]_PORT_A_read_enable_reg = DFFE(YD1_q_a[27]_PORT_A_read_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[27]_PORT_A_byte_mask, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_clock_0 = CLOCK_50;
YD1_q_a[27]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[27]_PORT_A_data_out = MEMORY(YD1_q_a[27]_PORT_A_data_in_reg, , YD1_q_a[27]_PORT_A_address_reg, , YD1_q_a[27]_PORT_A_write_enable_reg, YD1_q_a[27]_PORT_A_read_enable_reg, , , YD1_q_a[27]_PORT_A_byte_mask_reg, , YD1_q_a[27]_clock_0, , YD1_q_a[27]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[27]_PORT_A_data_out[0];


--YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[28]_PORT_A_data_in = VB2L52;
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = !X1L1;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = X1L1;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = CLOCK_50;
YD1_q_a[28]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[28]_PORT_A_data_out[0];


--YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[29]_PORT_A_data_in = VB2L53;
YD1_q_a[29]_PORT_A_data_in_reg = DFFE(YD1_q_a[29]_PORT_A_data_in, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[29]_PORT_A_address_reg = DFFE(YD1_q_a[29]_PORT_A_address, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_write_enable = !X1L1;
YD1_q_a[29]_PORT_A_write_enable_reg = DFFE(YD1_q_a[29]_PORT_A_write_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_read_enable = X1L1;
YD1_q_a[29]_PORT_A_read_enable_reg = DFFE(YD1_q_a[29]_PORT_A_read_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[29]_PORT_A_byte_mask, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_clock_0 = CLOCK_50;
YD1_q_a[29]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[29]_PORT_A_data_out = MEMORY(YD1_q_a[29]_PORT_A_data_in_reg, , YD1_q_a[29]_PORT_A_address_reg, , YD1_q_a[29]_PORT_A_write_enable_reg, YD1_q_a[29]_PORT_A_read_enable_reg, , , YD1_q_a[29]_PORT_A_byte_mask_reg, , YD1_q_a[29]_clock_0, , YD1_q_a[29]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[29]_PORT_A_data_out[0];


--YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[30]_PORT_A_data_in = VB2L54;
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = !X1L1;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = X1L1;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = CLOCK_50;
YD1_q_a[30]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[30]_PORT_A_data_out[0];


--YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[31]_PORT_A_data_in = VB2L55;
YD1_q_a[31]_PORT_A_data_in_reg = DFFE(YD1_q_a[31]_PORT_A_data_in, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[31]_PORT_A_address_reg = DFFE(YD1_q_a[31]_PORT_A_address, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_write_enable = !X1L1;
YD1_q_a[31]_PORT_A_write_enable_reg = DFFE(YD1_q_a[31]_PORT_A_write_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_read_enable = X1L1;
YD1_q_a[31]_PORT_A_read_enable_reg = DFFE(YD1_q_a[31]_PORT_A_read_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[31]_PORT_A_byte_mask, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_clock_0 = CLOCK_50;
YD1_q_a[31]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[31]_PORT_A_data_out = MEMORY(YD1_q_a[31]_PORT_A_data_in_reg, , YD1_q_a[31]_PORT_A_address_reg, , YD1_q_a[31]_PORT_A_write_enable_reg, YD1_q_a[31]_PORT_A_read_enable_reg, , , YD1_q_a[31]_PORT_A_byte_mask_reg, , YD1_q_a[31]_clock_0, , YD1_q_a[31]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[31]_PORT_A_data_out[0];


--VC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

VC1_readdata[10] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[10],  ,  , !VC1_address[8]);


--SC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

SC1_d_writedata[10] = DFFEAS(YC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[10],  ,  , SC1L234);


--VC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

VC1_readdata[9] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[9],  ,  , !VC1_address[8]);


--SC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

SC1_d_writedata[9] = DFFEAS(YC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[9],  ,  , SC1L234);


--SC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

SC1_E_shift_rot_result[19] = DFFEAS(SC1L449, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[19],  ,  , SC1_E_new_inst);


--VC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

VC1_readdata[20] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[20],  ,  , !VC1_address[8]);


--SC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

SC1_d_writedata[20] = DFFEAS(YC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[20],  ,  , SC1L530);


--YB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

YB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , T1_read_0);


--SC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

SC1_av_ld_byte3_data[0] = DFFEAS(GC1L36, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--VC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

VC1_readdata[6] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[6],  ,  , !VC1_address[8]);


--VC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

VC1_readdata[21] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[21],  ,  , !VC1_address[8]);


--SC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

SC1_d_writedata[21] = DFFEAS(YC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[21],  ,  , SC1L530);


--VC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

VC1_readdata[19] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[19],  ,  , !VC1_address[8]);


--SC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

SC1_d_writedata[19] = DFFEAS(YC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[19],  ,  , SC1L530);


--VC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

VC1_readdata[18] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[18],  ,  , !VC1_address[8]);


--SC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

SC1_d_writedata[18] = DFFEAS(YC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[18],  ,  , SC1L530);


--VC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

VC1_readdata[17] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[17],  ,  , !VC1_address[8]);


--SC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

SC1_d_writedata[17] = DFFEAS(YC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , YC2_q_b[17],  ,  , SC1L530);


--VC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

VC1_readdata[7] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[7],  ,  , !VC1_address[8]);


--PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

PD1_sr[17] = DFFEAS(PD1L65, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

LD1_MonAReg[10] = DFFEAS(LD1L3, CLOCK_50,  ,  , ND1L49, ND1_jdo[17],  ,  , ND1_take_action_ocimem_a);


--LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
LD1L19_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L19 = SUM(LD1L19_adder_eqn);

--LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
LD1L20_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L20 = CARRY(LD1L20_adder_eqn);


--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[1]_PORT_A_data_in = DB1_wdata[1];
NB2_q_b[1]_PORT_A_data_in_reg = DFFE(NB2_q_b[1]_PORT_A_data_in, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[1]_PORT_A_address_reg = DFFE(NB2_q_b[1]_PORT_A_address, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[1]_PORT_B_address_reg = DFFE(NB2_q_b[1]_PORT_B_address, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[1]_PORT_A_write_enable_reg = DFFE(NB2_q_b[1]_PORT_A_write_enable, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_read_enable = VCC;
NB2_q_b[1]_PORT_B_read_enable_reg = DFFE(NB2_q_b[1]_PORT_B_read_enable, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_clock_0 = CLOCK_50;
NB2_q_b[1]_clock_1 = CLOCK_50;
NB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[1]_clock_enable_1 = T1L72;
NB2_q_b[1]_PORT_B_data_out = MEMORY(NB2_q_b[1]_PORT_A_data_in_reg, , NB2_q_b[1]_PORT_A_address_reg, NB2_q_b[1]_PORT_B_address_reg, NB2_q_b[1]_PORT_A_write_enable_reg, , , NB2_q_b[1]_PORT_B_read_enable_reg, , , NB2_q_b[1]_clock_0, NB2_q_b[1]_clock_1, NB2_q_b[1]_clock_enable_0, NB2_q_b[1]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[1]_PORT_B_data_out[0];


--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[2]_PORT_A_data_in = DB1_wdata[2];
NB2_q_b[2]_PORT_A_data_in_reg = DFFE(NB2_q_b[2]_PORT_A_data_in, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[2]_PORT_A_address_reg = DFFE(NB2_q_b[2]_PORT_A_address, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[2]_PORT_B_address_reg = DFFE(NB2_q_b[2]_PORT_B_address, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[2]_PORT_A_write_enable_reg = DFFE(NB2_q_b[2]_PORT_A_write_enable, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_read_enable = VCC;
NB2_q_b[2]_PORT_B_read_enable_reg = DFFE(NB2_q_b[2]_PORT_B_read_enable, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_clock_0 = CLOCK_50;
NB2_q_b[2]_clock_1 = CLOCK_50;
NB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[2]_clock_enable_1 = T1L72;
NB2_q_b[2]_PORT_B_data_out = MEMORY(NB2_q_b[2]_PORT_A_data_in_reg, , NB2_q_b[2]_PORT_A_address_reg, NB2_q_b[2]_PORT_B_address_reg, NB2_q_b[2]_PORT_A_write_enable_reg, , , NB2_q_b[2]_PORT_B_read_enable_reg, , , NB2_q_b[2]_clock_0, NB2_q_b[2]_clock_1, NB2_q_b[2]_clock_enable_0, NB2_q_b[2]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[2]_PORT_B_data_out[0];


--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[3]_PORT_A_data_in = DB1_wdata[3];
NB2_q_b[3]_PORT_A_data_in_reg = DFFE(NB2_q_b[3]_PORT_A_data_in, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[3]_PORT_A_address_reg = DFFE(NB2_q_b[3]_PORT_A_address, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[3]_PORT_B_address_reg = DFFE(NB2_q_b[3]_PORT_B_address, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[3]_PORT_A_write_enable_reg = DFFE(NB2_q_b[3]_PORT_A_write_enable, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_read_enable = VCC;
NB2_q_b[3]_PORT_B_read_enable_reg = DFFE(NB2_q_b[3]_PORT_B_read_enable, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_clock_0 = CLOCK_50;
NB2_q_b[3]_clock_1 = CLOCK_50;
NB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[3]_clock_enable_1 = T1L72;
NB2_q_b[3]_PORT_B_data_out = MEMORY(NB2_q_b[3]_PORT_A_data_in_reg, , NB2_q_b[3]_PORT_A_address_reg, NB2_q_b[3]_PORT_B_address_reg, NB2_q_b[3]_PORT_A_write_enable_reg, , , NB2_q_b[3]_PORT_B_read_enable_reg, , , NB2_q_b[3]_clock_0, NB2_q_b[3]_clock_1, NB2_q_b[3]_clock_enable_0, NB2_q_b[3]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[3]_PORT_B_data_out[0];


--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[4]_PORT_A_data_in = DB1_wdata[4];
NB2_q_b[4]_PORT_A_data_in_reg = DFFE(NB2_q_b[4]_PORT_A_data_in, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[4]_PORT_A_address_reg = DFFE(NB2_q_b[4]_PORT_A_address, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[4]_PORT_B_address_reg = DFFE(NB2_q_b[4]_PORT_B_address, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[4]_PORT_A_write_enable_reg = DFFE(NB2_q_b[4]_PORT_A_write_enable, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_read_enable = VCC;
NB2_q_b[4]_PORT_B_read_enable_reg = DFFE(NB2_q_b[4]_PORT_B_read_enable, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_clock_0 = CLOCK_50;
NB2_q_b[4]_clock_1 = CLOCK_50;
NB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[4]_clock_enable_1 = T1L72;
NB2_q_b[4]_PORT_B_data_out = MEMORY(NB2_q_b[4]_PORT_A_data_in_reg, , NB2_q_b[4]_PORT_A_address_reg, NB2_q_b[4]_PORT_B_address_reg, NB2_q_b[4]_PORT_A_write_enable_reg, , , NB2_q_b[4]_PORT_B_read_enable_reg, , , NB2_q_b[4]_clock_0, NB2_q_b[4]_clock_1, NB2_q_b[4]_clock_enable_0, NB2_q_b[4]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[4]_PORT_B_data_out[0];


--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[5]_PORT_A_data_in = DB1_wdata[5];
NB2_q_b[5]_PORT_A_data_in_reg = DFFE(NB2_q_b[5]_PORT_A_data_in, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[5]_PORT_A_address_reg = DFFE(NB2_q_b[5]_PORT_A_address, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[5]_PORT_B_address_reg = DFFE(NB2_q_b[5]_PORT_B_address, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[5]_PORT_A_write_enable_reg = DFFE(NB2_q_b[5]_PORT_A_write_enable, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_read_enable = VCC;
NB2_q_b[5]_PORT_B_read_enable_reg = DFFE(NB2_q_b[5]_PORT_B_read_enable, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_clock_0 = CLOCK_50;
NB2_q_b[5]_clock_1 = CLOCK_50;
NB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[5]_clock_enable_1 = T1L72;
NB2_q_b[5]_PORT_B_data_out = MEMORY(NB2_q_b[5]_PORT_A_data_in_reg, , NB2_q_b[5]_PORT_A_address_reg, NB2_q_b[5]_PORT_B_address_reg, NB2_q_b[5]_PORT_A_write_enable_reg, , , NB2_q_b[5]_PORT_B_read_enable_reg, , , NB2_q_b[5]_clock_0, NB2_q_b[5]_clock_1, NB2_q_b[5]_clock_enable_0, NB2_q_b[5]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[5]_PORT_B_data_out[0];


--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[6]_PORT_A_data_in = DB1_wdata[6];
NB2_q_b[6]_PORT_A_data_in_reg = DFFE(NB2_q_b[6]_PORT_A_data_in, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[6]_PORT_A_address_reg = DFFE(NB2_q_b[6]_PORT_A_address, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[6]_PORT_B_address_reg = DFFE(NB2_q_b[6]_PORT_B_address, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[6]_PORT_A_write_enable_reg = DFFE(NB2_q_b[6]_PORT_A_write_enable, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_read_enable = VCC;
NB2_q_b[6]_PORT_B_read_enable_reg = DFFE(NB2_q_b[6]_PORT_B_read_enable, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_clock_0 = CLOCK_50;
NB2_q_b[6]_clock_1 = CLOCK_50;
NB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[6]_clock_enable_1 = T1L72;
NB2_q_b[6]_PORT_B_data_out = MEMORY(NB2_q_b[6]_PORT_A_data_in_reg, , NB2_q_b[6]_PORT_A_address_reg, NB2_q_b[6]_PORT_B_address_reg, NB2_q_b[6]_PORT_A_write_enable_reg, , , NB2_q_b[6]_PORT_B_read_enable_reg, , , NB2_q_b[6]_clock_0, NB2_q_b[6]_clock_1, NB2_q_b[6]_clock_enable_0, NB2_q_b[6]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[6]_PORT_B_data_out[0];


--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[7]_PORT_A_data_in = DB1_wdata[7];
NB2_q_b[7]_PORT_A_data_in_reg = DFFE(NB2_q_b[7]_PORT_A_data_in, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[7]_PORT_A_address_reg = DFFE(NB2_q_b[7]_PORT_A_address, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[7]_PORT_B_address_reg = DFFE(NB2_q_b[7]_PORT_B_address, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[7]_PORT_A_write_enable_reg = DFFE(NB2_q_b[7]_PORT_A_write_enable, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_read_enable = VCC;
NB2_q_b[7]_PORT_B_read_enable_reg = DFFE(NB2_q_b[7]_PORT_B_read_enable, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_clock_0 = CLOCK_50;
NB2_q_b[7]_clock_1 = CLOCK_50;
NB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[7]_clock_enable_1 = T1L72;
NB2_q_b[7]_PORT_B_data_out = MEMORY(NB2_q_b[7]_PORT_A_data_in_reg, , NB2_q_b[7]_PORT_A_address_reg, NB2_q_b[7]_PORT_B_address_reg, NB2_q_b[7]_PORT_A_write_enable_reg, , , NB2_q_b[7]_PORT_B_read_enable_reg, , , NB2_q_b[7]_clock_0, NB2_q_b[7]_clock_1, NB2_q_b[7]_clock_enable_0, NB2_q_b[7]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[7]_PORT_B_data_out[0];


--cntr[21] is cntr[21]
--register power-up is low

cntr[21] = DFFEAS(A1L14, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--NB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[0]_PORT_A_data_in = SC1_d_writedata[0];
NB1_q_b[0]_PORT_A_data_in_reg = DFFE(NB1_q_b[0]_PORT_A_data_in, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[0]_PORT_A_address_reg = DFFE(NB1_q_b[0]_PORT_A_address, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[0]_PORT_B_address_reg = DFFE(NB1_q_b[0]_PORT_B_address, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[0]_PORT_A_write_enable_reg = DFFE(NB1_q_b[0]_PORT_A_write_enable, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_read_enable = VCC;
NB1_q_b[0]_PORT_B_read_enable_reg = DFFE(NB1_q_b[0]_PORT_B_read_enable, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_clock_0 = CLOCK_50;
NB1_q_b[0]_clock_1 = CLOCK_50;
NB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[0]_clock_enable_1 = T1L82;
NB1_q_b[0]_PORT_B_data_out = MEMORY(NB1_q_b[0]_PORT_A_data_in_reg, , NB1_q_b[0]_PORT_A_address_reg, NB1_q_b[0]_PORT_B_address_reg, NB1_q_b[0]_PORT_A_write_enable_reg, , , NB1_q_b[0]_PORT_B_read_enable_reg, , , NB1_q_b[0]_clock_0, NB1_q_b[0]_clock_1, NB1_q_b[0]_clock_enable_0, NB1_q_b[0]_clock_enable_1, , , , );
NB1_q_b[0] = NB1_q_b[0]_PORT_B_data_out[0];


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L144, DB1_count[5], !A1L136, !A1L142, DB1L57);


--PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

PD1_sr[25] = DFFEAS(PD1L66, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

PD1_sr[5] = DFFEAS(PD1L67, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

BD1_break_readreg[3] = DFFEAS(ND1_jdo[3], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

LD1_MonDReg[3] = DFFEAS(ND1_jdo[6], CLOCK_50,  ,  , LD1L50, XD1_q_a[3],  , LD1L77, !ND1_take_action_ocimem_b);


--XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[2]_PORT_A_data_in = LD1L131;
XD1_q_a[2]_PORT_A_data_in_reg = DFFE(XD1_q_a[2]_PORT_A_data_in, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[2]_PORT_A_address_reg = DFFE(XD1_q_a[2]_PORT_A_address, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_write_enable = LD1L161;
XD1_q_a[2]_PORT_A_write_enable_reg = DFFE(XD1_q_a[2]_PORT_A_write_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_read_enable = !LD1L161;
XD1_q_a[2]_PORT_A_read_enable_reg = DFFE(XD1_q_a[2]_PORT_A_read_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_byte_mask = LD1L124;
XD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[2]_PORT_A_byte_mask, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_clock_0 = CLOCK_50;
XD1_q_a[2]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[2]_PORT_A_data_out = MEMORY(XD1_q_a[2]_PORT_A_data_in_reg, , XD1_q_a[2]_PORT_A_address_reg, , XD1_q_a[2]_PORT_A_write_enable_reg, XD1_q_a[2]_PORT_A_read_enable_reg, , , XD1_q_a[2]_PORT_A_byte_mask_reg, , XD1_q_a[2]_clock_0, , XD1_q_a[2]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[2]_PORT_A_data_out[0];


--LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
LD1L23_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L12 );
LD1L23 = SUM(LD1L23_adder_eqn);

--LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
LD1L24_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L12 );
LD1L24 = CARRY(LD1L24_adder_eqn);


--LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
LD1L27_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L27 = SUM(LD1L27_adder_eqn);

--LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
LD1L28_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L28 = CARRY(LD1L28_adder_eqn);


--LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
LD1L31_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L31 = SUM(LD1L31_adder_eqn);

--LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
LD1L32_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L32 = CARRY(LD1L32_adder_eqn);


--LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
LD1L35_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L35 = SUM(LD1L35_adder_eqn);

--LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
LD1L36_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L36 = CARRY(LD1L36_adder_eqn);


--PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

PD1_sr[26] = DFFEAS(PD1L68, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

PD1_sr[28] = DFFEAS(PD1L69, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

PD1_sr[27] = DFFEAS(PD1L70, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--SC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
SC1L142_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1_E_src1[30] ) + ( SC1L147 );
SC1L142 = SUM(SC1L142_adder_eqn);

--SC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
SC1L143_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1_E_src1[30] ) + ( SC1L147 );
SC1L143 = CARRY(SC1L143_adder_eqn);


--SC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

SC1_W_alu_result[17] = DFFEAS(SC1L325, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

SC1_W_alu_result[23] = DFFEAS(SC1L331, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

SC1_W_alu_result[22] = DFFEAS(SC1L330, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

SC1_W_alu_result[21] = DFFEAS(SC1L329, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

SC1_W_alu_result[20] = DFFEAS(SC1L328, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

SC1_W_alu_result[19] = DFFEAS(SC1L327, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

SC1_W_alu_result[18] = DFFEAS(SC1L326, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

SC1_av_ld_byte3_data[2] = DFFEAS(GC1L37, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

SC1_W_alu_result[26] = DFFEAS(SC1L334, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

SC1_W_alu_result[24] = DFFEAS(SC1L332, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

SC1_av_ld_byte3_data[4] = DFFEAS(GC1L38, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

SC1_W_alu_result[28] = DFFEAS(SC1L336, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

SC1_av_ld_byte3_data[3] = DFFEAS(GC1L39, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

SC1_W_alu_result[27] = DFFEAS(SC1L335, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

SC1_av_ld_byte3_data[6] = DFFEAS(GC1L40, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

SC1_W_alu_result[30] = DFFEAS(SC1L338, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

SC1_av_ld_byte3_data[5] = DFFEAS(GC1L41, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

SC1_W_alu_result[29] = DFFEAS(SC1L337, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

SC1_av_ld_byte3_data[1] = DFFEAS(GC1L42, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

SC1_W_alu_result[25] = DFFEAS(SC1L333, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--SC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

SC1_av_ld_byte3_data[7] = DFFEAS(GC1L43, CLOCK_50, !Z1_r_sync_rst,  , !SC1L963, SC1L847,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

SC1_W_alu_result[31] = DFFEAS(SC1L339, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , SC1L340,  );


--CB1_internal_counter[25] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[25]
--register power-up is low

CB1_internal_counter[25] = DFFEAS(CB1L2, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[9],  ,  , CB1L140);


--CB1_internal_counter[13] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[13]
--register power-up is low

CB1_internal_counter[13] = DFFEAS(CB1L6, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_l_register[13],  ,  , CB1L140);


--CB1_internal_counter[7] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[7]
--register power-up is low

CB1_internal_counter[7] = DFFEAS(CB1L10, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_l_register[7],  ,  , CB1L140);


--CB1_internal_counter[30] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[30]
--register power-up is low

CB1_internal_counter[30] = DFFEAS(CB1L14, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[14],  ,  , CB1L140);


--CB1_internal_counter[29] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[29]
--register power-up is low

CB1_internal_counter[29] = DFFEAS(CB1L18, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[13],  ,  , CB1L140);


--CB1_internal_counter[28] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[28]
--register power-up is low

CB1_internal_counter[28] = DFFEAS(CB1L22, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[12],  ,  , CB1L140);


--CB1_internal_counter[27] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[27]
--register power-up is low

CB1_internal_counter[27] = DFFEAS(CB1L26, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[11],  ,  , CB1L140);


--CB1_internal_counter[26] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[26]
--register power-up is low

CB1_internal_counter[26] = DFFEAS(CB1L30, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[10],  ,  , CB1L140);


--CB1_internal_counter[23] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[23]
--register power-up is low

CB1_internal_counter[23] = DFFEAS(CB1L34, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[7],  ,  , CB1L140);


--CB1_internal_counter[10] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[10]
--register power-up is low

CB1_internal_counter[10] = DFFEAS(CB1L38, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_l_register[10],  ,  , CB1L140);


--CB1_internal_counter[24] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[24]
--register power-up is low

CB1_internal_counter[24] = DFFEAS(CB1L42, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[8],  ,  , CB1L140);


--CB1_internal_counter[6] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[6]
--register power-up is low

CB1_internal_counter[6] = DFFEAS(CB1L46, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_l_register[6],  ,  , CB1L140);


--CB1_internal_counter[12] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[12]
--register power-up is low

CB1_internal_counter[12] = DFFEAS(CB1L50, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_l_register[12],  ,  , CB1L140);


--CB1_internal_counter[31] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[31]
--register power-up is low

CB1_internal_counter[31] = DFFEAS(CB1L54, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[15],  ,  , CB1L140);


--CB1_internal_counter[15] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[15]
--register power-up is low

CB1_internal_counter[15] = DFFEAS(CB1L62, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_l_register[15],  ,  , CB1L140);


--CB1_internal_counter[16] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[16]
--register power-up is low

CB1_internal_counter[16] = DFFEAS(CB1L66, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[0],  ,  , CB1L140);


--CB1_internal_counter[17] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[17]
--register power-up is low

CB1_internal_counter[17] = DFFEAS(CB1L70, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[1],  ,  , CB1L140);


--CB1_internal_counter[20] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[20]
--register power-up is low

CB1_internal_counter[20] = DFFEAS(CB1L74, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[4],  ,  , CB1L140);


--CB1_internal_counter[21] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[21]
--register power-up is low

CB1_internal_counter[21] = DFFEAS(CB1L78, CLOCK_50, !Z1_r_sync_rst,  , CB1L141, CB1_period_h_register[5],  ,  , CB1L140);


--SC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

SC1_E_shift_rot_result[30] = DFFEAS(SC1L460, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[30],  ,  , SC1_E_new_inst);


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[22]_PORT_A_data_in = LD1L151;
XD1_q_a[22]_PORT_A_data_in_reg = DFFE(XD1_q_a[22]_PORT_A_data_in, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[22]_PORT_A_address_reg = DFFE(XD1_q_a[22]_PORT_A_address, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_write_enable = LD1L161;
XD1_q_a[22]_PORT_A_write_enable_reg = DFFE(XD1_q_a[22]_PORT_A_write_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_read_enable = !LD1L161;
XD1_q_a[22]_PORT_A_read_enable_reg = DFFE(XD1_q_a[22]_PORT_A_read_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_byte_mask = LD1L126;
XD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[22]_PORT_A_byte_mask, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_clock_0 = CLOCK_50;
XD1_q_a[22]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[22]_PORT_A_data_out = MEMORY(XD1_q_a[22]_PORT_A_data_in_reg, , XD1_q_a[22]_PORT_A_address_reg, , XD1_q_a[22]_PORT_A_write_enable_reg, XD1_q_a[22]_PORT_A_read_enable_reg, , , XD1_q_a[22]_PORT_A_byte_mask_reg, , XD1_q_a[22]_clock_0, , XD1_q_a[22]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[22]_PORT_A_data_out[0];


--PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

PD1_sr[21] = DFFEAS(PD1L71, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

PD1_sr[20] = DFFEAS(PD1L72, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[23]_PORT_A_data_in = LD1L152;
XD1_q_a[23]_PORT_A_data_in_reg = DFFE(XD1_q_a[23]_PORT_A_data_in, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[23]_PORT_A_address_reg = DFFE(XD1_q_a[23]_PORT_A_address, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_write_enable = LD1L161;
XD1_q_a[23]_PORT_A_write_enable_reg = DFFE(XD1_q_a[23]_PORT_A_write_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_read_enable = !LD1L161;
XD1_q_a[23]_PORT_A_read_enable_reg = DFFE(XD1_q_a[23]_PORT_A_read_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_byte_mask = LD1L126;
XD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[23]_PORT_A_byte_mask, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_clock_0 = CLOCK_50;
XD1_q_a[23]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[23]_PORT_A_data_out = MEMORY(XD1_q_a[23]_PORT_A_data_in_reg, , XD1_q_a[23]_PORT_A_address_reg, , XD1_q_a[23]_PORT_A_write_enable_reg, XD1_q_a[23]_PORT_A_read_enable_reg, , , XD1_q_a[23]_PORT_A_byte_mask_reg, , XD1_q_a[23]_clock_0, , XD1_q_a[23]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[23]_PORT_A_data_out[0];


--XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[24]_PORT_A_data_in = LD1L153;
XD1_q_a[24]_PORT_A_data_in_reg = DFFE(XD1_q_a[24]_PORT_A_data_in, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[24]_PORT_A_address_reg = DFFE(XD1_q_a[24]_PORT_A_address, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_write_enable = LD1L161;
XD1_q_a[24]_PORT_A_write_enable_reg = DFFE(XD1_q_a[24]_PORT_A_write_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_read_enable = !LD1L161;
XD1_q_a[24]_PORT_A_read_enable_reg = DFFE(XD1_q_a[24]_PORT_A_read_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_byte_mask = LD1L127;
XD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[24]_PORT_A_byte_mask, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_clock_0 = CLOCK_50;
XD1_q_a[24]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[24]_PORT_A_data_out = MEMORY(XD1_q_a[24]_PORT_A_data_in_reg, , XD1_q_a[24]_PORT_A_address_reg, , XD1_q_a[24]_PORT_A_write_enable_reg, XD1_q_a[24]_PORT_A_read_enable_reg, , , XD1_q_a[24]_PORT_A_byte_mask_reg, , XD1_q_a[24]_clock_0, , XD1_q_a[24]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[24]_PORT_A_data_out[0];


--XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[25]_PORT_A_data_in = LD1L154;
XD1_q_a[25]_PORT_A_data_in_reg = DFFE(XD1_q_a[25]_PORT_A_data_in, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[25]_PORT_A_address_reg = DFFE(XD1_q_a[25]_PORT_A_address, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_write_enable = LD1L161;
XD1_q_a[25]_PORT_A_write_enable_reg = DFFE(XD1_q_a[25]_PORT_A_write_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_read_enable = !LD1L161;
XD1_q_a[25]_PORT_A_read_enable_reg = DFFE(XD1_q_a[25]_PORT_A_read_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_byte_mask = LD1L127;
XD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[25]_PORT_A_byte_mask, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_clock_0 = CLOCK_50;
XD1_q_a[25]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[25]_PORT_A_data_out = MEMORY(XD1_q_a[25]_PORT_A_data_in_reg, , XD1_q_a[25]_PORT_A_address_reg, , XD1_q_a[25]_PORT_A_write_enable_reg, XD1_q_a[25]_PORT_A_read_enable_reg, , , XD1_q_a[25]_PORT_A_byte_mask_reg, , XD1_q_a[25]_clock_0, , XD1_q_a[25]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[25]_PORT_A_data_out[0];


--XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[26]_PORT_A_data_in = LD1L155;
XD1_q_a[26]_PORT_A_data_in_reg = DFFE(XD1_q_a[26]_PORT_A_data_in, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[26]_PORT_A_address_reg = DFFE(XD1_q_a[26]_PORT_A_address, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_write_enable = LD1L161;
XD1_q_a[26]_PORT_A_write_enable_reg = DFFE(XD1_q_a[26]_PORT_A_write_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_read_enable = !LD1L161;
XD1_q_a[26]_PORT_A_read_enable_reg = DFFE(XD1_q_a[26]_PORT_A_read_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_byte_mask = LD1L127;
XD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[26]_PORT_A_byte_mask, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_clock_0 = CLOCK_50;
XD1_q_a[26]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[26]_PORT_A_data_out = MEMORY(XD1_q_a[26]_PORT_A_data_in_reg, , XD1_q_a[26]_PORT_A_address_reg, , XD1_q_a[26]_PORT_A_write_enable_reg, XD1_q_a[26]_PORT_A_read_enable_reg, , , XD1_q_a[26]_PORT_A_byte_mask_reg, , XD1_q_a[26]_clock_0, , XD1_q_a[26]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[26]_PORT_A_data_out[0];


--XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[11]_PORT_A_data_in = LD1L140;
XD1_q_a[11]_PORT_A_data_in_reg = DFFE(XD1_q_a[11]_PORT_A_data_in, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[11]_PORT_A_address_reg = DFFE(XD1_q_a[11]_PORT_A_address, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_write_enable = LD1L161;
XD1_q_a[11]_PORT_A_write_enable_reg = DFFE(XD1_q_a[11]_PORT_A_write_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_read_enable = !LD1L161;
XD1_q_a[11]_PORT_A_read_enable_reg = DFFE(XD1_q_a[11]_PORT_A_read_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_byte_mask = LD1L125;
XD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[11]_PORT_A_byte_mask, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_clock_0 = CLOCK_50;
XD1_q_a[11]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[11]_PORT_A_data_out = MEMORY(XD1_q_a[11]_PORT_A_data_in_reg, , XD1_q_a[11]_PORT_A_address_reg, , XD1_q_a[11]_PORT_A_write_enable_reg, XD1_q_a[11]_PORT_A_read_enable_reg, , , XD1_q_a[11]_PORT_A_byte_mask_reg, , XD1_q_a[11]_clock_0, , XD1_q_a[11]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[11]_PORT_A_data_out[0];


--XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[12]_PORT_A_data_in = LD1L141;
XD1_q_a[12]_PORT_A_data_in_reg = DFFE(XD1_q_a[12]_PORT_A_data_in, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[12]_PORT_A_address_reg = DFFE(XD1_q_a[12]_PORT_A_address, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_write_enable = LD1L161;
XD1_q_a[12]_PORT_A_write_enable_reg = DFFE(XD1_q_a[12]_PORT_A_write_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_read_enable = !LD1L161;
XD1_q_a[12]_PORT_A_read_enable_reg = DFFE(XD1_q_a[12]_PORT_A_read_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_byte_mask = LD1L125;
XD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[12]_PORT_A_byte_mask, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_clock_0 = CLOCK_50;
XD1_q_a[12]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[12]_PORT_A_data_out = MEMORY(XD1_q_a[12]_PORT_A_data_in_reg, , XD1_q_a[12]_PORT_A_address_reg, , XD1_q_a[12]_PORT_A_write_enable_reg, XD1_q_a[12]_PORT_A_read_enable_reg, , , XD1_q_a[12]_PORT_A_byte_mask_reg, , XD1_q_a[12]_clock_0, , XD1_q_a[12]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[12]_PORT_A_data_out[0];


--XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[13]_PORT_A_data_in = LD1L142;
XD1_q_a[13]_PORT_A_data_in_reg = DFFE(XD1_q_a[13]_PORT_A_data_in, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[13]_PORT_A_address_reg = DFFE(XD1_q_a[13]_PORT_A_address, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_write_enable = LD1L161;
XD1_q_a[13]_PORT_A_write_enable_reg = DFFE(XD1_q_a[13]_PORT_A_write_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_read_enable = !LD1L161;
XD1_q_a[13]_PORT_A_read_enable_reg = DFFE(XD1_q_a[13]_PORT_A_read_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_byte_mask = LD1L125;
XD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[13]_PORT_A_byte_mask, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_clock_0 = CLOCK_50;
XD1_q_a[13]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[13]_PORT_A_data_out = MEMORY(XD1_q_a[13]_PORT_A_data_in_reg, , XD1_q_a[13]_PORT_A_address_reg, , XD1_q_a[13]_PORT_A_write_enable_reg, XD1_q_a[13]_PORT_A_read_enable_reg, , , XD1_q_a[13]_PORT_A_byte_mask_reg, , XD1_q_a[13]_clock_0, , XD1_q_a[13]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[13]_PORT_A_data_out[0];


--XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[14]_PORT_A_data_in = LD1L143;
XD1_q_a[14]_PORT_A_data_in_reg = DFFE(XD1_q_a[14]_PORT_A_data_in, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[14]_PORT_A_address_reg = DFFE(XD1_q_a[14]_PORT_A_address, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_write_enable = LD1L161;
XD1_q_a[14]_PORT_A_write_enable_reg = DFFE(XD1_q_a[14]_PORT_A_write_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_read_enable = !LD1L161;
XD1_q_a[14]_PORT_A_read_enable_reg = DFFE(XD1_q_a[14]_PORT_A_read_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_byte_mask = LD1L125;
XD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[14]_PORT_A_byte_mask, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_clock_0 = CLOCK_50;
XD1_q_a[14]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[14]_PORT_A_data_out = MEMORY(XD1_q_a[14]_PORT_A_data_in_reg, , XD1_q_a[14]_PORT_A_address_reg, , XD1_q_a[14]_PORT_A_write_enable_reg, XD1_q_a[14]_PORT_A_read_enable_reg, , , XD1_q_a[14]_PORT_A_byte_mask_reg, , XD1_q_a[14]_clock_0, , XD1_q_a[14]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[14]_PORT_A_data_out[0];


--XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[15]_PORT_A_data_in = LD1L144;
XD1_q_a[15]_PORT_A_data_in_reg = DFFE(XD1_q_a[15]_PORT_A_data_in, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[15]_PORT_A_address_reg = DFFE(XD1_q_a[15]_PORT_A_address, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_write_enable = LD1L161;
XD1_q_a[15]_PORT_A_write_enable_reg = DFFE(XD1_q_a[15]_PORT_A_write_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_read_enable = !LD1L161;
XD1_q_a[15]_PORT_A_read_enable_reg = DFFE(XD1_q_a[15]_PORT_A_read_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_byte_mask = LD1L125;
XD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[15]_PORT_A_byte_mask, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_clock_0 = CLOCK_50;
XD1_q_a[15]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[15]_PORT_A_data_out = MEMORY(XD1_q_a[15]_PORT_A_data_in_reg, , XD1_q_a[15]_PORT_A_address_reg, , XD1_q_a[15]_PORT_A_write_enable_reg, XD1_q_a[15]_PORT_A_read_enable_reg, , , XD1_q_a[15]_PORT_A_byte_mask_reg, , XD1_q_a[15]_clock_0, , XD1_q_a[15]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[15]_PORT_A_data_out[0];


--XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[16]_PORT_A_data_in = LD1L145;
XD1_q_a[16]_PORT_A_data_in_reg = DFFE(XD1_q_a[16]_PORT_A_data_in, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[16]_PORT_A_address_reg = DFFE(XD1_q_a[16]_PORT_A_address, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_write_enable = LD1L161;
XD1_q_a[16]_PORT_A_write_enable_reg = DFFE(XD1_q_a[16]_PORT_A_write_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_read_enable = !LD1L161;
XD1_q_a[16]_PORT_A_read_enable_reg = DFFE(XD1_q_a[16]_PORT_A_read_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_byte_mask = LD1L126;
XD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[16]_PORT_A_byte_mask, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_clock_0 = CLOCK_50;
XD1_q_a[16]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[16]_PORT_A_data_out = MEMORY(XD1_q_a[16]_PORT_A_data_in_reg, , XD1_q_a[16]_PORT_A_address_reg, , XD1_q_a[16]_PORT_A_write_enable_reg, XD1_q_a[16]_PORT_A_read_enable_reg, , , XD1_q_a[16]_PORT_A_byte_mask_reg, , XD1_q_a[16]_clock_0, , XD1_q_a[16]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[16]_PORT_A_data_out[0];


--XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[3]_PORT_A_data_in = LD1L132;
XD1_q_a[3]_PORT_A_data_in_reg = DFFE(XD1_q_a[3]_PORT_A_data_in, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[3]_PORT_A_address_reg = DFFE(XD1_q_a[3]_PORT_A_address, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_write_enable = LD1L161;
XD1_q_a[3]_PORT_A_write_enable_reg = DFFE(XD1_q_a[3]_PORT_A_write_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_read_enable = !LD1L161;
XD1_q_a[3]_PORT_A_read_enable_reg = DFFE(XD1_q_a[3]_PORT_A_read_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_byte_mask = LD1L124;
XD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[3]_PORT_A_byte_mask, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_clock_0 = CLOCK_50;
XD1_q_a[3]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[3]_PORT_A_data_out = MEMORY(XD1_q_a[3]_PORT_A_data_in_reg, , XD1_q_a[3]_PORT_A_address_reg, , XD1_q_a[3]_PORT_A_write_enable_reg, XD1_q_a[3]_PORT_A_read_enable_reg, , , XD1_q_a[3]_PORT_A_byte_mask_reg, , XD1_q_a[3]_clock_0, , XD1_q_a[3]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[3]_PORT_A_data_out[0];


--XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[4]_PORT_A_data_in = LD1L133;
XD1_q_a[4]_PORT_A_data_in_reg = DFFE(XD1_q_a[4]_PORT_A_data_in, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[4]_PORT_A_address_reg = DFFE(XD1_q_a[4]_PORT_A_address, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_write_enable = LD1L161;
XD1_q_a[4]_PORT_A_write_enable_reg = DFFE(XD1_q_a[4]_PORT_A_write_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_read_enable = !LD1L161;
XD1_q_a[4]_PORT_A_read_enable_reg = DFFE(XD1_q_a[4]_PORT_A_read_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_byte_mask = LD1L124;
XD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[4]_PORT_A_byte_mask, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_clock_0 = CLOCK_50;
XD1_q_a[4]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[4]_PORT_A_data_out = MEMORY(XD1_q_a[4]_PORT_A_data_in_reg, , XD1_q_a[4]_PORT_A_address_reg, , XD1_q_a[4]_PORT_A_write_enable_reg, XD1_q_a[4]_PORT_A_read_enable_reg, , , XD1_q_a[4]_PORT_A_byte_mask_reg, , XD1_q_a[4]_clock_0, , XD1_q_a[4]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[4]_PORT_A_data_out[0];


--XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[5]_PORT_A_data_in = LD1L134;
XD1_q_a[5]_PORT_A_data_in_reg = DFFE(XD1_q_a[5]_PORT_A_data_in, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[5]_PORT_A_address_reg = DFFE(XD1_q_a[5]_PORT_A_address, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_write_enable = LD1L161;
XD1_q_a[5]_PORT_A_write_enable_reg = DFFE(XD1_q_a[5]_PORT_A_write_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_read_enable = !LD1L161;
XD1_q_a[5]_PORT_A_read_enable_reg = DFFE(XD1_q_a[5]_PORT_A_read_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_byte_mask = LD1L124;
XD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[5]_PORT_A_byte_mask, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_clock_0 = CLOCK_50;
XD1_q_a[5]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[5]_PORT_A_data_out = MEMORY(XD1_q_a[5]_PORT_A_data_in_reg, , XD1_q_a[5]_PORT_A_address_reg, , XD1_q_a[5]_PORT_A_write_enable_reg, XD1_q_a[5]_PORT_A_read_enable_reg, , , XD1_q_a[5]_PORT_A_byte_mask_reg, , XD1_q_a[5]_clock_0, , XD1_q_a[5]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[5]_PORT_A_data_out[0];


--XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = LD1L137;
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L161;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L161;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = LD1L125;
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = CLOCK_50;
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];


--VC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

VC1_readdata[27] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[27],  ,  , !VC1_address[8]);


--VC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

VC1_readdata[28] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[28],  ,  , !VC1_address[8]);


--VC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

VC1_readdata[29] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[29],  ,  , !VC1_address[8]);


--VC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

VC1_readdata[30] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[30],  ,  , !VC1_address[8]);


--VC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

VC1_readdata[31] = DFFEAS(AD1L12, CLOCK_50,  ,  ,  , XD1_q_a[31],  ,  , !VC1_address[8]);


--XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[10]_PORT_A_data_in = LD1L139;
XD1_q_a[10]_PORT_A_data_in_reg = DFFE(XD1_q_a[10]_PORT_A_data_in, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[10]_PORT_A_address_reg = DFFE(XD1_q_a[10]_PORT_A_address, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_write_enable = LD1L161;
XD1_q_a[10]_PORT_A_write_enable_reg = DFFE(XD1_q_a[10]_PORT_A_write_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_read_enable = !LD1L161;
XD1_q_a[10]_PORT_A_read_enable_reg = DFFE(XD1_q_a[10]_PORT_A_read_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_byte_mask = LD1L125;
XD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[10]_PORT_A_byte_mask, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_clock_0 = CLOCK_50;
XD1_q_a[10]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[10]_PORT_A_data_out = MEMORY(XD1_q_a[10]_PORT_A_data_in_reg, , XD1_q_a[10]_PORT_A_address_reg, , XD1_q_a[10]_PORT_A_write_enable_reg, XD1_q_a[10]_PORT_A_read_enable_reg, , , XD1_q_a[10]_PORT_A_byte_mask_reg, , XD1_q_a[10]_clock_0, , XD1_q_a[10]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[10]_PORT_A_data_out[0];


--XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[9]_PORT_A_data_in = LD1L138;
XD1_q_a[9]_PORT_A_data_in_reg = DFFE(XD1_q_a[9]_PORT_A_data_in, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[9]_PORT_A_address_reg = DFFE(XD1_q_a[9]_PORT_A_address, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_write_enable = LD1L161;
XD1_q_a[9]_PORT_A_write_enable_reg = DFFE(XD1_q_a[9]_PORT_A_write_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_read_enable = !LD1L161;
XD1_q_a[9]_PORT_A_read_enable_reg = DFFE(XD1_q_a[9]_PORT_A_read_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_byte_mask = LD1L125;
XD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[9]_PORT_A_byte_mask, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_clock_0 = CLOCK_50;
XD1_q_a[9]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[9]_PORT_A_data_out = MEMORY(XD1_q_a[9]_PORT_A_data_in_reg, , XD1_q_a[9]_PORT_A_address_reg, , XD1_q_a[9]_PORT_A_write_enable_reg, XD1_q_a[9]_PORT_A_read_enable_reg, , , XD1_q_a[9]_PORT_A_byte_mask_reg, , XD1_q_a[9]_clock_0, , XD1_q_a[9]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[9]_PORT_A_data_out[0];


--SC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

SC1_E_shift_rot_result[20] = DFFEAS(SC1L450, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[20],  ,  , SC1_E_new_inst);


--XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[20]_PORT_A_data_in = LD1L149;
XD1_q_a[20]_PORT_A_data_in_reg = DFFE(XD1_q_a[20]_PORT_A_data_in, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[20]_PORT_A_address_reg = DFFE(XD1_q_a[20]_PORT_A_address, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_write_enable = LD1L161;
XD1_q_a[20]_PORT_A_write_enable_reg = DFFE(XD1_q_a[20]_PORT_A_write_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_read_enable = !LD1L161;
XD1_q_a[20]_PORT_A_read_enable_reg = DFFE(XD1_q_a[20]_PORT_A_read_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_byte_mask = LD1L126;
XD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[20]_PORT_A_byte_mask, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_clock_0 = CLOCK_50;
XD1_q_a[20]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[20]_PORT_A_data_out = MEMORY(XD1_q_a[20]_PORT_A_data_in_reg, , XD1_q_a[20]_PORT_A_address_reg, , XD1_q_a[20]_PORT_A_write_enable_reg, XD1_q_a[20]_PORT_A_read_enable_reg, , , XD1_q_a[20]_PORT_A_byte_mask_reg, , XD1_q_a[20]_clock_0, , XD1_q_a[20]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[20]_PORT_A_data_out[0];


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[6]_PORT_A_data_in = LD1L135;
XD1_q_a[6]_PORT_A_data_in_reg = DFFE(XD1_q_a[6]_PORT_A_data_in, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[6]_PORT_A_address_reg = DFFE(XD1_q_a[6]_PORT_A_address, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_write_enable = LD1L161;
XD1_q_a[6]_PORT_A_write_enable_reg = DFFE(XD1_q_a[6]_PORT_A_write_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_read_enable = !LD1L161;
XD1_q_a[6]_PORT_A_read_enable_reg = DFFE(XD1_q_a[6]_PORT_A_read_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_byte_mask = LD1L124;
XD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[6]_PORT_A_byte_mask, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_clock_0 = CLOCK_50;
XD1_q_a[6]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[6]_PORT_A_data_out = MEMORY(XD1_q_a[6]_PORT_A_data_in_reg, , XD1_q_a[6]_PORT_A_address_reg, , XD1_q_a[6]_PORT_A_write_enable_reg, XD1_q_a[6]_PORT_A_read_enable_reg, , , XD1_q_a[6]_PORT_A_byte_mask_reg, , XD1_q_a[6]_clock_0, , XD1_q_a[6]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[6]_PORT_A_data_out[0];


--XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[21]_PORT_A_data_in = LD1L150;
XD1_q_a[21]_PORT_A_data_in_reg = DFFE(XD1_q_a[21]_PORT_A_data_in, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[21]_PORT_A_address_reg = DFFE(XD1_q_a[21]_PORT_A_address, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_write_enable = LD1L161;
XD1_q_a[21]_PORT_A_write_enable_reg = DFFE(XD1_q_a[21]_PORT_A_write_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_read_enable = !LD1L161;
XD1_q_a[21]_PORT_A_read_enable_reg = DFFE(XD1_q_a[21]_PORT_A_read_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_byte_mask = LD1L126;
XD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[21]_PORT_A_byte_mask, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_clock_0 = CLOCK_50;
XD1_q_a[21]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[21]_PORT_A_data_out = MEMORY(XD1_q_a[21]_PORT_A_data_in_reg, , XD1_q_a[21]_PORT_A_address_reg, , XD1_q_a[21]_PORT_A_write_enable_reg, XD1_q_a[21]_PORT_A_read_enable_reg, , , XD1_q_a[21]_PORT_A_byte_mask_reg, , XD1_q_a[21]_clock_0, , XD1_q_a[21]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[21]_PORT_A_data_out[0];


--XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[19]_PORT_A_data_in = LD1L148;
XD1_q_a[19]_PORT_A_data_in_reg = DFFE(XD1_q_a[19]_PORT_A_data_in, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[19]_PORT_A_address_reg = DFFE(XD1_q_a[19]_PORT_A_address, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_write_enable = LD1L161;
XD1_q_a[19]_PORT_A_write_enable_reg = DFFE(XD1_q_a[19]_PORT_A_write_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_read_enable = !LD1L161;
XD1_q_a[19]_PORT_A_read_enable_reg = DFFE(XD1_q_a[19]_PORT_A_read_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_byte_mask = LD1L126;
XD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[19]_PORT_A_byte_mask, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_clock_0 = CLOCK_50;
XD1_q_a[19]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[19]_PORT_A_data_out = MEMORY(XD1_q_a[19]_PORT_A_data_in_reg, , XD1_q_a[19]_PORT_A_address_reg, , XD1_q_a[19]_PORT_A_write_enable_reg, XD1_q_a[19]_PORT_A_read_enable_reg, , , XD1_q_a[19]_PORT_A_byte_mask_reg, , XD1_q_a[19]_clock_0, , XD1_q_a[19]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[19]_PORT_A_data_out[0];


--YB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

YB1_av_readdata_pre[22] = DFFEAS(T1L34, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_b_full,  ,  , T1_read_0);


--XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[18]_PORT_A_data_in = LD1L147;
XD1_q_a[18]_PORT_A_data_in_reg = DFFE(XD1_q_a[18]_PORT_A_data_in, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[18]_PORT_A_address_reg = DFFE(XD1_q_a[18]_PORT_A_address, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_write_enable = LD1L161;
XD1_q_a[18]_PORT_A_write_enable_reg = DFFE(XD1_q_a[18]_PORT_A_write_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_read_enable = !LD1L161;
XD1_q_a[18]_PORT_A_read_enable_reg = DFFE(XD1_q_a[18]_PORT_A_read_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_byte_mask = LD1L126;
XD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[18]_PORT_A_byte_mask, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_clock_0 = CLOCK_50;
XD1_q_a[18]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[18]_PORT_A_data_out = MEMORY(XD1_q_a[18]_PORT_A_data_in_reg, , XD1_q_a[18]_PORT_A_address_reg, , XD1_q_a[18]_PORT_A_write_enable_reg, XD1_q_a[18]_PORT_A_read_enable_reg, , , XD1_q_a[18]_PORT_A_byte_mask_reg, , XD1_q_a[18]_clock_0, , XD1_q_a[18]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[18]_PORT_A_data_out[0];


--YB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

YB1_av_readdata_pre[21] = DFFEAS(T1L38, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[5],  ,  , T1_read_0);


--XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[17]_PORT_A_data_in = LD1L146;
XD1_q_a[17]_PORT_A_data_in_reg = DFFE(XD1_q_a[17]_PORT_A_data_in, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[17]_PORT_A_address_reg = DFFE(XD1_q_a[17]_PORT_A_address, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_write_enable = LD1L161;
XD1_q_a[17]_PORT_A_write_enable_reg = DFFE(XD1_q_a[17]_PORT_A_write_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_read_enable = !LD1L161;
XD1_q_a[17]_PORT_A_read_enable_reg = DFFE(XD1_q_a[17]_PORT_A_read_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_byte_mask = LD1L126;
XD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[17]_PORT_A_byte_mask, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_clock_0 = CLOCK_50;
XD1_q_a[17]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[17]_PORT_A_data_out = MEMORY(XD1_q_a[17]_PORT_A_data_in_reg, , XD1_q_a[17]_PORT_A_address_reg, , XD1_q_a[17]_PORT_A_write_enable_reg, XD1_q_a[17]_PORT_A_read_enable_reg, , , XD1_q_a[17]_PORT_A_byte_mask_reg, , XD1_q_a[17]_clock_0, , XD1_q_a[17]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[17]_PORT_A_data_out[0];


--YB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

YB1_av_readdata_pre[20] = DFFEAS(T1L42, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , T1_read_0);


--YB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

YB1_av_readdata_pre[19] = DFFEAS(T1L46, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , T1_read_0);


--YB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

YB1_av_readdata_pre[18] = DFFEAS(T1L50, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , T1_read_0);


--YB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

YB1_av_readdata_pre[17] = DFFEAS(T1L54, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[1],  ,  , T1_read_0);


--XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[7]_PORT_A_data_in = LD1L136;
XD1_q_a[7]_PORT_A_data_in_reg = DFFE(XD1_q_a[7]_PORT_A_data_in, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[7]_PORT_A_address_reg = DFFE(XD1_q_a[7]_PORT_A_address, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_write_enable = LD1L161;
XD1_q_a[7]_PORT_A_write_enable_reg = DFFE(XD1_q_a[7]_PORT_A_write_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_read_enable = !LD1L161;
XD1_q_a[7]_PORT_A_read_enable_reg = DFFE(XD1_q_a[7]_PORT_A_read_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_byte_mask = LD1L124;
XD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[7]_PORT_A_byte_mask, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_clock_0 = CLOCK_50;
XD1_q_a[7]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[7]_PORT_A_data_out = MEMORY(XD1_q_a[7]_PORT_A_data_in_reg, , XD1_q_a[7]_PORT_A_address_reg, , XD1_q_a[7]_PORT_A_write_enable_reg, XD1_q_a[7]_PORT_A_read_enable_reg, , , XD1_q_a[7]_PORT_A_byte_mask_reg, , XD1_q_a[7]_clock_0, , XD1_q_a[7]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[7]_PORT_A_data_out[0];


--PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

PD1_sr[18] = DFFEAS(PD1L73, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

BD1_break_readreg[16] = DFFEAS(ND1_jdo[16], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

LD1_MonDReg[16] = DFFEAS(ND1_jdo[19], CLOCK_50,  ,  , LD1L50, XD1_q_a[16],  , LD1L77, !ND1_take_action_ocimem_b);


--cntr[20] is cntr[20]
--register power-up is low

cntr[20] = DFFEAS(A1L18, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--NB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[1]_PORT_A_data_in = SC1_d_writedata[1];
NB1_q_b[1]_PORT_A_data_in_reg = DFFE(NB1_q_b[1]_PORT_A_data_in, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[1]_PORT_A_address_reg = DFFE(NB1_q_b[1]_PORT_A_address, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[1]_PORT_B_address_reg = DFFE(NB1_q_b[1]_PORT_B_address, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[1]_PORT_A_write_enable_reg = DFFE(NB1_q_b[1]_PORT_A_write_enable, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_read_enable = VCC;
NB1_q_b[1]_PORT_B_read_enable_reg = DFFE(NB1_q_b[1]_PORT_B_read_enable, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_clock_0 = CLOCK_50;
NB1_q_b[1]_clock_1 = CLOCK_50;
NB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[1]_clock_enable_1 = T1L82;
NB1_q_b[1]_PORT_B_data_out = MEMORY(NB1_q_b[1]_PORT_A_data_in_reg, , NB1_q_b[1]_PORT_A_address_reg, NB1_q_b[1]_PORT_B_address_reg, NB1_q_b[1]_PORT_A_write_enable_reg, , , NB1_q_b[1]_PORT_B_read_enable_reg, , , NB1_q_b[1]_clock_0, NB1_q_b[1]_clock_1, NB1_q_b[1]_clock_enable_0, NB1_q_b[1]_clock_enable_1, , , , );
NB1_q_b[1] = NB1_q_b[1]_PORT_B_data_out[0];


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L144, DB1_count[4], !A1L136, !A1L142, DB1L57);


--BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

BD1_break_readreg[24] = DFFEAS(ND1_jdo[24], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

LD1_MonDReg[24] = DFFEAS(ND1_jdo[27], CLOCK_50,  ,  , LD1L50, XD1_q_a[24],  , LD1L77, !ND1_take_action_ocimem_b);


--PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

PD1_sr[6] = DFFEAS(PD1L74, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

BD1_break_readreg[4] = DFFEAS(ND1_jdo[4], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

PD1_sr[29] = DFFEAS(PD1L75, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

PD1_sr[30] = DFFEAS(PD1L76, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

PD1_sr[32] = DFFEAS(PD1L80, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

BD1_break_readreg[25] = DFFEAS(ND1_jdo[25], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

LD1_MonDReg[25] = DFFEAS(ND1_jdo[28], CLOCK_50,  ,  , LD1L50, XD1_q_a[25],  , LD1L77, !ND1_take_action_ocimem_b);


--BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

BD1_break_readreg[27] = DFFEAS(ND1_jdo[27], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

LD1_MonDReg[27] = DFFEAS(ND1_jdo[30], CLOCK_50,  ,  , LD1L50, XD1_q_a[27],  , LD1L77, !ND1_take_action_ocimem_b);


--BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

BD1_break_readreg[26] = DFFEAS(ND1_jdo[26], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

LD1_MonDReg[26] = DFFEAS(ND1_jdo[29], CLOCK_50,  ,  , LD1L50, XD1_q_a[26],  , LD1L77, !ND1_take_action_ocimem_b);


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--SC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
SC1L146_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1_E_src1[29] ) + ( SC1L187 );
SC1L146 = SUM(SC1L146_adder_eqn);

--SC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
SC1L147_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1_E_src1[29] ) + ( SC1L187 );
SC1L147 = CARRY(SC1L147_adder_eqn);


--SC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
SC1L150_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1_E_src1[17] ) + ( SC1L75 );
SC1L150 = SUM(SC1L150_adder_eqn);

--SC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
SC1L151_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1_E_src1[17] ) + ( SC1L75 );
SC1L151 = CARRY(SC1L151_adder_eqn);


--SC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

SC1_E_shift_rot_result[23] = DFFEAS(SC1L453, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[23],  ,  , SC1_E_new_inst);


--SC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
SC1L154_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1_E_src1[23] ) + ( SC1L159 );
SC1L154 = SUM(SC1L154_adder_eqn);

--SC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
SC1L155_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1_E_src1[23] ) + ( SC1L159 );
SC1L155 = CARRY(SC1L155_adder_eqn);


--SC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

SC1_E_shift_rot_result[22] = DFFEAS(SC1L452, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[22],  ,  , SC1_E_new_inst);


--SC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
SC1L158_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L163 );
SC1L158 = SUM(SC1L158_adder_eqn);

--SC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
SC1L159_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L163 );
SC1L159 = CARRY(SC1L159_adder_eqn);


--SC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

SC1_E_shift_rot_result[21] = DFFEAS(SC1L451, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[21],  ,  , SC1_E_new_inst);


--SC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
SC1L162_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1_E_src1[21] ) + ( SC1L167 );
SC1L162 = SUM(SC1L162_adder_eqn);

--SC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
SC1L163_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1_E_src1[21] ) + ( SC1L167 );
SC1L163 = CARRY(SC1L163_adder_eqn);


--SC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
SC1L166_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1_E_src1[20] ) + ( SC1L171 );
SC1L166 = SUM(SC1L166_adder_eqn);

--SC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
SC1L167_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1_E_src1[20] ) + ( SC1L171 );
SC1L167 = CARRY(SC1L167_adder_eqn);


--SC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
SC1L170_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1_E_src1[19] ) + ( SC1L175 );
SC1L170 = SUM(SC1L170_adder_eqn);

--SC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
SC1L171_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1_E_src1[19] ) + ( SC1L175 );
SC1L171 = CARRY(SC1L171_adder_eqn);


--SC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
SC1L174_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1_E_src1[18] ) + ( SC1L151 );
SC1L174 = SUM(SC1L174_adder_eqn);

--SC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
SC1L175_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1_E_src1[18] ) + ( SC1L151 );
SC1L175 = CARRY(SC1L175_adder_eqn);


--SC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

SC1_E_shift_rot_result[26] = DFFEAS(SC1L456, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[26],  ,  , SC1_E_new_inst);


--SC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
SC1L178_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1_E_src1[26] ) + ( SC1L195 );
SC1L178 = SUM(SC1L178_adder_eqn);

--SC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
SC1L179_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1_E_src1[26] ) + ( SC1L195 );
SC1L179 = CARRY(SC1L179_adder_eqn);


--SC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

SC1_E_shift_rot_result[24] = DFFEAS(SC1L454, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[24],  ,  , SC1_E_new_inst);


--SC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
SC1L182_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1_E_src1[24] ) + ( SC1L155 );
SC1L182 = SUM(SC1L182_adder_eqn);

--SC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
SC1L183_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1_E_src1[24] ) + ( SC1L155 );
SC1L183 = CARRY(SC1L183_adder_eqn);


--SC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

SC1_E_shift_rot_result[28] = DFFEAS(SC1L458, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[28],  ,  , SC1_E_new_inst);


--SC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
SC1L186_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1_E_src1[28] ) + ( SC1L191 );
SC1L186 = SUM(SC1L186_adder_eqn);

--SC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
SC1L187_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1_E_src1[28] ) + ( SC1L191 );
SC1L187 = CARRY(SC1L187_adder_eqn);


--SC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

SC1_E_shift_rot_result[27] = DFFEAS(SC1L457, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[27],  ,  , SC1_E_new_inst);


--SC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
SC1L190_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1_E_src1[27] ) + ( SC1L179 );
SC1L190 = SUM(SC1L190_adder_eqn);

--SC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
SC1L191_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1_E_src1[27] ) + ( SC1L179 );
SC1L191 = CARRY(SC1L191_adder_eqn);


--SC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

SC1_E_shift_rot_result[29] = DFFEAS(SC1L459, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[29],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

SC1_E_shift_rot_result[25] = DFFEAS(SC1L455, CLOCK_50, !Z1_r_sync_rst,  ,  , SC1_E_src1[25],  ,  , SC1_E_new_inst);


--SC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
SC1L194_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1_E_src1[25] ) + ( SC1L183 );
SC1L194 = SUM(SC1L194_adder_eqn);

--SC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
SC1L195_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1_E_src1[25] ) + ( SC1L183 );
SC1L195 = CARRY(SC1L195_adder_eqn);


--CB1L2 is nios_system:u0|nios_system_timer_0:timer_0|Add0~1
CB1L2_adder_eqn = ( CB1_internal_counter[25] ) + ( VCC ) + ( CB1L43 );
CB1L2 = SUM(CB1L2_adder_eqn);

--CB1L3 is nios_system:u0|nios_system_timer_0:timer_0|Add0~2
CB1L3_adder_eqn = ( CB1_internal_counter[25] ) + ( VCC ) + ( CB1L43 );
CB1L3 = CARRY(CB1L3_adder_eqn);


--CB1L6 is nios_system:u0|nios_system_timer_0:timer_0|Add0~5
CB1L6_adder_eqn = ( CB1_internal_counter[13] ) + ( VCC ) + ( CB1L51 );
CB1L6 = SUM(CB1L6_adder_eqn);

--CB1L7 is nios_system:u0|nios_system_timer_0:timer_0|Add0~6
CB1L7_adder_eqn = ( CB1_internal_counter[13] ) + ( VCC ) + ( CB1L51 );
CB1L7 = CARRY(CB1L7_adder_eqn);


--CB1L10 is nios_system:u0|nios_system_timer_0:timer_0|Add0~9
CB1L10_adder_eqn = ( CB1_internal_counter[7] ) + ( VCC ) + ( CB1L47 );
CB1L10 = SUM(CB1L10_adder_eqn);

--CB1L11 is nios_system:u0|nios_system_timer_0:timer_0|Add0~10
CB1L11_adder_eqn = ( CB1_internal_counter[7] ) + ( VCC ) + ( CB1L47 );
CB1L11 = CARRY(CB1L11_adder_eqn);


--CB1L14 is nios_system:u0|nios_system_timer_0:timer_0|Add0~13
CB1L14_adder_eqn = ( CB1_internal_counter[30] ) + ( VCC ) + ( CB1L19 );
CB1L14 = SUM(CB1L14_adder_eqn);

--CB1L15 is nios_system:u0|nios_system_timer_0:timer_0|Add0~14
CB1L15_adder_eqn = ( CB1_internal_counter[30] ) + ( VCC ) + ( CB1L19 );
CB1L15 = CARRY(CB1L15_adder_eqn);


--CB1L18 is nios_system:u0|nios_system_timer_0:timer_0|Add0~17
CB1L18_adder_eqn = ( CB1_internal_counter[29] ) + ( VCC ) + ( CB1L23 );
CB1L18 = SUM(CB1L18_adder_eqn);

--CB1L19 is nios_system:u0|nios_system_timer_0:timer_0|Add0~18
CB1L19_adder_eqn = ( CB1_internal_counter[29] ) + ( VCC ) + ( CB1L23 );
CB1L19 = CARRY(CB1L19_adder_eqn);


--CB1L22 is nios_system:u0|nios_system_timer_0:timer_0|Add0~21
CB1L22_adder_eqn = ( CB1_internal_counter[28] ) + ( VCC ) + ( CB1L27 );
CB1L22 = SUM(CB1L22_adder_eqn);

--CB1L23 is nios_system:u0|nios_system_timer_0:timer_0|Add0~22
CB1L23_adder_eqn = ( CB1_internal_counter[28] ) + ( VCC ) + ( CB1L27 );
CB1L23 = CARRY(CB1L23_adder_eqn);


--CB1L26 is nios_system:u0|nios_system_timer_0:timer_0|Add0~25
CB1L26_adder_eqn = ( CB1_internal_counter[27] ) + ( VCC ) + ( CB1L31 );
CB1L26 = SUM(CB1L26_adder_eqn);

--CB1L27 is nios_system:u0|nios_system_timer_0:timer_0|Add0~26
CB1L27_adder_eqn = ( CB1_internal_counter[27] ) + ( VCC ) + ( CB1L31 );
CB1L27 = CARRY(CB1L27_adder_eqn);


--CB1L30 is nios_system:u0|nios_system_timer_0:timer_0|Add0~29
CB1L30_adder_eqn = ( CB1_internal_counter[26] ) + ( VCC ) + ( CB1L3 );
CB1L30 = SUM(CB1L30_adder_eqn);

--CB1L31 is nios_system:u0|nios_system_timer_0:timer_0|Add0~30
CB1L31_adder_eqn = ( CB1_internal_counter[26] ) + ( VCC ) + ( CB1L3 );
CB1L31 = CARRY(CB1L31_adder_eqn);


--CB1L34 is nios_system:u0|nios_system_timer_0:timer_0|Add0~33
CB1L34_adder_eqn = ( CB1_internal_counter[23] ) + ( VCC ) + ( CB1L83 );
CB1L34 = SUM(CB1L34_adder_eqn);

--CB1L35 is nios_system:u0|nios_system_timer_0:timer_0|Add0~34
CB1L35_adder_eqn = ( CB1_internal_counter[23] ) + ( VCC ) + ( CB1L83 );
CB1L35 = CARRY(CB1L35_adder_eqn);


--CB1L38 is nios_system:u0|nios_system_timer_0:timer_0|Add0~37
CB1L38_adder_eqn = ( CB1_internal_counter[10] ) + ( VCC ) + ( CB1L103 );
CB1L38 = SUM(CB1L38_adder_eqn);

--CB1L39 is nios_system:u0|nios_system_timer_0:timer_0|Add0~38
CB1L39_adder_eqn = ( CB1_internal_counter[10] ) + ( VCC ) + ( CB1L103 );
CB1L39 = CARRY(CB1L39_adder_eqn);


--CB1L42 is nios_system:u0|nios_system_timer_0:timer_0|Add0~41
CB1L42_adder_eqn = ( CB1_internal_counter[24] ) + ( VCC ) + ( CB1L35 );
CB1L42 = SUM(CB1L42_adder_eqn);

--CB1L43 is nios_system:u0|nios_system_timer_0:timer_0|Add0~42
CB1L43_adder_eqn = ( CB1_internal_counter[24] ) + ( VCC ) + ( CB1L35 );
CB1L43 = CARRY(CB1L43_adder_eqn);


--CB1L46 is nios_system:u0|nios_system_timer_0:timer_0|Add0~45
CB1L46_adder_eqn = ( CB1_internal_counter[6] ) + ( VCC ) + ( CB1L111 );
CB1L46 = SUM(CB1L46_adder_eqn);

--CB1L47 is nios_system:u0|nios_system_timer_0:timer_0|Add0~46
CB1L47_adder_eqn = ( CB1_internal_counter[6] ) + ( VCC ) + ( CB1L111 );
CB1L47 = CARRY(CB1L47_adder_eqn);


--CB1L50 is nios_system:u0|nios_system_timer_0:timer_0|Add0~49
CB1L50_adder_eqn = ( CB1_internal_counter[12] ) + ( VCC ) + ( CB1L99 );
CB1L50 = SUM(CB1L50_adder_eqn);

--CB1L51 is nios_system:u0|nios_system_timer_0:timer_0|Add0~50
CB1L51_adder_eqn = ( CB1_internal_counter[12] ) + ( VCC ) + ( CB1L99 );
CB1L51 = CARRY(CB1L51_adder_eqn);


--CB1L54 is nios_system:u0|nios_system_timer_0:timer_0|Add0~53
CB1L54_adder_eqn = ( CB1_internal_counter[31] ) + ( VCC ) + ( CB1L15 );
CB1L54 = SUM(CB1L54_adder_eqn);


--CB1L58 is nios_system:u0|nios_system_timer_0:timer_0|Add0~57
CB1L58_adder_eqn = ( !CB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
CB1L58 = SUM(CB1L58_adder_eqn);

--CB1L59 is nios_system:u0|nios_system_timer_0:timer_0|Add0~58
CB1L59_adder_eqn = ( !CB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
CB1L59 = CARRY(CB1L59_adder_eqn);


--CB1L62 is nios_system:u0|nios_system_timer_0:timer_0|Add0~61
CB1L62_adder_eqn = ( CB1_internal_counter[15] ) + ( VCC ) + ( CB1L95 );
CB1L62 = SUM(CB1L62_adder_eqn);

--CB1L63 is nios_system:u0|nios_system_timer_0:timer_0|Add0~62
CB1L63_adder_eqn = ( CB1_internal_counter[15] ) + ( VCC ) + ( CB1L95 );
CB1L63 = CARRY(CB1L63_adder_eqn);


--CB1L66 is nios_system:u0|nios_system_timer_0:timer_0|Add0~65
CB1L66_adder_eqn = ( CB1_internal_counter[16] ) + ( VCC ) + ( CB1L63 );
CB1L66 = SUM(CB1L66_adder_eqn);

--CB1L67 is nios_system:u0|nios_system_timer_0:timer_0|Add0~66
CB1L67_adder_eqn = ( CB1_internal_counter[16] ) + ( VCC ) + ( CB1L63 );
CB1L67 = CARRY(CB1L67_adder_eqn);


--CB1L70 is nios_system:u0|nios_system_timer_0:timer_0|Add0~69
CB1L70_adder_eqn = ( CB1_internal_counter[17] ) + ( VCC ) + ( CB1L67 );
CB1L70 = SUM(CB1L70_adder_eqn);

--CB1L71 is nios_system:u0|nios_system_timer_0:timer_0|Add0~70
CB1L71_adder_eqn = ( CB1_internal_counter[17] ) + ( VCC ) + ( CB1L67 );
CB1L71 = CARRY(CB1L71_adder_eqn);


--CB1L74 is nios_system:u0|nios_system_timer_0:timer_0|Add0~73
CB1L74_adder_eqn = ( CB1_internal_counter[20] ) + ( VCC ) + ( CB1L87 );
CB1L74 = SUM(CB1L74_adder_eqn);

--CB1L75 is nios_system:u0|nios_system_timer_0:timer_0|Add0~74
CB1L75_adder_eqn = ( CB1_internal_counter[20] ) + ( VCC ) + ( CB1L87 );
CB1L75 = CARRY(CB1L75_adder_eqn);


--CB1L78 is nios_system:u0|nios_system_timer_0:timer_0|Add0~77
CB1L78_adder_eqn = ( CB1_internal_counter[21] ) + ( VCC ) + ( CB1L75 );
CB1L78 = SUM(CB1L78_adder_eqn);

--CB1L79 is nios_system:u0|nios_system_timer_0:timer_0|Add0~78
CB1L79_adder_eqn = ( CB1_internal_counter[21] ) + ( VCC ) + ( CB1L75 );
CB1L79 = CARRY(CB1L79_adder_eqn);


--CB1L82 is nios_system:u0|nios_system_timer_0:timer_0|Add0~81
CB1L82_adder_eqn = ( !CB1_internal_counter[22] ) + ( VCC ) + ( CB1L79 );
CB1L82 = SUM(CB1L82_adder_eqn);

--CB1L83 is nios_system:u0|nios_system_timer_0:timer_0|Add0~82
CB1L83_adder_eqn = ( !CB1_internal_counter[22] ) + ( VCC ) + ( CB1L79 );
CB1L83 = CARRY(CB1L83_adder_eqn);


--CB1L86 is nios_system:u0|nios_system_timer_0:timer_0|Add0~85
CB1L86_adder_eqn = ( !CB1_internal_counter[19] ) + ( VCC ) + ( CB1L91 );
CB1L86 = SUM(CB1L86_adder_eqn);

--CB1L87 is nios_system:u0|nios_system_timer_0:timer_0|Add0~86
CB1L87_adder_eqn = ( !CB1_internal_counter[19] ) + ( VCC ) + ( CB1L91 );
CB1L87 = CARRY(CB1L87_adder_eqn);


--CB1L90 is nios_system:u0|nios_system_timer_0:timer_0|Add0~89
CB1L90_adder_eqn = ( !CB1_internal_counter[18] ) + ( VCC ) + ( CB1L71 );
CB1L90 = SUM(CB1L90_adder_eqn);

--CB1L91 is nios_system:u0|nios_system_timer_0:timer_0|Add0~90
CB1L91_adder_eqn = ( !CB1_internal_counter[18] ) + ( VCC ) + ( CB1L71 );
CB1L91 = CARRY(CB1L91_adder_eqn);


--CB1L94 is nios_system:u0|nios_system_timer_0:timer_0|Add0~93
CB1L94_adder_eqn = ( !CB1_internal_counter[14] ) + ( VCC ) + ( CB1L7 );
CB1L94 = SUM(CB1L94_adder_eqn);

--CB1L95 is nios_system:u0|nios_system_timer_0:timer_0|Add0~94
CB1L95_adder_eqn = ( !CB1_internal_counter[14] ) + ( VCC ) + ( CB1L7 );
CB1L95 = CARRY(CB1L95_adder_eqn);


--CB1L98 is nios_system:u0|nios_system_timer_0:timer_0|Add0~97
CB1L98_adder_eqn = ( !CB1_internal_counter[11] ) + ( VCC ) + ( CB1L39 );
CB1L98 = SUM(CB1L98_adder_eqn);

--CB1L99 is nios_system:u0|nios_system_timer_0:timer_0|Add0~98
CB1L99_adder_eqn = ( !CB1_internal_counter[11] ) + ( VCC ) + ( CB1L39 );
CB1L99 = CARRY(CB1L99_adder_eqn);


--CB1L102 is nios_system:u0|nios_system_timer_0:timer_0|Add0~101
CB1L102_adder_eqn = ( !CB1_internal_counter[9] ) + ( VCC ) + ( CB1L107 );
CB1L102 = SUM(CB1L102_adder_eqn);

--CB1L103 is nios_system:u0|nios_system_timer_0:timer_0|Add0~102
CB1L103_adder_eqn = ( !CB1_internal_counter[9] ) + ( VCC ) + ( CB1L107 );
CB1L103 = CARRY(CB1L103_adder_eqn);


--CB1L106 is nios_system:u0|nios_system_timer_0:timer_0|Add0~105
CB1L106_adder_eqn = ( !CB1_internal_counter[8] ) + ( VCC ) + ( CB1L11 );
CB1L106 = SUM(CB1L106_adder_eqn);

--CB1L107 is nios_system:u0|nios_system_timer_0:timer_0|Add0~106
CB1L107_adder_eqn = ( !CB1_internal_counter[8] ) + ( VCC ) + ( CB1L11 );
CB1L107 = CARRY(CB1L107_adder_eqn);


--CB1L110 is nios_system:u0|nios_system_timer_0:timer_0|Add0~109
CB1L110_adder_eqn = ( !CB1_internal_counter[5] ) + ( VCC ) + ( CB1L115 );
CB1L110 = SUM(CB1L110_adder_eqn);

--CB1L111 is nios_system:u0|nios_system_timer_0:timer_0|Add0~110
CB1L111_adder_eqn = ( !CB1_internal_counter[5] ) + ( VCC ) + ( CB1L115 );
CB1L111 = CARRY(CB1L111_adder_eqn);


--CB1L114 is nios_system:u0|nios_system_timer_0:timer_0|Add0~113
CB1L114_adder_eqn = ( !CB1_internal_counter[4] ) + ( VCC ) + ( CB1L119 );
CB1L114 = SUM(CB1L114_adder_eqn);

--CB1L115 is nios_system:u0|nios_system_timer_0:timer_0|Add0~114
CB1L115_adder_eqn = ( !CB1_internal_counter[4] ) + ( VCC ) + ( CB1L119 );
CB1L115 = CARRY(CB1L115_adder_eqn);


--CB1L118 is nios_system:u0|nios_system_timer_0:timer_0|Add0~117
CB1L118_adder_eqn = ( !CB1_internal_counter[3] ) + ( VCC ) + ( CB1L123 );
CB1L118 = SUM(CB1L118_adder_eqn);

--CB1L119 is nios_system:u0|nios_system_timer_0:timer_0|Add0~118
CB1L119_adder_eqn = ( !CB1_internal_counter[3] ) + ( VCC ) + ( CB1L123 );
CB1L119 = CARRY(CB1L119_adder_eqn);


--CB1L122 is nios_system:u0|nios_system_timer_0:timer_0|Add0~121
CB1L122_adder_eqn = ( !CB1_internal_counter[2] ) + ( VCC ) + ( CB1L127 );
CB1L122 = SUM(CB1L122_adder_eqn);

--CB1L123 is nios_system:u0|nios_system_timer_0:timer_0|Add0~122
CB1L123_adder_eqn = ( !CB1_internal_counter[2] ) + ( VCC ) + ( CB1L127 );
CB1L123 = CARRY(CB1L123_adder_eqn);


--CB1L126 is nios_system:u0|nios_system_timer_0:timer_0|Add0~125
CB1L126_adder_eqn = ( !CB1_internal_counter[1] ) + ( VCC ) + ( CB1L59 );
CB1L126 = SUM(CB1L126_adder_eqn);

--CB1L127 is nios_system:u0|nios_system_timer_0:timer_0|Add0~126
CB1L127_adder_eqn = ( !CB1_internal_counter[1] ) + ( VCC ) + ( CB1L59 );
CB1L127 = CARRY(CB1L127_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

LD1_MonDReg[22] = DFFEAS(ND1_jdo[25], CLOCK_50,  ,  , LD1L50, XD1_q_a[22],  , LD1L77, !ND1_take_action_ocimem_b);


--PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

PD1_sr[22] = DFFEAS(PD1L82, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

BD1_break_readreg[20] = DFFEAS(ND1_jdo[20], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

LD1_MonDReg[20] = DFFEAS(ND1_jdo[23], CLOCK_50,  ,  , LD1L50, XD1_q_a[20],  , LD1L77, !ND1_take_action_ocimem_b);


--BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

BD1_break_readreg[19] = DFFEAS(ND1_jdo[19], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

LD1_MonDReg[19] = DFFEAS(ND1_jdo[22], CLOCK_50,  ,  , LD1L50, XD1_q_a[19],  , LD1L77, !ND1_take_action_ocimem_b);


--PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

PD1_sr[19] = DFFEAS(PD1L83, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

LD1_MonDReg[23] = DFFEAS(ND1_jdo[26], CLOCK_50,  ,  , LD1L50, XD1_q_a[23],  , LD1L77, !ND1_take_action_ocimem_b);


--LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

LD1_MonDReg[11] = DFFEAS(ND1_jdo[14], CLOCK_50,  ,  , LD1L50, XD1_q_a[11],  , LD1L77, !ND1_take_action_ocimem_b);


--LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

LD1_MonDReg[13] = DFFEAS(ND1_jdo[16], CLOCK_50,  ,  , LD1L50, XD1_q_a[13],  , LD1L77, !ND1_take_action_ocimem_b);


--LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

LD1_MonDReg[14] = DFFEAS(ND1_jdo[17], CLOCK_50,  ,  , LD1L50, XD1_q_a[14],  , LD1L77, !ND1_take_action_ocimem_b);


--XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[27]_PORT_A_data_in = LD1L156;
XD1_q_a[27]_PORT_A_data_in_reg = DFFE(XD1_q_a[27]_PORT_A_data_in, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[27]_PORT_A_address_reg = DFFE(XD1_q_a[27]_PORT_A_address, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_write_enable = LD1L161;
XD1_q_a[27]_PORT_A_write_enable_reg = DFFE(XD1_q_a[27]_PORT_A_write_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_read_enable = !LD1L161;
XD1_q_a[27]_PORT_A_read_enable_reg = DFFE(XD1_q_a[27]_PORT_A_read_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_byte_mask = LD1L127;
XD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[27]_PORT_A_byte_mask, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_clock_0 = CLOCK_50;
XD1_q_a[27]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[27]_PORT_A_data_out = MEMORY(XD1_q_a[27]_PORT_A_data_in_reg, , XD1_q_a[27]_PORT_A_address_reg, , XD1_q_a[27]_PORT_A_write_enable_reg, XD1_q_a[27]_PORT_A_read_enable_reg, , , XD1_q_a[27]_PORT_A_byte_mask_reg, , XD1_q_a[27]_clock_0, , XD1_q_a[27]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[27]_PORT_A_data_out[0];


--XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[28]_PORT_A_data_in = LD1L157;
XD1_q_a[28]_PORT_A_data_in_reg = DFFE(XD1_q_a[28]_PORT_A_data_in, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[28]_PORT_A_address_reg = DFFE(XD1_q_a[28]_PORT_A_address, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_write_enable = LD1L161;
XD1_q_a[28]_PORT_A_write_enable_reg = DFFE(XD1_q_a[28]_PORT_A_write_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_read_enable = !LD1L161;
XD1_q_a[28]_PORT_A_read_enable_reg = DFFE(XD1_q_a[28]_PORT_A_read_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_byte_mask = LD1L127;
XD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[28]_PORT_A_byte_mask, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_clock_0 = CLOCK_50;
XD1_q_a[28]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[28]_PORT_A_data_out = MEMORY(XD1_q_a[28]_PORT_A_data_in_reg, , XD1_q_a[28]_PORT_A_address_reg, , XD1_q_a[28]_PORT_A_write_enable_reg, XD1_q_a[28]_PORT_A_read_enable_reg, , , XD1_q_a[28]_PORT_A_byte_mask_reg, , XD1_q_a[28]_clock_0, , XD1_q_a[28]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[28]_PORT_A_data_out[0];


--XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[29]_PORT_A_data_in = LD1L158;
XD1_q_a[29]_PORT_A_data_in_reg = DFFE(XD1_q_a[29]_PORT_A_data_in, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[29]_PORT_A_address_reg = DFFE(XD1_q_a[29]_PORT_A_address, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_write_enable = LD1L161;
XD1_q_a[29]_PORT_A_write_enable_reg = DFFE(XD1_q_a[29]_PORT_A_write_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_read_enable = !LD1L161;
XD1_q_a[29]_PORT_A_read_enable_reg = DFFE(XD1_q_a[29]_PORT_A_read_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_byte_mask = LD1L127;
XD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[29]_PORT_A_byte_mask, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_clock_0 = CLOCK_50;
XD1_q_a[29]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[29]_PORT_A_data_out = MEMORY(XD1_q_a[29]_PORT_A_data_in_reg, , XD1_q_a[29]_PORT_A_address_reg, , XD1_q_a[29]_PORT_A_write_enable_reg, XD1_q_a[29]_PORT_A_read_enable_reg, , , XD1_q_a[29]_PORT_A_byte_mask_reg, , XD1_q_a[29]_clock_0, , XD1_q_a[29]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[29]_PORT_A_data_out[0];


--XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[30]_PORT_A_data_in = LD1L159;
XD1_q_a[30]_PORT_A_data_in_reg = DFFE(XD1_q_a[30]_PORT_A_data_in, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[30]_PORT_A_address_reg = DFFE(XD1_q_a[30]_PORT_A_address, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_write_enable = LD1L161;
XD1_q_a[30]_PORT_A_write_enable_reg = DFFE(XD1_q_a[30]_PORT_A_write_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_read_enable = !LD1L161;
XD1_q_a[30]_PORT_A_read_enable_reg = DFFE(XD1_q_a[30]_PORT_A_read_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_byte_mask = LD1L127;
XD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[30]_PORT_A_byte_mask, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_clock_0 = CLOCK_50;
XD1_q_a[30]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[30]_PORT_A_data_out = MEMORY(XD1_q_a[30]_PORT_A_data_in_reg, , XD1_q_a[30]_PORT_A_address_reg, , XD1_q_a[30]_PORT_A_write_enable_reg, XD1_q_a[30]_PORT_A_read_enable_reg, , , XD1_q_a[30]_PORT_A_byte_mask_reg, , XD1_q_a[30]_clock_0, , XD1_q_a[30]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[30]_PORT_A_data_out[0];


--XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[31]_PORT_A_data_in = LD1L160;
XD1_q_a[31]_PORT_A_data_in_reg = DFFE(XD1_q_a[31]_PORT_A_data_in, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_address = BUS(LD1L116, LD1L117, LD1L118, LD1L119, LD1L120, LD1L121, LD1L122, LD1L123);
XD1_q_a[31]_PORT_A_address_reg = DFFE(XD1_q_a[31]_PORT_A_address, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_write_enable = LD1L161;
XD1_q_a[31]_PORT_A_write_enable_reg = DFFE(XD1_q_a[31]_PORT_A_write_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_read_enable = !LD1L161;
XD1_q_a[31]_PORT_A_read_enable_reg = DFFE(XD1_q_a[31]_PORT_A_read_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_byte_mask = LD1L127;
XD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[31]_PORT_A_byte_mask, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_clock_0 = CLOCK_50;
XD1_q_a[31]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[31]_PORT_A_data_out = MEMORY(XD1_q_a[31]_PORT_A_data_in_reg, , XD1_q_a[31]_PORT_A_address_reg, , XD1_q_a[31]_PORT_A_write_enable_reg, XD1_q_a[31]_PORT_A_read_enable_reg, , , XD1_q_a[31]_PORT_A_byte_mask_reg, , XD1_q_a[31]_clock_0, , XD1_q_a[31]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[31]_PORT_A_data_out[0];


--LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

LD1_MonDReg[10] = DFFEAS(ND1_jdo[13], CLOCK_50,  ,  , LD1L50, XD1_q_a[10],  , LD1L77, !ND1_take_action_ocimem_b);


--LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

LD1_MonDReg[9] = DFFEAS(ND1_jdo[12], CLOCK_50,  ,  , LD1L50, XD1_q_a[9],  , LD1L77, !ND1_take_action_ocimem_b);


--LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

LD1_MonDReg[6] = DFFEAS(ND1_jdo[9], CLOCK_50,  ,  , LD1L50, XD1_q_a[6],  , LD1L77, !ND1_take_action_ocimem_b);


--LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

LD1_MonDReg[21] = DFFEAS(ND1_jdo[24], CLOCK_50,  ,  , LD1L50, XD1_q_a[21],  , LD1L77, !ND1_take_action_ocimem_b);


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !MB1_b_full ) + ( VCC ) + ( T1L39 );
T1L34 = SUM(T1L34_adder_eqn);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( T1L43 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
T1L39_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( T1L43 );
T1L39 = CARRY(T1L39_adder_eqn);


--LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

LD1_MonDReg[17] = DFFEAS(ND1_jdo[20], CLOCK_50,  ,  , LD1L50, XD1_q_a[17],  , LD1L77, !ND1_take_action_ocimem_b);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( T1L47 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( T1L47 );
T1L43 = CARRY(T1L43_adder_eqn);


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( T1L51 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( T1L51 );
T1L47 = CARRY(T1L47_adder_eqn);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);

--T1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
T1L51_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( T1L55 );
T1L51 = CARRY(T1L51_adder_eqn);


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L55 = CARRY(T1L55_adder_eqn);


--LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

LD1_MonDReg[7] = DFFEAS(ND1_jdo[10], CLOCK_50,  ,  , LD1L50, XD1_q_a[7],  , LD1L77, !ND1_take_action_ocimem_b);


--BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

BD1_break_readreg[17] = DFFEAS(ND1_jdo[17], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L144, DB1L79, !A1L136, !A1L142, DB1L57);


--cntr[19] is cntr[19]
--register power-up is low

cntr[19] = DFFEAS(A1L22, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--NB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[2]_PORT_A_data_in = SC1_d_writedata[2];
NB1_q_b[2]_PORT_A_data_in_reg = DFFE(NB1_q_b[2]_PORT_A_data_in, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[2]_PORT_A_address_reg = DFFE(NB1_q_b[2]_PORT_A_address, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[2]_PORT_B_address_reg = DFFE(NB1_q_b[2]_PORT_B_address, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[2]_PORT_A_write_enable_reg = DFFE(NB1_q_b[2]_PORT_A_write_enable, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_read_enable = VCC;
NB1_q_b[2]_PORT_B_read_enable_reg = DFFE(NB1_q_b[2]_PORT_B_read_enable, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_clock_0 = CLOCK_50;
NB1_q_b[2]_clock_1 = CLOCK_50;
NB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[2]_clock_enable_1 = T1L82;
NB1_q_b[2]_PORT_B_data_out = MEMORY(NB1_q_b[2]_PORT_A_data_in_reg, , NB1_q_b[2]_PORT_A_address_reg, NB1_q_b[2]_PORT_B_address_reg, NB1_q_b[2]_PORT_A_write_enable_reg, , , NB1_q_b[2]_PORT_B_read_enable_reg, , , NB1_q_b[2]_clock_0, NB1_q_b[2]_clock_1, NB1_q_b[2]_clock_enable_0, NB1_q_b[2]_clock_enable_1, , , , );
NB1_q_b[2] = NB1_q_b[2]_PORT_B_data_out[0];


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L144, DB1_count[3], !A1L136, !A1L142, DB1L57);


--BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

BD1_break_readreg[5] = DFFEAS(ND1_jdo[5], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

BD1_break_readreg[28] = DFFEAS(ND1_jdo[28], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

LD1_MonDReg[28] = DFFEAS(ND1_jdo[31], CLOCK_50,  ,  , LD1L50, XD1_q_a[28],  , LD1L77, !ND1_take_action_ocimem_b);


--BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

BD1_break_readreg[29] = DFFEAS(ND1_jdo[29], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

LD1_MonDReg[30] = DFFEAS(ND1_jdo[33], CLOCK_50,  ,  , LD1L50, XD1_q_a[30],  , LD1L77, !ND1_take_action_ocimem_b);


--BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

BD1_break_readreg[30] = DFFEAS(ND1_jdo[30], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

BD1_break_readreg[31] = DFFEAS(ND1_jdo[31], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

LD1_MonDReg[31] = DFFEAS(ND1_jdo[34], CLOCK_50,  ,  , LD1L50, XD1_q_a[31],  , LD1L77, !ND1_take_action_ocimem_b);


--PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

PD1_sr[23] = DFFEAS(PD1L86, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

BD1_break_readreg[21] = DFFEAS(ND1_jdo[21], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

BD1_break_readreg[18] = DFFEAS(ND1_jdo[18], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

PD1_sr[16] = DFFEAS(PD1L87, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--cntr[18] is cntr[18]
--register power-up is low

cntr[18] = DFFEAS(A1L26, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--NB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[3]_PORT_A_data_in = SC1_d_writedata[3];
NB1_q_b[3]_PORT_A_data_in_reg = DFFE(NB1_q_b[3]_PORT_A_data_in, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[3]_PORT_A_address_reg = DFFE(NB1_q_b[3]_PORT_A_address, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[3]_PORT_B_address_reg = DFFE(NB1_q_b[3]_PORT_B_address, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[3]_PORT_A_write_enable_reg = DFFE(NB1_q_b[3]_PORT_A_write_enable, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_read_enable = VCC;
NB1_q_b[3]_PORT_B_read_enable_reg = DFFE(NB1_q_b[3]_PORT_B_read_enable, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_clock_0 = CLOCK_50;
NB1_q_b[3]_clock_1 = CLOCK_50;
NB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[3]_clock_enable_1 = T1L82;
NB1_q_b[3]_PORT_B_data_out = MEMORY(NB1_q_b[3]_PORT_A_data_in_reg, , NB1_q_b[3]_PORT_A_address_reg, NB1_q_b[3]_PORT_B_address_reg, NB1_q_b[3]_PORT_A_write_enable_reg, , , NB1_q_b[3]_PORT_B_read_enable_reg, , , NB1_q_b[3]_clock_0, NB1_q_b[3]_clock_1, NB1_q_b[3]_clock_enable_0, NB1_q_b[3]_clock_enable_1, , , , );
NB1_q_b[3] = NB1_q_b[3]_PORT_B_data_out[0];


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L144, DB1_count[2], !A1L136, !A1L142, DB1L57);


--PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

PD1_sr[24] = DFFEAS(PD1L88, A1L170,  ,  , PD1L37,  ,  , PD1L38,  );


--PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

PD1_sr[8] = DFFEAS(PD1L89, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

BD1_break_readreg[6] = DFFEAS(ND1_jdo[6], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

BD1_break_readreg[22] = DFFEAS(ND1_jdo[22], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

PD1_sr[14] = DFFEAS(PD1L90, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

PD1_sr[11] = DFFEAS(PD1L93, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

PD1_sr[13] = DFFEAS(PD1L94, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

PD1_sr[12] = DFFEAS(PD1L95, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

PD1_sr[9] = DFFEAS(PD1L96, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

PD1_sr[10] = DFFEAS(PD1L97, A1L170,  ,  , PD1L15,  ,  , PD1L14,  );


--BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

BD1_break_readreg[15] = DFFEAS(ND1_jdo[15], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--NB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[4]_PORT_A_data_in = SC1_d_writedata[4];
NB1_q_b[4]_PORT_A_data_in_reg = DFFE(NB1_q_b[4]_PORT_A_data_in, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[4]_PORT_A_address_reg = DFFE(NB1_q_b[4]_PORT_A_address, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[4]_PORT_B_address_reg = DFFE(NB1_q_b[4]_PORT_B_address, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[4]_PORT_A_write_enable_reg = DFFE(NB1_q_b[4]_PORT_A_write_enable, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_read_enable = VCC;
NB1_q_b[4]_PORT_B_read_enable_reg = DFFE(NB1_q_b[4]_PORT_B_read_enable, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_clock_0 = CLOCK_50;
NB1_q_b[4]_clock_1 = CLOCK_50;
NB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[4]_clock_enable_1 = T1L82;
NB1_q_b[4]_PORT_B_data_out = MEMORY(NB1_q_b[4]_PORT_A_data_in_reg, , NB1_q_b[4]_PORT_A_address_reg, NB1_q_b[4]_PORT_B_address_reg, NB1_q_b[4]_PORT_A_write_enable_reg, , , NB1_q_b[4]_PORT_B_read_enable_reg, , , NB1_q_b[4]_clock_0, NB1_q_b[4]_clock_1, NB1_q_b[4]_clock_enable_0, NB1_q_b[4]_clock_enable_1, , , , );
NB1_q_b[4] = NB1_q_b[4]_PORT_B_data_out[0];


--NB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[5]_PORT_A_data_in = SC1_d_writedata[5];
NB1_q_b[5]_PORT_A_data_in_reg = DFFE(NB1_q_b[5]_PORT_A_data_in, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[5]_PORT_A_address_reg = DFFE(NB1_q_b[5]_PORT_A_address, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[5]_PORT_B_address_reg = DFFE(NB1_q_b[5]_PORT_B_address, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[5]_PORT_A_write_enable_reg = DFFE(NB1_q_b[5]_PORT_A_write_enable, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_read_enable = VCC;
NB1_q_b[5]_PORT_B_read_enable_reg = DFFE(NB1_q_b[5]_PORT_B_read_enable, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_clock_0 = CLOCK_50;
NB1_q_b[5]_clock_1 = CLOCK_50;
NB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[5]_clock_enable_1 = T1L82;
NB1_q_b[5]_PORT_B_data_out = MEMORY(NB1_q_b[5]_PORT_A_data_in_reg, , NB1_q_b[5]_PORT_A_address_reg, NB1_q_b[5]_PORT_B_address_reg, NB1_q_b[5]_PORT_A_write_enable_reg, , , NB1_q_b[5]_PORT_B_read_enable_reg, , , NB1_q_b[5]_clock_0, NB1_q_b[5]_clock_1, NB1_q_b[5]_clock_enable_0, NB1_q_b[5]_clock_enable_1, , , , );
NB1_q_b[5] = NB1_q_b[5]_PORT_B_data_out[0];


--NB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[6]_PORT_A_data_in = SC1_d_writedata[6];
NB1_q_b[6]_PORT_A_data_in_reg = DFFE(NB1_q_b[6]_PORT_A_data_in, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[6]_PORT_A_address_reg = DFFE(NB1_q_b[6]_PORT_A_address, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[6]_PORT_B_address_reg = DFFE(NB1_q_b[6]_PORT_B_address, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[6]_PORT_A_write_enable_reg = DFFE(NB1_q_b[6]_PORT_A_write_enable, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_read_enable = VCC;
NB1_q_b[6]_PORT_B_read_enable_reg = DFFE(NB1_q_b[6]_PORT_B_read_enable, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_clock_0 = CLOCK_50;
NB1_q_b[6]_clock_1 = CLOCK_50;
NB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[6]_clock_enable_1 = T1L82;
NB1_q_b[6]_PORT_B_data_out = MEMORY(NB1_q_b[6]_PORT_A_data_in_reg, , NB1_q_b[6]_PORT_A_address_reg, NB1_q_b[6]_PORT_B_address_reg, NB1_q_b[6]_PORT_A_write_enable_reg, , , NB1_q_b[6]_PORT_B_read_enable_reg, , , NB1_q_b[6]_clock_0, NB1_q_b[6]_clock_1, NB1_q_b[6]_clock_enable_0, NB1_q_b[6]_clock_enable_1, , , , );
NB1_q_b[6] = NB1_q_b[6]_PORT_B_data_out[0];


--cntr[17] is cntr[17]
--register power-up is low

cntr[17] = DFFEAS(A1L30, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L144, DB1_count[1], !A1L136, !A1L142, DB1L57);


--BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

BD1_break_readreg[23] = DFFEAS(ND1_jdo[23], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

BD1_break_readreg[7] = DFFEAS(ND1_jdo[7], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

BD1_break_readreg[13] = DFFEAS(ND1_jdo[13], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

BD1_break_readreg[14] = DFFEAS(ND1_jdo[14], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

BD1_break_readreg[10] = DFFEAS(ND1_jdo[10], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

BD1_break_readreg[12] = DFFEAS(ND1_jdo[12], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

BD1_break_readreg[11] = DFFEAS(ND1_jdo[11], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

BD1_break_readreg[8] = DFFEAS(ND1_jdo[8], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

BD1_break_readreg[9] = DFFEAS(ND1_jdo[9], CLOCK_50,  ,  , BD1L7,  ,  , BD1L8,  );


--cntr[16] is cntr[16]
--register power-up is low

cntr[16] = DFFEAS(A1L34, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--cntr[15] is cntr[15]
--register power-up is low

cntr[15] = DFFEAS(A1L38, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14]
--register power-up is low

cntr[14] = DFFEAS(A1L42, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13]
--register power-up is low

cntr[13] = DFFEAS(A1L46, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12]
--register power-up is low

cntr[12] = DFFEAS(A1L50, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11]
--register power-up is low

cntr[11] = DFFEAS(A1L54, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10]
--register power-up is low

cntr[10] = DFFEAS(A1L58, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9]
--register power-up is low

cntr[9] = DFFEAS(A1L62, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8]
--register power-up is low

cntr[8] = DFFEAS(A1L66, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7]
--register power-up is low

cntr[7] = DFFEAS(A1L70, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6]
--register power-up is low

cntr[6] = DFFEAS(A1L74, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5]
--register power-up is low

cntr[5] = DFFEAS(A1L78, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4]
--register power-up is low

cntr[4] = DFFEAS(A1L82, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3]
--register power-up is low

cntr[3] = DFFEAS(A1L86, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2]
--register power-up is low

cntr[2] = DFFEAS(A1L90, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1]
--register power-up is low

cntr[1] = DFFEAS(A1L94, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0]
--register power-up is low

cntr[0] = DFFEAS(A1L98, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--LD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
LD1L93 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[3] & (LD1_MonAReg[4] & (!LD1_MonAReg[2])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[32]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[29])) # (ND1_take_action_ocimem_b & ((ND1_jdo[32]))))) ) );


--LD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
LD1L97 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (LD1_MonAReg[3] & (!LD1_MonAReg[4] & (!LD1_MonAReg[2])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[21]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[18])) # (ND1_take_action_ocimem_b & ((ND1_jdo[21]))))) ) );


--LD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16
LD1L101 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[3] & (!LD1_MonAReg[4] & (!LD1_MonAReg[2])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[8]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[5])) # (ND1_take_action_ocimem_b & ((ND1_jdo[8]))))) ) );


--LD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20
LD1L68 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[3] & (!LD1_MonAReg[4] $ ((LD1_MonAReg[2]))))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[18]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[15])) # (ND1_take_action_ocimem_b & ((ND1_jdo[18]))))) ) );


--CB1L331 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[9]~9
CB1L331 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[9]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_l_register[9]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[25]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[9]))) ) );


--CB1L335 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[10]~13
CB1L335 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[10]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_l_register[10]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[26]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[10]))) ) );


--CB1L339 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[11]~17
CB1L339 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[11]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_l_register[11]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[27]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[11]))) ) );


--CB1L343 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[12]~21
CB1L343 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[12]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_l_register[12]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[28]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[12]))) ) );


--CB1L347 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[13]~25
CB1L347 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[13]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_l_register[13]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[29]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[13]))) ) );


--CB1L351 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[14]~29
CB1L351 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[14]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_l_register[14]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[30]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[14]))) ) );


--CB1L355 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[15]~33
CB1L355 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[15]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_l_register[15]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[31]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[15]))) ) );


--CB1L327 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[8]~37
CB1L327 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[8]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_l_register[8]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[24]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[8]))) ) );


--CB1L323 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[7]~41
CB1L323 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[7]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_l_register[7]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[23]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[7]))) ) );


--CB1L319 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[6]~45
CB1L319 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[6]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_l_register[6]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[22]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_h_register[6]))) ) );


--CB1L315 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[5]~49
CB1L315 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[5]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_l_register[5]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[21]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[5]))) ) );


--CB1L311 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[4]~53
CB1L311 = ( !SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[4]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (!CB1_period_l_register[4]))) ) ) # ( SC1_W_alu_result[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[4] & (((CB1_counter_snapshot[20]))))) # (SC1_W_alu_result[3] & (!SC1_W_alu_result[4] & (CB1_period_h_register[4]))) ) );


--SC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9
SC1L923 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[17])))) # (SC1L922))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[17])))) # (SC1L922))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[1]))))) ) );


--SC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~13
SC1L928 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[18])))) # (SC1L927))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[18])))) # (SC1L927))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[2]))))) ) );


--SC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~17
SC1L933 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[19])))) # (SC1L932))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[19])))) # (SC1L932))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[3]))))) ) );


--SC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~21
SC1L938 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[20])))) # (SC1L937))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[20])))) # (SC1L937))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[4]))))) ) );


--SC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~25
SC1L943 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[21])))) # (SC1L942))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[21])))) # (SC1L942))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[5]))))) ) );


--SC1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~29
SC1L948 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[22])))) # (SC1L947))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[22])))) # (SC1L947))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[6]))))) ) );


--SC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~16
SC1L883 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[10])))) # (SC1L882))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[10])))) # (SC1L882))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[2]))))) ) );


--SC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~20
SC1L888 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[11])))) # (SC1L887))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[11])))) # (SC1L887))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[3]))))) ) );


--SC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~24
SC1L896 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[13])))) # (SC1L895))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[13])))) # (SC1L895))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[5]))))) ) );


--SC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~28
SC1L901 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[14])))) # (SC1L900))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[14])))) # (SC1L900))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[6]))))) ) );


--SC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33
SC1L918 = ( !SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[16])))) # (SC1L917))) # (SC1_av_ld_aligning_data & ((((SC1L847))))) ) ) # ( SC1L661 & ( (!SC1_av_ld_aligning_data & (((TB3L1 & ((YD1_q_a[16])))) # (SC1L917))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[0]))))) ) );


--VC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
VC1L54 = ( !VC1_read & ( (!XB3_mem_used[1] & (XB3L16 & (((VB1L53 & VB1_saved_grant[0])) # (VB1L54)))) ) ) # ( VC1_read & ( (((LD1_waitrequest))) ) );


--VC1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
VC1L92 = ( !VC1_write & ( (!XB3_mem_used[1] & (AC1L9 & (VB1_saved_grant[0] & ((VB1L53) # (VB1L54))))) ) ) # ( VC1_write & ( (((LD1_waitrequest))) ) );


--SC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
SC1L742 = ( !SC1_D_iw[14] & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & (!SC1_D_iw[16] & (!SC1_D_iw[11] & SC1L545)))) ) ) # ( SC1_D_iw[14] & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & (SC1_D_iw[15] & (!SC1_D_iw[11] & SC1L545)))) ) );


--DB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
DB1L45 = AMPP_FUNCTION(!A1L137, !A1L147, !A1L140, !A1L142, !DB1_state, !A1L145, !A1L138);


--SC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
SC1L805 = ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & ((SC1_W_alu_result[0]))) # (SC1_R_ctrl_br_cmp & (SC1_W_cmp_result))))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[0])))) ) ) # ( SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & ((SC1_W_control_rd_data[0]))) # (SC1_R_ctrl_br_cmp & (SC1_W_cmp_result))))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[0])))) ) );


--SW[8] is SW[8]
SW[8] = INPUT();


--SW[9] is SW[9]
SW[9] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(U1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(U1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(U1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(U1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(U1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(U1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(U1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(U1_data_out[7]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(cntr[24]);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L205);


--HEX0[0] is HEX0[0]
HEX0[0] = OUTPUT(R1_data_out[0]);


--HEX0[1] is HEX0[1]
HEX0[1] = OUTPUT(R1_data_out[1]);


--HEX0[2] is HEX0[2]
HEX0[2] = OUTPUT(R1_data_out[2]);


--HEX0[3] is HEX0[3]
HEX0[3] = OUTPUT(R1_data_out[3]);


--HEX0[4] is HEX0[4]
HEX0[4] = OUTPUT(R1_data_out[4]);


--HEX0[5] is HEX0[5]
HEX0[5] = OUTPUT(R1_data_out[5]);


--HEX0[6] is HEX0[6]
HEX0[6] = OUTPUT(R1_data_out[6]);


--A1L141 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L141 = INPUT();


--A1L146 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L146 = OUTPUT(DB1_adapted_tdo);


--A1L139 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L139 = OUTPUT(A1L138);


--A1L171 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L171 = INPUT();


--A1L167 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L167 = INPUT();


--A1L164 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L164 = INPUT();


--A1L156 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L156 = INPUT();


--A1L160 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L160 = INPUT();


--A1L158 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L158 = INPUT();


--A1L166 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L166 = INPUT();


--A1L155 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L155 = INPUT();


--A1L165 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L165 = INPUT();


--A1L157 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L157 = INPUT();


--A1L161 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L161 = INPUT();


--A1L159 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L159 = INPUT();


--A1L169 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L169 = INPUT();


--A1L148 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L148 = INPUT();


--A1L173 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L173 = OUTPUT(PD1_sr[0]);


--A1L152 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L152 = OUTPUT(PD1_ir_out[0]);


--A1L153 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L153 = OUTPUT(PD1_ir_out[1]);


--U1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

U1_data_out[0] = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

U1_data_out[1] = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

U1_data_out[2] = DFFEAS(SC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

U1_data_out[3] = DFFEAS(SC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

U1_data_out[4] = DFFEAS(SC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

U1_data_out[5] = DFFEAS(SC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

U1_data_out[6] = DFFEAS(SC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

U1_data_out[7] = DFFEAS(SC1_d_writedata[7], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--R1_data_out[0] is nios_system:u0|nios_system_hex0:hex0|data_out[0]
--register power-up is low

R1_data_out[0] = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--R1_data_out[1] is nios_system:u0|nios_system_hex0:hex0|data_out[1]
--register power-up is low

R1_data_out[1] = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--R1_data_out[2] is nios_system:u0|nios_system_hex0:hex0|data_out[2]
--register power-up is low

R1_data_out[2] = DFFEAS(SC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--R1_data_out[3] is nios_system:u0|nios_system_hex0:hex0|data_out[3]
--register power-up is low

R1_data_out[3] = DFFEAS(SC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--R1_data_out[4] is nios_system:u0|nios_system_hex0:hex0|data_out[4]
--register power-up is low

R1_data_out[4] = DFFEAS(SC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--R1_data_out[5] is nios_system:u0|nios_system_hex0:hex0|data_out[5]
--register power-up is low

R1_data_out[5] = DFFEAS(SC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--R1_data_out[6] is nios_system:u0|nios_system_hex0:hex0|data_out[6]
--register power-up is low

R1_data_out[6] = DFFEAS(SC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , R1L1,  ,  ,  ,  );


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L144, DB1_td_shift[0], !A1L136);


--A1L138 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L138 = INPUT();


--PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

PD1_sr[0] = DFFEAS(PD1L56, A1L170,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

PD1_ir_out[0] = DFFEAS(RD3_dreg[0], A1L170,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

PD1_ir_out[1] = DFFEAS(RD2_dreg[0], A1L170,  ,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

SC1_d_writedata[0] = DFFEAS(YC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

Z1_r_sync_rst = DFFEAS(Z1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

YB7_wait_latency_counter[0] = DFFEAS(YB7L19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB7_mem_used[1] = DFFEAS(XB7L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
BC1L1 = (SC1_W_alu_result[16] & (!SC1_W_alu_result[15] & (!SC1_W_alu_result[14] & !SC1_W_alu_result[13])));


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
BC1L3 = ( !SC1_W_alu_result[9] & ( !SC1_W_alu_result[7] & ( (!SC1_W_alu_result[8] & (SC1_W_alu_result[12] & (!SC1_W_alu_result[11] & !SC1_W_alu_result[10]))) ) ) );


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
BC1L6 = ( BC1L3 & ( (SC1_W_alu_result[4] & (SC1_W_alu_result[5] & (!SC1_W_alu_result[6] & BC1L1))) ) );


--SC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

SC1_d_write = DFFEAS(SC1_E_st_stall, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

AC1_write_accepted = DFFEAS(AC1L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L1 is nios_system:u0|nios_system_leds:leds|always0~0
U1L1 = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & (SC1_d_write & !AC1_write_accepted)));


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !Z1_r_sync_rst);


--YB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

YB7_wait_latency_counter[1] = DFFEAS(YB7L20, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L2 is nios_system:u0|nios_system_leds:leds|always0~1
U1L2 = (DB1_rst1 & !YB7_wait_latency_counter[1]);


--U1L3 is nios_system:u0|nios_system_leds:leds|always0~2
U1L3 = ( U1L2 & ( (!YB7_wait_latency_counter[0] & (!XB7_mem_used[1] & (BC1L6 & U1L1))) ) );


--SC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

SC1_d_writedata[1] = DFFEAS(YC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

SC1_d_writedata[2] = DFFEAS(YC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

SC1_d_writedata[3] = DFFEAS(YC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

SC1_d_writedata[4] = DFFEAS(YC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

SC1_d_writedata[5] = DFFEAS(YC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

SC1_d_writedata[6] = DFFEAS(YC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

SC1_d_writedata[7] = DFFEAS(YC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB8_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0]
--register power-up is low

YB8_wait_latency_counter[0] = DFFEAS(YB8L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[1]
--register power-up is low

YB8_wait_latency_counter[1] = DFFEAS(YB8L18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB8_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB8_mem_used[1] = DFFEAS(XB8L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB8L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|m0_write~0
WB8L1 = ( BC1L3 & ( !XB8_mem_used[1] & ( (!SC1_W_alu_result[4] & (SC1_W_alu_result[5] & (!SC1_W_alu_result[6] & BC1L1))) ) ) );


--R1L1 is nios_system:u0|nios_system_hex0:hex0|always0~0
R1L1 = ( WB8L1 & ( (DB1_rst1 & (U1L1 & (!YB8_wait_latency_counter[0] & !YB8_wait_latency_counter[1]))) ) );


--A1L144 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L144 = INPUT();


--A1L136 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L136 = INPUT();


--A1L163 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L163 = INPUT();


--A1L174 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L174 = INPUT();


--A1L149 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L149 = INPUT();


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
MD1L2 = (A1L163 & (!A1L174 & A1L149));


--A1L154 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L154 = INPUT();


--PD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
PD1L54 = (PD1_sr[0] & (((!A1L149) # (!A1L154)) # (A1L174)));


--RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

RD3_dreg[0] = DFFEAS(RD3_din_s1, A1L170,  ,  ,  ,  ,  ,  ,  );


--A1L150 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L150 = INPUT();


--A1L151 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L151 = INPUT();


--PD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
PD1L55 = ( !A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & (A1L154 & RD3_dreg[0]))) ) ) );


--PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

PD1_DRsize.000 = DFFEAS(VCC, A1L170,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--A1L172 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L172 = INPUT();


--PD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
PD1L56 = ( PD1_DRsize.000 & ( A1L172 & ( (!MD1L2 & (((PD1L55)) # (PD1L54))) # (MD1L2 & (((PD1_sr[1])))) ) ) ) # ( !PD1_DRsize.000 & ( A1L172 & ( ((PD1L55) # (PD1L54)) # (MD1L2) ) ) ) # ( PD1_DRsize.000 & ( !A1L172 & ( (!MD1L2 & (((PD1L55)) # (PD1L54))) # (MD1L2 & (((PD1_sr[1])))) ) ) ) # ( !PD1_DRsize.000 & ( !A1L172 & ( (!MD1L2 & ((PD1L55) # (PD1L54))) ) ) );


--A1L170 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L170 = INPUT();


--RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

RD2_dreg[0] = DFFEAS(RD2_din_s1, A1L170,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Z1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

Z1_r_sync_rst_chain[1] = DFFEAS(Z1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
Z1L1 = ((Z1_r_sync_rst & !Z1_r_sync_rst_chain[1])) # (Z1_altera_reset_synchronizer_int_chain[4]);


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0
AC1L9 = (SC1_d_write & !AC1_write_accepted);


--SC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

SC1_d_read = DFFEAS(SC1_d_read_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

AC1_read_accepted = DFFEAS(AC1L7, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0
ZB1L1 = ( AC1_read_accepted & ( (DB1_rst1 & (SC1_d_write & !AC1_write_accepted)) ) ) # ( !AC1_read_accepted & ( (DB1_rst1 & (((SC1_d_write & !AC1_write_accepted)) # (SC1_d_read))) ) );


--YB7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0
YB7L18 = ( AC1L9 & ( ZB1L1 & ( (!XB7_mem_used[1] & (BC1L6 & ((YB7_wait_latency_counter[1]) # (YB7_wait_latency_counter[0])))) ) ) ) # ( !AC1L9 & ( ZB1L1 & ( (!XB7_mem_used[1] & (BC1L6 & ((!YB7_wait_latency_counter[0]) # (YB7_wait_latency_counter[1])))) ) ) );


--YB7L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
YB7L19 = (!YB7_wait_latency_counter[0] & YB7L18);


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
AC1L8 = (SC1_d_read & !AC1_read_accepted);


--YB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB7_read_latency_shift_reg[0] = DFFEAS(YB7L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB7_mem_used[0] = DFFEAS(XB7L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB9L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0
WB9L1 = (DB1_rst1 & (SC1_d_write & !AC1_write_accepted));


--YB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
YB7L12 = ( U1L2 & ( (BC1L6 & (!YB7_wait_latency_counter[0] $ (((!WB9L1) # (XB7_mem_used[1]))))) ) );


--XB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
XB7L5 = ( YB7L12 & ( (!XB7_mem_used[0] & (XB7_mem_used[1])) # (XB7_mem_used[0] & (!YB7_read_latency_shift_reg[0] & ((AC1L8) # (XB7_mem_used[1])))) ) ) # ( !YB7L12 & ( (XB7_mem_used[1] & ((!YB7_read_latency_shift_reg[0]) # (!XB7_mem_used[0]))) ) );


--SC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

SC1_R_ctrl_shift_rot = DFFEAS(SC1L247, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

SC1_R_ctrl_logic = DFFEAS(SC1L231, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

SC1_E_src1[4] = DFFEAS(SC1L702, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

SC1_E_src2[4] = DFFEAS(SC1L738, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

SC1_R_logic_op[1] = DFFEAS(SC1L300, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

SC1_R_logic_op[0] = DFFEAS(SC1L299, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0
SC1L356 = (!SC1_E_src1[4] & ((!SC1_E_src2[4] & (!SC1_R_logic_op[1] & !SC1_R_logic_op[0])) # (SC1_E_src2[4] & (SC1_R_logic_op[1])))) # (SC1_E_src1[4] & (!SC1_R_logic_op[1] $ (((!SC1_E_src2[4]) # (!SC1_R_logic_op[0])))));


--SC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0
SC1L312 = ( SC1L62 & ( (!SC1_R_ctrl_shift_rot & (((!SC1_R_ctrl_logic) # (SC1L356)))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[4])) ) ) # ( !SC1L62 & ( (!SC1_R_ctrl_shift_rot & (((SC1_R_ctrl_logic & SC1L356)))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[4])) ) );


--SC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

SC1_R_ctrl_rd_ctl_reg = DFFEAS(SC1_D_op_rdctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

SC1_R_ctrl_br_cmp = DFFEAS(SC1L208, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
SC1L340 = (SC1_R_ctrl_br_cmp) # (SC1_R_ctrl_rd_ctl_reg);


--SC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

SC1_E_src1[5] = DFFEAS(SC1L703, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~1
SC1L357 = (!SC1_E_src1[5] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[5])) # (SC1_R_logic_op[1] & ((SC1_E_src2[5]))))) # (SC1_E_src1[5] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[5])))));


--SC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~2
SC1L313 = ( SC1L66 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L357)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[5])))) ) ) # ( !SC1L66 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L357)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[5])))) ) );


--SC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

SC1_E_src1[6] = DFFEAS(SC1L704, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~2
SC1L358 = (!SC1_E_src1[6] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[6])) # (SC1_R_logic_op[1] & ((SC1_E_src2[6]))))) # (SC1_E_src1[6] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[6])))));


--SC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~3
SC1L314 = ( SC1L70 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L358)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[6])))) ) ) # ( !SC1L70 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L358)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[6])))) ) );


--SC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

SC1_E_src1[16] = DFFEAS(SC1L714, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~3
SC1L368 = (!SC1_E_src1[16] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[16])) # (SC1_R_logic_op[1] & ((SC1_E_src2[16]))))) # (SC1_E_src1[16] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[16])))));


--SC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~4
SC1L324 = ( SC1L74 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L368)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[16])))) ) ) # ( !SC1L74 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L368)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[16])))) ) );


--SC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

SC1_E_src1[15] = DFFEAS(SC1L713, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~4
SC1L367 = (!SC1_E_src2[15] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[15])) # (SC1_R_logic_op[1] & ((SC1_E_src1[15]))))) # (SC1_E_src2[15] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[15])))));


--SC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~5
SC1L323 = ( SC1L78 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L367)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) ) # ( !SC1L78 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L367)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) );


--SC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

SC1_E_src1[14] = DFFEAS(SC1L712, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~5
SC1L366 = (!SC1_E_src2[14] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[14])) # (SC1_R_logic_op[1] & ((SC1_E_src1[14]))))) # (SC1_E_src2[14] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[14])))));


--SC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~6
SC1L322 = ( SC1L82 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L366)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[14])))) ) ) # ( !SC1L82 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L366)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[14])))) ) );


--SC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

SC1_E_src1[13] = DFFEAS(SC1L711, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~6
SC1L365 = (!SC1_E_src2[13] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[13])) # (SC1_R_logic_op[1] & ((SC1_E_src1[13]))))) # (SC1_E_src2[13] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[13])))));


--SC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~7
SC1L321 = ( SC1L86 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L365)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[13])))) ) ) # ( !SC1L86 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L365)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[13])))) ) );


--SC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

SC1_E_src1[8] = DFFEAS(SC1L706, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~7
SC1L360 = (!SC1_E_src1[8] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[8])) # (SC1_R_logic_op[1] & ((SC1_E_src2[8]))))) # (SC1_E_src1[8] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[8])))));


--SC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~8
SC1L316 = ( SC1L90 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L360)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[8])))) ) ) # ( !SC1L90 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L360)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[8])))) ) );


--SC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

SC1_E_src1[12] = DFFEAS(SC1L710, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~8
SC1L364 = (!SC1_E_src1[12] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[12])) # (SC1_R_logic_op[1] & ((SC1_E_src2[12]))))) # (SC1_E_src1[12] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[12])))));


--SC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~9
SC1L320 = ( SC1L94 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L364)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[12])))) ) ) # ( !SC1L94 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L364)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[12])))) ) );


--SC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

SC1_E_src1[11] = DFFEAS(SC1L709, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~9
SC1L363 = (!SC1_E_src2[11] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[11])) # (SC1_R_logic_op[1] & ((SC1_E_src1[11]))))) # (SC1_E_src2[11] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[11])))));


--SC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~10
SC1L319 = ( SC1L98 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L363)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[11])))) ) ) # ( !SC1L98 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L363)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[11])))) ) );


--SC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

SC1_E_src1[10] = DFFEAS(SC1L708, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10
SC1L362 = (!SC1_E_src2[10] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[10])) # (SC1_R_logic_op[1] & ((SC1_E_src1[10]))))) # (SC1_E_src2[10] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[10])))));


--SC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11
SC1L318 = ( SC1L102 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L362)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[10])))) ) ) # ( !SC1L102 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L362)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[10])))) ) );


--SC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

SC1_E_src1[9] = DFFEAS(SC1L707, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~11
SC1L361 = (!SC1_E_src2[9] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[9])) # (SC1_R_logic_op[1] & ((SC1_E_src1[9]))))) # (SC1_E_src2[9] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[9])))));


--SC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~12
SC1L317 = ( SC1L106 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L361)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[9])))) ) ) # ( !SC1L106 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L361)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[9])))) ) );


--SC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

SC1_E_src1[7] = DFFEAS(SC1L705, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~12
SC1L359 = (!SC1_E_src2[7] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[7])) # (SC1_R_logic_op[1] & ((SC1_E_src1[7]))))) # (SC1_E_src2[7] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[7])))));


--SC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~13
SC1L315 = ( SC1L110 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L359)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[7])))) ) ) # ( !SC1L110 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L359)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[7])))) ) );


--SC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

SC1_E_src2[3] = DFFEAS(SC1L737, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

SC1_E_src1[3] = DFFEAS(SC1L701, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~13
SC1L355 = (!SC1_E_src2[3] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[3])) # (SC1_R_logic_op[1] & ((SC1_E_src1[3]))))) # (SC1_E_src2[3] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[3])))));


--SC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~14
SC1L311 = ( SC1L114 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L355)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[3])))) ) ) # ( !SC1L114 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L355)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[3])))) ) );


--SC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

SC1_E_src2[2] = DFFEAS(SC1L736, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

SC1_E_src1[2] = DFFEAS(SC1L700, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~14
SC1L354 = (!SC1_E_src2[2] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[2])) # (SC1_R_logic_op[1] & ((SC1_E_src1[2]))))) # (SC1_E_src2[2] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[2])))));


--SC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~15
SC1L310 = ( SC1L118 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L354)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[2])))) ) ) # ( !SC1L118 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L354)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[2])))) ) );


--SC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

SC1_E_new_inst = DFFEAS(SC1_R_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L975 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
SC1L975 = (SC1_E_new_inst & SC1_R_ctrl_st);


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
AC1L1 = (!AC1_write_accepted & !SC1_d_read);


--BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
BC1L10 = (SC1_W_alu_result[4] & !SC1_W_alu_result[5]);


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
BC1L11 = ( !AC1_read_accepted & ( BC1L10 & ( (SC1_W_alu_result[6] & (BC1L1 & (BC1L3 & SC1_d_read))) ) ) );


--XB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB5_mem_used[1] = DFFEAS(XB5L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]
--register power-up is low

YB5_wait_latency_counter[1] = DFFEAS(YB5L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]
--register power-up is low

YB5_wait_latency_counter[0] = DFFEAS(YB5L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
SB1L4 = ( !YB5_wait_latency_counter[1] & ( YB5_wait_latency_counter[0] & ( (DB1_rst1 & (!WB9L1 & (BC1L11 & !XB5_mem_used[1]))) ) ) ) # ( !YB5_wait_latency_counter[1] & ( !YB5_wait_latency_counter[0] & ( (DB1_rst1 & (WB9L1 & (BC1L11 & !XB5_mem_used[1]))) ) ) );


--XB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB2_mem_used[1] = DFFEAS(XB2L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

YB2_wait_latency_counter[1] = DFFEAS(YB2L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

YB2_wait_latency_counter[0] = DFFEAS(YB2L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
BC1L12 = (!SC1_W_alu_result[4] & (SC1_W_alu_result[5] & !SC1_W_alu_result[3]));


--BC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3
BC1L13 = ( !AC1_read_accepted & ( BC1L12 & ( (SC1_W_alu_result[6] & (BC1L1 & (BC1L3 & SC1_d_read))) ) ) );


--SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
SB1L5 = ( YB2_wait_latency_counter[0] & ( BC1L13 & ( (DB1_rst1 & (!WB9L1 & (!XB2_mem_used[1] & !YB2_wait_latency_counter[1]))) ) ) ) # ( !YB2_wait_latency_counter[0] & ( BC1L13 & ( (DB1_rst1 & (WB9L1 & (!XB2_mem_used[1] & !YB2_wait_latency_counter[1]))) ) ) );


--YB8L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~0
YB8L12 = ( WB9L1 & ( (DB1_rst1 & (!YB8_wait_latency_counter[0] & (!YB8_wait_latency_counter[1] & WB8L1))) ) ) # ( !WB9L1 & ( (DB1_rst1 & (YB8_wait_latency_counter[0] & (!YB8_wait_latency_counter[1] & WB8L1))) ) );


--YB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|wait_latency_counter[0]
--register power-up is low

YB6_wait_latency_counter[0] = DFFEAS(YB6L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pbs_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB6_mem_used[1] = DFFEAS(XB6L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pbs_s1_agent|m0_write~0
WB6L1 = ( BC1L3 & ( !XB6_mem_used[1] & ( (!SC1_W_alu_result[4] & (!SC1_W_alu_result[5] & (SC1_W_alu_result[6] & BC1L1))) ) ) );


--YB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|wait_latency_counter[1]
--register power-up is low

YB6_wait_latency_counter[1] = DFFEAS(YB6L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|read_latency_shift_reg~0
YB6L9 = ( !YB6_wait_latency_counter[1] & ( (DB1_rst1 & (WB6L1 & (!WB9L1 $ (!YB6_wait_latency_counter[0])))) ) );


--YB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1
YB7L13 = ( U1L2 & ( (!XB7_mem_used[1] & (BC1L6 & (!YB7_wait_latency_counter[0] $ (!WB9L1)))) ) );


--XB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB1_mem_used[1] = DFFEAS(XB1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L68, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0
BC1L8 = (SC1_W_alu_result[5] & SC1_W_alu_result[3]);


--SB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
SB1L6 = ( T1_av_waitrequest & ( BC1L8 & ( (!SC1_W_alu_result[4] & (SC1_W_alu_result[6] & (BC1L1 & BC1L3))) ) ) );


--YB9_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]
--register power-up is low

YB9_wait_latency_counter[0] = DFFEAS(YB9L26, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB9_mem_used[1] = DFFEAS(XB9L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB9L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~1
WB9L2 = ( !XB9_mem_used[1] & ( (!SC1_W_alu_result[5] & (!SC1_W_alu_result[6] & (BC1L1 & BC1L3))) ) );


--YB9_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]
--register power-up is low

YB9_wait_latency_counter[1] = DFFEAS(YB9L27, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L295 is nios_system:u0|nios_system_timer_0:timer_0|period_l_wr_strobe~0
CB1L295 = (DB1_rst1 & !YB9_wait_latency_counter[1]);


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
SB1L1 = ( WB9L2 & ( CB1L295 & ( (!XB1_mem_used[1] & ((!WB9L1 $ (!YB9_wait_latency_counter[0])) # (SB1L6))) # (XB1_mem_used[1] & (!WB9L1 $ (((!YB9_wait_latency_counter[0]))))) ) ) ) # ( !WB9L2 & ( CB1L295 & ( (!XB1_mem_used[1] & SB1L6) ) ) ) # ( WB9L2 & ( !CB1L295 & ( (!XB1_mem_used[1] & SB1L6) ) ) ) # ( !WB9L2 & ( !CB1L295 & ( (!XB1_mem_used[1] & SB1L6) ) ) );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1
BC1L2 = ( !SC1_W_alu_result[14] & ( !SC1_W_alu_result[13] & ( (!SC1_W_alu_result[12] & (SC1_W_alu_result[11] & (SC1_W_alu_result[16] & !SC1_W_alu_result[15]))) ) ) );


--BC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[3]~0
BC1L14 = ( BC1L3 & ( SC1_W_alu_result[3] & ( (BC1L1 & ((!SC1_W_alu_result[4]) # (!SC1_W_alu_result[6]))) ) ) ) # ( BC1L3 & ( !SC1_W_alu_result[3] & ( (BC1L1 & ((!SC1_W_alu_result[6]) # ((!SC1_W_alu_result[4] & !SC1_W_alu_result[5])))) ) ) );


--VB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]
--register power-up is low

VB1_saved_grant[0] = DFFEAS(KC1L1, CLOCK_50, !Z1_r_sync_rst,  , VB1L55,  ,  ,  ,  );


--LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

LD1_waitrequest = DFFEAS(LD1L164, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB3_mem_used[1] = DFFEAS(XB3L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
SB1L7 = (VB1_saved_grant[0] & (!LD1_waitrequest & !XB3_mem_used[1]));


--VB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]
--register power-up is low

VB2_saved_grant[0] = DFFEAS(KC2L1, CLOCK_50, !Z1_r_sync_rst,  , VB2L58,  ,  ,  ,  );


--XB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

XB4_mem_used[1] = DFFEAS(XB4L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
SB1L8 = (DB1_rst1 & (VB2_saved_grant[0] & !XB4_mem_used[1]));


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
SB1L2 = ( SB1L7 & ( SB1L8 & ( (!BC1L13 & (!BC1L11 & !BC1L14)) ) ) ) # ( !SB1L7 & ( SB1L8 & ( (!BC1L13 & (!BC1L2 & (!BC1L11 & !BC1L14))) ) ) ) # ( SB1L7 & ( !SB1L8 & ( (!BC1L13 & (BC1L2 & (!BC1L11 & !BC1L14))) ) ) );


--SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
SB1L3 = ( !SB1L1 & ( !SB1L2 & ( (!SB1L5 & (!YB8L12 & (!YB6L9 & !YB7L13))) ) ) );


--YB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB4_read_latency_shift_reg[0] = DFFEAS(YB4L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

XB4_mem[0][74] = DFFEAS(XB4L17, CLOCK_50, !Z1_r_sync_rst,  , XB4L13,  ,  ,  ,  );


--XB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
--register power-up is low

XB4_mem[0][56] = DFFEAS(XB4L18, CLOCK_50, !Z1_r_sync_rst,  , XB4L13,  ,  ,  ,  );


--TB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
TB3L1 = (YB4_read_latency_shift_reg[0] & ((!XB4_mem[0][74]) # (!XB4_mem[0][56])));


--YB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

YB1_read_latency_shift_reg[0] = DFFEAS(YB1L27, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

YB2_read_latency_shift_reg[0] = DFFEAS(SB1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB5_read_latency_shift_reg[0] = DFFEAS(SB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB6_read_latency_shift_reg[0] = DFFEAS(YB6L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB8_read_latency_shift_reg[0] = DFFEAS(YB8L13, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
GC1L2 = ( !YB6_read_latency_shift_reg[0] & ( !YB8_read_latency_shift_reg[0] & ( (!YB7_read_latency_shift_reg[0] & (!YB1_read_latency_shift_reg[0] & (!YB2_read_latency_shift_reg[0] & !YB5_read_latency_shift_reg[0]))) ) ) );


--YB9_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

YB9_read_latency_shift_reg[0] = DFFEAS(YB9L22, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

YB3_read_latency_shift_reg[0] = DFFEAS(YB3L36, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

XB3_mem[0][74] = DFFEAS(XB3L17, CLOCK_50, !Z1_r_sync_rst,  , XB3L13,  ,  ,  ,  );


--XB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
--register power-up is low

XB3_mem[0][56] = DFFEAS(XB3L18, CLOCK_50, !Z1_r_sync_rst,  , XB3L13,  ,  ,  ,  );


--GC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
GC1L3 = (!YB9_read_latency_shift_reg[0] & ((!YB3_read_latency_shift_reg[0]) # ((XB3_mem[0][74] & XB3_mem[0][56]))));


--AC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

AC1_end_begintransfer = DFFEAS(AC1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
AC1L2 = ( AC1_end_begintransfer & ( (!SC1_d_read & ((!SC1_d_write) # ((!DB1_rst1 & !AC1_write_accepted)))) ) ) # ( !AC1_end_begintransfer & ( (!SC1_d_read & ((!SC1_d_write) # (!AC1_write_accepted))) ) );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
AC1L3 = ( !AC1L2 & ( (!SC1_d_read) # (((!GC1L2) # (!GC1L3)) # (TB3L1)) ) );


--SC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
SC1_E_st_stall = ( SB1L3 & ( AC1L3 & ( ((SC1_d_write & (AC1L1 & !SB1L4))) # (SC1L975) ) ) ) # ( !SB1L3 & ( AC1L3 & ( SC1L975 ) ) ) # ( SB1L3 & ( !AC1L3 & ( (SC1L975) # (SC1_d_write) ) ) ) # ( !SB1L3 & ( !AC1L3 & ( (SC1L975) # (SC1_d_write) ) ) );


--YB7L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2
YB7L20 = (YB7L18 & (!YB7_wait_latency_counter[0] $ (!YB7_wait_latency_counter[1])));


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB8L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_waitrequest_generated~0
YB8L9 = (!YB8_wait_latency_counter[1] & (!YB8_wait_latency_counter[0] $ (((!WB8L1) # (!WB9L1)))));


--YB8L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~0
YB8L17 = (!YB8_wait_latency_counter[0] & (WB8L1 & (ZB1L1 & !YB8L9)));


--YB8L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~1
YB8L18 = ( ZB1L1 & ( (WB8L1 & ((!YB8_wait_latency_counter[0] & ((YB8_wait_latency_counter[1]))) # (YB8_wait_latency_counter[0] & (AC1L9 & !YB8_wait_latency_counter[1])))) ) );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
BC1L5 = ( BC1L3 & ( (!SC1_W_alu_result[4] & (SC1_W_alu_result[5] & (!SC1_W_alu_result[6] & BC1L1))) ) );


--XB8_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB8_mem_used[0] = DFFEAS(XB8L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB8L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~0
XB8L5 = (DB1_rst1 & (SC1_d_read & !AC1_read_accepted));


--XB8L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~1
XB8L6 = ( XB8_mem_used[0] & ( XB8L5 & ( (!YB8_read_latency_shift_reg[0] & (((BC1L5 & YB8L9)) # (XB8_mem_used[1]))) ) ) ) # ( !XB8_mem_used[0] & ( XB8L5 & ( XB8_mem_used[1] ) ) ) # ( XB8_mem_used[0] & ( !XB8L5 & ( (XB8_mem_used[1] & !YB8_read_latency_shift_reg[0]) ) ) ) # ( !XB8_mem_used[0] & ( !XB8L5 & ( XB8_mem_used[1] ) ) );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L144, DB1L45, !A1L136);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L144, DB1L81, !A1L136);


--A1L145 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L145 = INPUT();


--DB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
DB1L68 = AMPP_FUNCTION(!A1L138, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9], !A1L145);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L144, DB1L54, !A1L136);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L144, DB1L72, !A1L136, DB1L57);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L144, DB1L15, !A1L136, DB1L57);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(CLOCK_50, DB1_rvalid0, !Z1_r_sync_rst);


--DB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
DB1L69 = AMPP_FUNCTION(!DB1_state, !DB1L68, !DB1_tck_t_dav, !DB1_td_shift[1], !DB1_count[9], !DB1_rvalid);


--A1L142 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L142 = INPUT();


--A1L147 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L147 = INPUT();


--A1L137 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L137 = INPUT();


--A1L140 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L140 = INPUT();


--DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
DB1L57 = AMPP_FUNCTION(!A1L142, !A1L147, !A1L137, !A1L140);


--RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

RD3_din_s1 = DFFEAS(DD1_monitor_ready, A1L170,  ,  ,  ,  ,  ,  ,  );


--LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

LD1_MonDReg[0] = DFFEAS(LD1L90, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--PD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
PD1L57 = ( LD1_MonDReg[0] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[0])))) # (MD1L2 & (((PD1_sr[2])))) ) ) # ( !LD1_MonDReg[0] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[0])))) # (MD1L2 & (((PD1_sr[2])))) ) );


--PD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9
PD1L14 = (A1L150 & ((!A1L163) # ((!A1L149) # (A1L174))));


--PD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10
PD1L15 = (!A1L174 & (A1L149 & ((A1L154) # (A1L163))));


--A1L168 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L168 = INPUT();


--MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
MD1_virtual_state_uir = (A1L174 & (A1L149 & A1L168));


--RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

RD2_din_s1 = DFFEAS(SC1_hbreak_enabled, A1L170,  ,  ,  ,  ,  ,  ,  );


--SC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

SC1_R_wr_dst_reg = DFFEAS(SC1_D_wr_dst_reg, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

SC1_W_valid = DFFEAS(SC1L846, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
SC1_W_rf_wren = ((SC1_R_wr_dst_reg & SC1_W_valid)) # (Z1_r_sync_rst);


--SC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

SC1_R_ctrl_ld = DFFEAS(SC1L229, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

SC1_W_cmp_result = DFFEAS(SC1L343, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

SC1_W_control_rd_data[0] = DFFEAS(SC1L346, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

SC1_R_dst_regnum[0] = DFFEAS(SC1L256, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

SC1_R_dst_regnum[1] = DFFEAS(SC1L258, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

SC1_R_dst_regnum[2] = DFFEAS(SC1L260, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

SC1_R_dst_regnum[3] = DFFEAS(SC1L262, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

SC1_R_dst_regnum[4] = DFFEAS(SC1L264, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[2] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

Z1_r_sync_rst_chain[2] = DFFEAS(Z1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
Z1L17 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[2]);


--GC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
GC1_WideOr1 = (!TB3L1 & (GC1L2 & GC1L3));


--SC1L965 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
SC1L965 = (SC1_E_new_inst & SC1_R_ctrl_ld);


--SC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
SC1_d_read_nxt = ((SC1_d_read & GC1_WideOr1)) # (SC1L965);


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
AC1L7 = ( SB1L3 & ( GC1_WideOr1 & ( ((DB1_rst1 & (SC1_d_read & SB1L4))) # (AC1_read_accepted) ) ) ) # ( !SB1L3 & ( GC1_WideOr1 & ( ((DB1_rst1 & SC1_d_read)) # (AC1_read_accepted) ) ) );


--YB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~2
YB7L14 = ( WB9L1 & ( U1L2 & ( (!YB7_wait_latency_counter[0] & (!XB7_mem_used[1] & (BC1L6 & AC1L8))) ) ) ) # ( !WB9L1 & ( U1L2 & ( (YB7_wait_latency_counter[0] & (!XB7_mem_used[1] & (BC1L6 & AC1L8))) ) ) );


--XB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1
XB7L3 = ((XB7_mem_used[0] & ((!YB7_read_latency_shift_reg[0]) # (XB7_mem_used[1])))) # (YB7L14);


--SC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

SC1_D_iw[11] = DFFEAS(SC1L605, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

SC1_D_iw[13] = DFFEAS(SC1L607, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

SC1_D_iw[15] = DFFEAS(SC1L609, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

SC1_D_iw[16] = DFFEAS(SC1L610, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
SC1L558 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

SC1_D_iw[1] = DFFEAS(SC1L595, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

SC1_D_iw[3] = DFFEAS(SC1L597, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

SC1_D_iw[4] = DFFEAS(SC1L598, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

SC1_D_iw[5] = DFFEAS(SC1L599, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
SC1L545 = ( SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
SC1L559 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
SC1L560 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
SC1L242 = ( !SC1_D_iw[16] & ( (SC1_D_iw[12] & (!SC1_D_iw[13] & (!SC1_D_iw[14] & SC1_D_iw[15]))) ) );


--SC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

SC1_R_ctrl_shift_rot_right = DFFEAS(SC1L245, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0
SC1L434 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[3]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[5]));


--SC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
SC1L230 = ( SC1L545 & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[16]))) ) );


--SC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

SC1_E_valid_from_R = DFFEAS(SC1L544, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

SC1_R_ctrl_br = DFFEAS(SC1L669, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

SC1_R_valid = DFFEAS(SC1_D_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

SC1_R_ctrl_retaddr = DFFEAS(SC1L239, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
SC1L715 = (!SC1_E_valid_from_R & (((SC1_R_valid & SC1_R_ctrl_retaddr)))) # (SC1_E_valid_from_R & (((SC1_R_valid & SC1_R_ctrl_retaddr)) # (SC1_R_ctrl_br)));


--SC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

SC1_R_ctrl_jmp_direct = DFFEAS(SC1L227, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
SC1L716 = (SC1_E_valid_from_R & SC1_R_ctrl_jmp_direct);


--SC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2
SC1L702 = ( YC1_q_b[4] & ( (!SC1L715 & (((!SC1L716) # (SC1_D_iw[8])))) # (SC1L715 & (SC1L2)) ) ) # ( !YC1_q_b[4] & ( (!SC1L715 & (((SC1L716 & SC1_D_iw[8])))) # (SC1L715 & (SC1L2)) ) );


--SC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

SC1_R_src2_use_imm = DFFEAS(SC1L741, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

SC1_R_ctrl_src_imm5_shift_rot = DFFEAS(SC1L249, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
SC1L739 = (!SC1_R_src2_use_imm & !SC1_R_ctrl_src_imm5_shift_rot);


--SC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

SC1_R_ctrl_hi_imm16 = DFFEAS(SC1L220, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

SC1_R_ctrl_force_src2_zero = DFFEAS(SC1L219, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
SC1L738 = ( !SC1_R_ctrl_force_src2_zero & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1L739 & ((SC1_D_iw[10]))) # (SC1L739 & (YC2_q_b[4])))) ) );


--SC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
SC1L302 = (!SC1L545 & ((SC1_D_iw[4]))) # (SC1L545 & (SC1_D_iw[15]));


--SC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
SC1L561 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
SC1L546 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
SC1L547 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
SC1L548 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
SC1L549 = ( SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
SC1L550 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
SC1L300 = ( SC1L201 ) # ( !SC1L201 & ( (((SC1L545 & SC1L202)) # (SC1L205)) # (SC1L302) ) );


--SC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
SC1L301 = (!SC1L545 & ((SC1_D_iw[3]))) # (SC1L545 & (SC1_D_iw[14]));


--SC1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
SC1L299 = ( SC1L301 ) # ( !SC1L301 & ( (((SC1L545 & SC1L202)) # (SC1L201)) # (SC1L205) ) );


--SC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

SC1_E_alu_sub = DFFEAS(SC1L342, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
SC1L562 = ( !SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
SC1_D_op_rdctl = (SC1L545 & SC1L562);


--SC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
SC1L563 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
SC1L564 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
SC1L551 = ( SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
SC1L667 = (!SC1_D_iw[0] & ((!SC1_D_iw[4]) # ((!SC1_D_iw[5]) # (!SC1_D_iw[3]))));


--SC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
SC1L668 = (SC1_D_iw[1] & SC1_D_iw[2]);


--SC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
SC1L207 = ( !SC1L667 & ( SC1L668 & ( (!SC1L546 & (!SC1L549 & (!SC1L550 & !SC1L551))) ) ) ) # ( SC1L667 & ( !SC1L668 & ( (!SC1L546 & (!SC1L549 & (!SC1L550 & !SC1L551))) ) ) ) # ( !SC1L667 & ( !SC1L668 & ( (!SC1L546 & (!SC1L549 & (!SC1L550 & !SC1L551))) ) ) );


--SC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
SC1L208 = ( SC1L254 & ( SC1L207 ) ) # ( !SC1L254 & ( SC1L207 & ( (SC1L545 & (((SC1L564) # (SC1L563)) # (SC1L202))) ) ) ) # ( SC1L254 & ( !SC1L207 ) ) # ( !SC1L254 & ( !SC1L207 ) );


--SC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~1
SC1L435 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[4])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[6])));


--SC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~3
SC1L703 = ( YC1_q_b[5] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[9])))) # (SC1L715 & (((SC1L6)))) ) ) # ( !YC1_q_b[5] & ( (!SC1L715 & (SC1L716 & ((SC1_D_iw[9])))) # (SC1L715 & (((SC1L6)))) ) );


--SC1L511 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~0
SC1L511 = ((SC1_R_ctrl_force_src2_zero) # (SC1_R_ctrl_hi_imm16)) # (SC1_R_ctrl_src_imm5_shift_rot);


--SC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~2
SC1L436 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[5])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[7])));


--SC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~4
SC1L704 = ( YC1_q_b[6] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[10])))) # (SC1L715 & (((SC1L10)))) ) ) # ( !YC1_q_b[6] & ( (!SC1L715 & (SC1L716 & (SC1_D_iw[10]))) # (SC1L715 & (((SC1L10)))) ) );


--SC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~3
SC1L446 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[15])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[17])));


--SC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

SC1_D_iw[20] = DFFEAS(SC1L614, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~5
SC1L714 = ( YC1_q_b[16] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[20])))) # (SC1L715 & (((SC1L14)))) ) ) # ( !YC1_q_b[16] & ( (!SC1L715 & (SC1L716 & ((SC1_D_iw[20])))) # (SC1L715 & (((SC1L14)))) ) );


--SC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

SC1_D_iw[21] = DFFEAS(SC1L615, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
SC1L717 = ( YC2_q_b[16] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[6])))) ) ) # ( !YC2_q_b[16] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[6])))) ) );


--SC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

SC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(SC1L253, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
SC1L733 = (SC1_R_ctrl_unsigned_lo_imm16) # (SC1_R_ctrl_force_src2_zero);


--SC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~4
SC1L445 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[14]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[16]));


--SC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

SC1_D_iw[19] = DFFEAS(SC1L613, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~6
SC1L713 = ( YC1_q_b[15] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[19])))) # (SC1L715 & (((SC1L18)))) ) ) # ( !YC1_q_b[15] & ( (!SC1L715 & (SC1L716 & ((SC1_D_iw[19])))) # (SC1L715 & (((SC1L18)))) ) );


--SC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~5
SC1L444 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[13]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[15]));


--SC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

SC1_D_iw[18] = DFFEAS(SC1L612, CLOCK_50, !Z1_r_sync_rst,  , SC1L660,  ,  ,  ,  );


--SC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~7
SC1L712 = ( YC1_q_b[14] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[18])))) # (SC1L715 & (((SC1L22)))) ) ) # ( !YC1_q_b[14] & ( (!SC1L715 & (SC1L716 & (SC1_D_iw[18]))) # (SC1L715 & (((SC1L22)))) ) );


--SC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~6
SC1L443 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[12])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[14])));


--SC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~8
SC1L711 = ( YC1_q_b[13] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[17])))) # (SC1L715 & (((SC1L26)))) ) ) # ( !YC1_q_b[13] & ( (!SC1L715 & (SC1L716 & (SC1_D_iw[17]))) # (SC1L715 & (((SC1L26)))) ) );


--SC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~7
SC1L438 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[7]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[9]));


--SC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~9
SC1L706 = ( YC1_q_b[8] & ( (!SC1L715 & (((!SC1L716)) # (SC1_D_iw[12]))) # (SC1L715 & (((SC1L30)))) ) ) # ( !YC1_q_b[8] & ( (!SC1L715 & (SC1_D_iw[12] & (SC1L716))) # (SC1L715 & (((SC1L30)))) ) );


--SC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~8
SC1L442 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[11])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[13])));


--SC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~10
SC1L710 = ( YC1_q_b[12] & ( (!SC1L715 & (((!SC1L716)) # (SC1_D_iw[16]))) # (SC1L715 & (((SC1L34)))) ) ) # ( !YC1_q_b[12] & ( (!SC1L715 & (SC1_D_iw[16] & (SC1L716))) # (SC1L715 & (((SC1L34)))) ) );


--SC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~9
SC1L441 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[10]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[12]));


--SC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~11
SC1L709 = ( YC1_q_b[11] & ( (!SC1L715 & (((!SC1L716)) # (SC1_D_iw[15]))) # (SC1L715 & (((SC1L38)))) ) ) # ( !YC1_q_b[11] & ( (!SC1L715 & (SC1_D_iw[15] & (SC1L716))) # (SC1L715 & (((SC1L38)))) ) );


--SC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10
SC1L440 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[9]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[11]));


--SC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12
SC1L708 = ( YC1_q_b[10] & ( (!SC1L715 & (((!SC1L716)) # (SC1_D_iw[14]))) # (SC1L715 & (((SC1L42)))) ) ) # ( !YC1_q_b[10] & ( (!SC1L715 & (SC1_D_iw[14] & (SC1L716))) # (SC1L715 & (((SC1L42)))) ) );


--SC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~11
SC1L439 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[8])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[10])));


--SC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~13
SC1L707 = ( YC1_q_b[9] & ( (!SC1L715 & (((!SC1L716)) # (SC1_D_iw[13]))) # (SC1L715 & (((SC1L46)))) ) ) # ( !YC1_q_b[9] & ( (!SC1L715 & (SC1_D_iw[13] & (SC1L716))) # (SC1L715 & (((SC1L46)))) ) );


--SC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~12
SC1L437 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[6])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[8])));


--SC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~14
SC1L705 = ( YC1_q_b[7] & ( (!SC1L715 & (((!SC1L716)) # (SC1_D_iw[11]))) # (SC1L715 & (((SC1L50)))) ) ) # ( !YC1_q_b[7] & ( (!SC1L715 & (SC1_D_iw[11] & (SC1L716))) # (SC1L715 & (((SC1L50)))) ) );


--SC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~13
SC1L433 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[2]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[4]));


--SC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
SC1L737 = ( SC1_D_iw[9] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L739) # (YC2_q_b[3])))) ) ) # ( !SC1_D_iw[9] & ( (YC2_q_b[3] & (SC1L739 & (!SC1_R_ctrl_hi_imm16 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~15
SC1L701 = ( YC1_q_b[3] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[7])))) # (SC1L715 & (((SC1L54)))) ) ) # ( !YC1_q_b[3] & ( (!SC1L715 & (SC1L716 & ((SC1_D_iw[7])))) # (SC1L715 & (((SC1L54)))) ) );


--SC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~14
SC1L432 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[1]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[3]));


--SC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3
SC1L736 = ( !SC1_R_ctrl_force_src2_zero & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1L739 & ((SC1_D_iw[8]))) # (SC1L739 & (YC2_q_b[2])))) ) );


--SC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~16
SC1L700 = ( YC1_q_b[2] & ( (!SC1L715 & ((!SC1L716) # ((SC1_D_iw[6])))) # (SC1L715 & (((SC1L58)))) ) ) # ( !YC1_q_b[2] & ( (!SC1L715 & (SC1L716 & (SC1_D_iw[6]))) # (SC1L715 & (((SC1L58)))) ) );


--SC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
SC1L250 = (SC1_D_iw[0] & (!SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3]))));


--SB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
SB1L9 = ( !YB5_wait_latency_counter[1] & ( YB5_wait_latency_counter[0] & ( (DB1_rst1 & (BC1L11 & ((!WB9L1) # (XB5_mem_used[1])))) ) ) ) # ( !YB5_wait_latency_counter[1] & ( !YB5_wait_latency_counter[0] & ( (DB1_rst1 & (WB9L1 & (BC1L11 & !XB5_mem_used[1]))) ) ) );


--XB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB5_mem_used[0] = DFFEAS(XB5L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0
XB5L5 = (!XB5_mem_used[0] & (XB5_mem_used[1])) # (XB5_mem_used[0] & (!YB5_read_latency_shift_reg[0] & ((SB1L9) # (XB5_mem_used[1]))));


--YB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]~0
YB5L15 = ( YB5_wait_latency_counter[1] & ( YB5_wait_latency_counter[0] & ( (ZB1L1 & (BC1L11 & !XB5_mem_used[1])) ) ) ) # ( !YB5_wait_latency_counter[1] & ( YB5_wait_latency_counter[0] & ( (AC1L9 & (ZB1L1 & (BC1L11 & !XB5_mem_used[1]))) ) ) ) # ( YB5_wait_latency_counter[1] & ( !YB5_wait_latency_counter[0] & ( (ZB1L1 & (BC1L11 & !XB5_mem_used[1])) ) ) ) # ( !YB5_wait_latency_counter[1] & ( !YB5_wait_latency_counter[0] & ( (!AC1L9 & (ZB1L1 & (BC1L11 & !XB5_mem_used[1]))) ) ) );


--YB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1
YB5L16 = (YB5L15 & (!YB5_wait_latency_counter[1] $ (!YB5_wait_latency_counter[0])));


--YB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~2
YB5L17 = (!YB5_wait_latency_counter[0] & YB5L15);


--SB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
SB1L10 = ( YB2_wait_latency_counter[0] & ( BC1L13 & ( (DB1_rst1 & (!YB2_wait_latency_counter[1] & ((!WB9L1) # (XB2_mem_used[1])))) ) ) ) # ( !YB2_wait_latency_counter[0] & ( BC1L13 & ( (DB1_rst1 & (WB9L1 & (!XB2_mem_used[1] & !YB2_wait_latency_counter[1]))) ) ) );


--XB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB2_mem_used[0] = DFFEAS(XB2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
XB2L5 = (!XB2_mem_used[0] & (XB2_mem_used[1])) # (XB2_mem_used[0] & (!YB2_read_latency_shift_reg[0] & ((SB1L10) # (XB2_mem_used[1]))));


--YB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
YB2L8 = ( YB2_wait_latency_counter[0] & ( BC1L13 & ( (ZB1L1 & (!XB2_mem_used[1] & ((YB2_wait_latency_counter[1]) # (AC1L9)))) ) ) ) # ( !YB2_wait_latency_counter[0] & ( BC1L13 & ( (ZB1L1 & (!XB2_mem_used[1] & ((!AC1L9) # (YB2_wait_latency_counter[1])))) ) ) );


--YB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
YB2L10 = (YB2L8 & (!YB2_wait_latency_counter[1] $ (!YB2_wait_latency_counter[0])));


--YB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
YB2L11 = (!YB2_wait_latency_counter[0] & YB2L8);


--YB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|av_waitrequest_generated~0
YB6L6 = (!YB6_wait_latency_counter[1] & (!YB6_wait_latency_counter[0] $ (((!WB9L1) # (!WB6L1)))));


--YB6L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|wait_latency_counter~0
YB6L14 = (ZB1L1 & (!YB6_wait_latency_counter[0] & (WB6L1 & !YB6L6)));


--BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
BC1L7 = ( BC1L3 & ( (!SC1_W_alu_result[4] & (!SC1_W_alu_result[5] & (SC1_W_alu_result[6] & BC1L1))) ) );


--XB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pbs_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB6_mem_used[0] = DFFEAS(XB6L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pbs_s1_agent_rsp_fifo|mem_used[1]~0
XB6L5 = ( YB6L6 & ( XB6_mem_used[0] & ( (!YB6_read_latency_shift_reg[0] & (((BC1L7 & XB8L5)) # (XB6_mem_used[1]))) ) ) ) # ( !YB6L6 & ( XB6_mem_used[0] & ( (XB6_mem_used[1] & !YB6_read_latency_shift_reg[0]) ) ) ) # ( YB6L6 & ( !XB6_mem_used[0] & ( XB6_mem_used[1] ) ) ) # ( !YB6L6 & ( !XB6_mem_used[0] & ( XB6_mem_used[1] ) ) );


--YB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|wait_latency_counter~1
YB6L15 = ( YB6_wait_latency_counter[1] & ( (ZB1L1 & (!YB6_wait_latency_counter[0] & WB6L1)) ) ) # ( !YB6_wait_latency_counter[1] & ( (AC1L9 & (ZB1L1 & (YB6_wait_latency_counter[0] & WB6L1))) ) );


--XB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB1_mem_used[0] = DFFEAS(XB1L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0
XB1L6 = (SB1L6 & XB8L5);


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
XB1L5 = (!XB1_mem_used[0] & (XB1_mem_used[1])) # (XB1_mem_used[0] & (!YB1_read_latency_shift_reg[0] & ((XB1L6) # (XB1_mem_used[1]))));


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~1
BC1L9 = ( BC1L8 & ( (!SC1_W_alu_result[4] & (SC1_W_alu_result[6] & (BC1L1 & BC1L3))) ) );


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L68 = (ZB1L1 & (!XB1_mem_used[1] & (!T1_av_waitrequest & BC1L9)));


--YB9L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0
YB9L18 = (!YB9_wait_latency_counter[1] & (!YB9_wait_latency_counter[0] $ (((!WB9L1) # (!WB9L2)))));


--YB9L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0
YB9L26 = (ZB1L1 & (!YB9_wait_latency_counter[0] & (WB9L2 & !YB9L18)));


--BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
BC1L4 = (!SC1_W_alu_result[5] & (!SC1_W_alu_result[6] & (BC1L1 & BC1L3)));


--XB9_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB9_mem_used[0] = DFFEAS(XB9L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0
XB9L5 = ( YB9L18 & ( XB9_mem_used[0] & ( (!YB9_read_latency_shift_reg[0] & (((BC1L4 & XB8L5)) # (XB9_mem_used[1]))) ) ) ) # ( !YB9L18 & ( XB9_mem_used[0] & ( (XB9_mem_used[1] & !YB9_read_latency_shift_reg[0]) ) ) ) # ( YB9L18 & ( !XB9_mem_used[0] & ( XB9_mem_used[1] ) ) ) # ( !YB9L18 & ( !XB9_mem_used[0] & ( XB9_mem_used[1] ) ) );


--YB9L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1
YB9L27 = ( YB9_wait_latency_counter[1] & ( (ZB1L1 & (!YB9_wait_latency_counter[0] & WB9L2)) ) ) # ( !YB9_wait_latency_counter[1] & ( (AC1L9 & (ZB1L1 & (YB9_wait_latency_counter[0] & WB9L2))) ) );


--KC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

KC1_top_priority_reg[0] = DFFEAS(KC1L6, CLOCK_50, !Z1_r_sync_rst,  , KC1L5,  ,  ,  ,  );


--KC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

KC1_top_priority_reg[1] = DFFEAS(KC1L1, CLOCK_50, !Z1_r_sync_rst,  , KC1L5,  ,  ,  ,  );


--SC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

SC1_i_read = DFFEAS(SC1L1015, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

AC2_read_accepted = DFFEAS(AC2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

SC1_F_pc[13] = DFFEAS(SC1L654, CLOCK_50, !Z1_r_sync_rst,  , SC1_W_valid,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
CC1L1 = ( !SC1_F_pc[12] & ( !SC1_F_pc[11] & ( (!SC1_F_pc[10] & (SC1_F_pc[9] & (SC1_F_pc[14] & SC1_F_pc[13]))) ) ) );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
TB1L1 = (DB1_rst1 & (!SC1_i_read & (!AC2_read_accepted & CC1L1)));


--VB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0
VB1L53 = ( !BC1L14 & ( (ZB1L1 & (!BC1L13 & (BC1L2 & !BC1L11))) ) );


--KC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0
KC1L1 = (VB1L53 & ((!KC1_top_priority_reg[0]) # ((KC1_top_priority_reg[1] & !TB1L1))));


--XB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
XB3L19 = (!LD1_waitrequest & !XB3_mem_used[1]);


--VB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress
--register power-up is low

VB1_packet_in_progress = DFFEAS(VB1L2, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]
--register power-up is low

VB1_saved_grant[1] = DFFEAS(KC1L2, CLOCK_50, !Z1_r_sync_rst,  , VB1L55,  ,  ,  ,  );


--VB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~1
VB1L54 = ( VB1_saved_grant[1] & ( (DB1_rst1 & (!SC1_i_read & (!AC2_read_accepted & CC1L1))) ) );


--VB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0
VB1L55 = ( VB1_saved_grant[1] & ( VB1L54 & ( XB3L19 ) ) ) # ( !VB1_saved_grant[1] & ( VB1L54 & ( (VB1_saved_grant[0] & XB3L19) ) ) ) # ( VB1_saved_grant[1] & ( !VB1L54 & ( (!VB1_saved_grant[0] & (((!VB1_packet_in_progress)))) # (VB1_saved_grant[0] & ((!VB1L53 & ((!VB1_packet_in_progress))) # (VB1L53 & (XB3L19)))) ) ) ) # ( !VB1_saved_grant[1] & ( !VB1L54 & ( (!VB1_saved_grant[0] & (((!VB1_packet_in_progress)))) # (VB1_saved_grant[0] & ((!VB1L53 & ((!VB1_packet_in_progress))) # (VB1L53 & (XB3L19)))) ) ) );


--VC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

VC1_write = DFFEAS(VC1L92, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

VC1_address[8] = DFFEAS(VB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

LD1_jtag_ram_access = DFFEAS(LD1L108, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
LD1L163 = (!VC1_address[8] & LD1_jtag_ram_access);


--VC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

VC1_read = DFFEAS(VC1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

LD1_avalon_ociram_readdata_ready = DFFEAS(LD1L106, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
LD1L164 = ( LD1_avalon_ociram_readdata_ready & ( (!LD1_waitrequest) # ((!VC1_write & ((!VC1_read))) # (VC1_write & (LD1L163))) ) ) # ( !LD1_avalon_ociram_readdata_ready & ( (!LD1_waitrequest) # ((!VC1_write) # (LD1L163)) ) );


--XB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
XB3L16 = ( VB1_saved_grant[1] & ( (!AC1L8 & (((!SC1_i_read & !AC2_read_accepted)))) # (AC1L8 & (((!SC1_i_read & !AC2_read_accepted)) # (VB1_saved_grant[0]))) ) ) # ( !VB1_saved_grant[1] & ( (AC1L8 & VB1_saved_grant[0]) ) );


--XB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB3_mem_used[0] = DFFEAS(XB3L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
XB3L12 = (XB3_mem_used[1] & ((!YB3_read_latency_shift_reg[0]) # (!XB3_mem_used[0])));


--XB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
XB3L13 = (!XB3_mem_used[0]) # (YB3_read_latency_shift_reg[0]);


--XB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2
XB3L14 = (!LD1_waitrequest & !XB3L13);


--XB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3
XB3L15 = ( XB3L12 & ( XB3L14 ) ) # ( !XB3L12 & ( XB3L14 & ( (XB3L16 & (((VB1_saved_grant[0] & VB1L53)) # (VB1L54))) ) ) ) # ( XB3L12 & ( !XB3L14 ) );


--KC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

KC2_top_priority_reg[0] = DFFEAS(KC2L6, CLOCK_50, !Z1_r_sync_rst,  , KC2L5,  ,  ,  ,  );


--KC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

KC2_top_priority_reg[1] = DFFEAS(KC2L1, CLOCK_50, !Z1_r_sync_rst,  , KC2L5,  ,  ,  ,  );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
TB1L2 = (DB1_rst1 & (!SC1_i_read & (!AC2_read_accepted & !CC1L1)));


--VB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0
VB2L56 = ( !BC1L14 & ( (ZB1L1 & (!BC1L13 & (!BC1L2 & !BC1L11))) ) );


--KC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
KC2L1 = (VB2L56 & ((!KC2_top_priority_reg[0]) # ((KC2_top_priority_reg[1] & !TB1L2))));


--YB4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
YB4L3 = (DB1_rst1 & !XB4_mem_used[1]);


--VB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress
--register power-up is low

VB2_packet_in_progress = DFFEAS(VB2L2, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]
--register power-up is low

VB2_saved_grant[1] = DFFEAS(KC2L2, CLOCK_50, !Z1_r_sync_rst,  , VB2L58,  ,  ,  ,  );


--VB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~1
VB2L57 = ( VB2_saved_grant[1] & ( (DB1_rst1 & (!SC1_i_read & (!AC2_read_accepted & !CC1L1))) ) );


--VB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0
VB2L58 = ( VB2_saved_grant[1] & ( VB2L57 & ( YB4L3 ) ) ) # ( !VB2_saved_grant[1] & ( VB2L57 & ( (VB2_saved_grant[0] & YB4L3) ) ) ) # ( VB2_saved_grant[1] & ( !VB2L57 & ( (!VB2_saved_grant[0] & (((!VB2_packet_in_progress)))) # (VB2_saved_grant[0] & ((!VB2L56 & ((!VB2_packet_in_progress))) # (VB2L56 & (YB4L3)))) ) ) ) # ( !VB2_saved_grant[1] & ( !VB2L57 & ( (!VB2_saved_grant[0] & (((!VB2_packet_in_progress)))) # (VB2_saved_grant[0] & ((!VB2L56 & ((!VB2_packet_in_progress))) # (VB2L56 & (YB4L3)))) ) ) );


--XB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
XB4L16 = ( VB2_saved_grant[1] & ( (!AC1L8 & (((!SC1_i_read & !AC2_read_accepted)))) # (AC1L8 & (((!SC1_i_read & !AC2_read_accepted)) # (VB2_saved_grant[0]))) ) ) # ( !VB2_saved_grant[1] & ( (AC1L8 & VB2_saved_grant[0]) ) );


--XB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

XB4_mem_used[0] = DFFEAS(XB4L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
XB4L12 = (XB4_mem_used[1] & ((!YB4_read_latency_shift_reg[0]) # (!XB4_mem_used[0])));


--XB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
XB4L13 = (!XB4_mem_used[0]) # (YB4_read_latency_shift_reg[0]);


--XB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2
XB4L14 = (DB1_rst1 & !XB4L13);


--XB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3
XB4L15 = ( XB4L12 & ( XB4L14 ) ) # ( !XB4L12 & ( XB4L14 & ( (XB4L16 & (((VB2_saved_grant[0] & VB2L56)) # (VB2L57))) ) ) ) # ( XB4L12 & ( !XB4L14 ) );


--YB4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
YB4L4 = ( XB4L16 & ( (YB4L3 & (((VB2_saved_grant[0] & VB2L56)) # (VB2L57))) ) );


--XB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

XB4_mem[1][74] = DFFEAS(XB4L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
XB4L17 = (!XB4_mem_used[1] & (VB2_saved_grant[1])) # (XB4_mem_used[1] & ((XB4_mem[1][74])));


--XB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
--register power-up is low

XB4_mem[1][56] = DFFEAS(XB4L18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
XB4L18 = (!XB4_mem_used[1] & (XB4L16)) # (XB4_mem_used[1] & ((XB4_mem[1][56])));


--YB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
YB1L27 = (!XB1_mem_used[1] & (T1_av_waitrequest & (BC1L9 & XB8L5)));


--YB6L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|read_latency_shift_reg~1
YB6L10 = (AC1L8 & YB6L9);


--YB8L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~1
YB8L13 = (AC1L8 & YB8L12);


--YB9L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0
YB9L21 = (WB9L2 & (CB1L295 & (!WB9L1 $ (!YB9_wait_latency_counter[0]))));


--YB9L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~1
YB9L22 = (AC1L8 & YB9L21);


--YB3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
YB3L36 = ( VB1L54 & ( XB3L16 & ( (DB1_rst1 & XB3L19) ) ) ) # ( !VB1L54 & ( XB3L16 & ( (DB1_rst1 & (VB1_saved_grant[0] & (XB3L19 & VB1L53))) ) ) );


--XB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

XB3_mem[1][74] = DFFEAS(XB3L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
XB3L17 = (!XB3_mem_used[1] & (VB1_saved_grant[1])) # (XB3_mem_used[1] & ((XB3_mem[1][74])));


--XB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
--register power-up is low

XB3_mem[1][56] = DFFEAS(XB3L18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
XB3L18 = (!XB3_mem_used[1] & (XB3L16)) # (XB3_mem_used[1] & ((XB3_mem[1][56])));


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
AC1L5 = ( SB1L4 & ( SB1L3 & ( (!DB1_rst1 & (((AC1_end_begintransfer) # (AC1L8)) # (AC1L9))) ) ) ) # ( !SB1L4 & ( SB1L3 & ( ((AC1_end_begintransfer) # (AC1L8)) # (AC1L9) ) ) ) # ( SB1L4 & ( !SB1L3 & ( (!DB1_rst1 & (((AC1_end_begintransfer) # (AC1L8)) # (AC1L9))) ) ) ) # ( !SB1L4 & ( !SB1L3 & ( (!DB1_rst1 & (((AC1_end_begintransfer) # (AC1L8)) # (AC1L9))) ) ) );


--SC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

SC1_W_control_rd_data[1] = DFFEAS(SC1L347, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
SC1L809 = ( SC1_av_ld_byte0_data[1] & ( SC1_W_control_rd_data[1] & ( ((!SC1_R_ctrl_br_cmp & ((SC1_W_alu_result[1]) # (SC1_R_ctrl_rd_ctl_reg)))) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_av_ld_byte0_data[1] & ( SC1_W_control_rd_data[1] & ( (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_ld & ((SC1_W_alu_result[1]) # (SC1_R_ctrl_rd_ctl_reg)))) ) ) ) # ( SC1_av_ld_byte0_data[1] & ( !SC1_W_control_rd_data[1] & ( ((!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[1]))) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_av_ld_byte0_data[1] & ( !SC1_W_control_rd_data[1] & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_ld & SC1_W_alu_result[1]))) ) ) );


--SC1_W_control_rd_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]
--register power-up is low

SC1_W_control_rd_data[2] = DFFEAS(SC1L348, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
SC1L810 = ( SC1_av_ld_byte0_data[2] & ( SC1_W_control_rd_data[2] & ( ((!SC1_R_ctrl_br_cmp & ((SC1_R_ctrl_rd_ctl_reg) # (SC1_W_alu_result[2])))) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_av_ld_byte0_data[2] & ( SC1_W_control_rd_data[2] & ( (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_ld & ((SC1_R_ctrl_rd_ctl_reg) # (SC1_W_alu_result[2])))) ) ) ) # ( SC1_av_ld_byte0_data[2] & ( !SC1_W_control_rd_data[2] & ( ((SC1_W_alu_result[2] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_av_ld_byte0_data[2] & ( !SC1_W_control_rd_data[2] & ( (SC1_W_alu_result[2] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) ) );


--SC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
SC1L811 = ( SC1_av_ld_byte0_data[3] & ( ((SC1_W_alu_result[3] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[3] & ( (SC1_W_alu_result[3] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
SC1L812 = ( SC1_av_ld_byte0_data[4] & ( ((SC1_W_alu_result[4] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[4] & ( (SC1_W_alu_result[4] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
SC1L813 = ( SC1_av_ld_byte0_data[5] & ( ((SC1_W_alu_result[5] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[5] & ( (SC1_W_alu_result[5] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
SC1L814 = ( SC1_av_ld_byte0_data[6] & ( ((SC1_W_alu_result[6] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[6] & ( (SC1_W_alu_result[6] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
SC1L815 = ( SC1_av_ld_byte0_data[7] & ( ((SC1_W_alu_result[7] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[7] & ( (SC1_W_alu_result[7] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XB8L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~2
XB8L3 = ( XB8_mem_used[0] & ( ((!YB8_read_latency_shift_reg[0]) # ((AC1L8 & YB8L12))) # (XB8_mem_used[1]) ) ) # ( !XB8_mem_used[0] & ( (AC1L8 & YB8L12) ) );


--DB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
DB1L44 = AMPP_FUNCTION(!A1L142, !A1L147, !A1L137);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
DB1L81 = AMPP_FUNCTION(!A1L138, !DB1_td_shift[0], !DB1_state, !DB1_user_saw_rvalid, !DB1L44, !DB1_count[0]);


--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

DB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[7], !Z1_r_sync_rst, DB1L22);


--DB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
DB1L70 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[10], !DB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(MB2_b_full, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L144, DB1L96, !A1L136, DB1L97);


--DB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
DB1L71 = AMPP_FUNCTION(!A1L138, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9]);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L144, DB1L73, !A1L136, DB1L57);


--DB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
DB1L72 = AMPP_FUNCTION(!A1L138, !DB1_count[9], !A1L142, !DB1_write_stalled, !DB1L71, !DB1_td_shift[2]);


--DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
DB1L15 = AMPP_FUNCTION(!A1L138, !DB1_state, !A1L145, !A1L142, !DB1_count[8]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, DB1L42, !Z1_r_sync_rst);


--DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

DD1_monitor_ready = DFFEAS(DD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
PD1L58 = ( LD1_MonDReg[1] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[1])))) # (MD1L2 & (((PD1_sr[3])))) ) ) # ( !LD1_MonDReg[1] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[1])))) # (MD1L2 & (((PD1_sr[3])))) ) );


--ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

ND1_jdo[0] = DFFEAS(PD1_sr[0], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

ND1_jdo[36] = DFFEAS(PD1_sr[36], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

ND1_jdo[37] = DFFEAS(PD1_sr[37], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

ND1_ir[1] = DFFEAS(A1L151, CLOCK_50,  ,  , ND1_jxuir,  ,  ,  ,  );


--ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

ND1_ir[0] = DFFEAS(A1L150, CLOCK_50,  ,  , ND1_jxuir,  ,  ,  ,  );


--ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

ND1_enable_action_strobe = DFFEAS(ND1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~0
BD1L7 = (ND1_ir[1] & (!ND1_ir[0] & ND1_enable_action_strobe));


--BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1
BD1L8 = (!ND1_jdo[36] & (!ND1_jdo[37] & BD1L7));


--ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

ND1_jdo[35] = DFFEAS(PD1_sr[35], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
ND1_take_action_ocimem_b = (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & ND1_jdo[35])));


--ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

ND1_jdo[3] = DFFEAS(PD1_sr[3], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

LD1_jtag_ram_rd_d1 = DFFEAS(LD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
LD1L89 = (!LD1_jtag_ram_rd_d1 & (LD1_MonAReg[2] & (!LD1_MonAReg[4] & !LD1_MonAReg[3])));


--LD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
LD1L90 = ( LD1L89 & ( (!ND1_take_action_ocimem_b) # (ND1_jdo[3]) ) ) # ( !LD1L89 & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1 & XD1_q_a[0])))) # (ND1_take_action_ocimem_b & (ND1_jdo[3])) ) );


--LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

LD1_jtag_rd_d1 = DFFEAS(LD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
LD1L50 = ( LD1_jtag_rd_d1 & ( (((!ND1_enable_action_strobe) # (ND1_jdo[35])) # (ND1_ir[0])) # (ND1_ir[1]) ) ) # ( !LD1_jtag_rd_d1 & ( (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & ND1_jdo[35]))) ) );


--SC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

SC1_hbreak_enabled = DFFEAS(SC1L1010, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
SC1L552 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
SC1L565 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
SC1L566 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
SC1L553 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
SC1L554 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & (SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
SC1L555 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (!SC1_D_iw[2] & SC1_D_iw[3]))) ) ) );


--SC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
SC1L210 = ( !SC1L215 & ( !SC1L214 & ( (!SC1L553 & (!SC1L554 & (!SC1L555 & !SC1L216))) ) ) );


--SC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
SC1L206 = ( SC1_D_iw[5] & ( SC1_D_iw[4] & ( (!SC1_D_iw[1] & (!SC1_D_iw[0] & ((!SC1_D_iw[3]) # (SC1_D_iw[2])))) # (SC1_D_iw[1] & (SC1_D_iw[0] & ((!SC1_D_iw[3]) # (!SC1_D_iw[2])))) ) ) ) # ( !SC1_D_iw[5] & ( SC1_D_iw[4] & ( (!SC1_D_iw[1] & (((!SC1_D_iw[0])))) # (SC1_D_iw[1] & (SC1_D_iw[0] & ((!SC1_D_iw[3]) # (!SC1_D_iw[2])))) ) ) ) # ( SC1_D_iw[5] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[1] & (!SC1_D_iw[0] & ((!SC1_D_iw[2]) # (SC1_D_iw[3])))) # (SC1_D_iw[1] & (((SC1_D_iw[0])))) ) ) ) # ( !SC1_D_iw[5] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[1] & ((!SC1_D_iw[0]) # ((!SC1_D_iw[3] & !SC1_D_iw[2])))) # (SC1_D_iw[1] & (((SC1_D_iw[0])))) ) ) );


--SC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
SC1L257 = (!SC1L206 & ((SC1_D_iw[18]))) # (SC1L206 & (SC1_D_iw[23]));


--SC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
SC1L258 = ( SC1L210 & ( SC1L257 & ( (!SC1L545) # (((!SC1L223 & !SC1L222)) # (SC1L552)) ) ) ) # ( !SC1L210 & ( SC1L257 & ( SC1L552 ) ) ) # ( SC1L210 & ( !SC1L257 & ( SC1L552 ) ) ) # ( !SC1L210 & ( !SC1L257 & ( SC1L552 ) ) );


--SC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~2
SC1L259 = (!SC1L206 & ((SC1_D_iw[19]))) # (SC1L206 & (SC1_D_iw[24]));


--SC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~3
SC1L260 = ( SC1L210 & ( SC1L259 ) ) # ( !SC1L210 & ( SC1L259 ) ) # ( SC1L210 & ( !SC1L259 & ( ((SC1L545 & ((SC1L222) # (SC1L223)))) # (SC1L552) ) ) ) # ( !SC1L210 & ( !SC1L259 ) );


--SC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4
SC1L255 = (!SC1L206 & ((SC1_D_iw[17]))) # (SC1L206 & (SC1_D_iw[22]));


--SC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5
SC1L256 = ( SC1L210 & ( SC1L255 ) ) # ( !SC1L210 & ( SC1L255 ) ) # ( SC1L210 & ( !SC1L255 & ( ((SC1L545 & ((SC1L222) # (SC1L223)))) # (SC1L552) ) ) ) # ( !SC1L210 & ( !SC1L255 ) );


--SC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6
SC1L261 = (!SC1L206 & ((SC1_D_iw[20]))) # (SC1L206 & (SC1_D_iw[25]));


--SC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7
SC1L262 = ( SC1L210 & ( SC1L261 ) ) # ( !SC1L210 & ( SC1L261 ) ) # ( SC1L210 & ( !SC1L261 & ( ((SC1L545 & ((SC1L222) # (SC1L223)))) # (SC1L552) ) ) ) # ( !SC1L210 & ( !SC1L261 ) );


--SC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8
SC1L263 = (!SC1L206 & ((SC1_D_iw[21]))) # (SC1L206 & (SC1_D_iw[26]));


--SC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9
SC1L264 = ( SC1L210 & ( SC1L263 ) ) # ( !SC1L210 & ( SC1L263 ) ) # ( SC1L210 & ( !SC1L263 & ( ((SC1L545 & ((SC1L222) # (SC1L223)))) # (SC1L552) ) ) ) # ( !SC1L210 & ( !SC1L263 ) );


--SC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
SC1L556 = ( !SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (SC1_D_iw[0] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
SC1L669 = (SC1L667 & SC1L668);


--SC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
SC1L307 = (!SC1L556 & (!SC1L669 & !SC1L746));


--SC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
SC1_D_wr_dst_reg = ( SC1L264 & ( SC1L307 ) ) # ( !SC1L264 & ( SC1L307 & ( (((SC1L262) # (SC1L256)) # (SC1L260)) # (SC1L258) ) ) );


--SC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

SC1_av_ld_waiting_for_data = DFFEAS(SC1L966, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L966 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1
SC1L966 = ( SC1L965 & ( SC1_av_ld_waiting_for_data & ( (!SC1_d_read) # ((!TB3L1 & (GC1L2 & GC1L3))) ) ) ) # ( !SC1L965 & ( SC1_av_ld_waiting_for_data & ( (!SC1_d_read) # ((!TB3L1 & (GC1L2 & GC1L3))) ) ) ) # ( SC1L965 & ( !SC1_av_ld_waiting_for_data ) );


--SC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
SC1L237 = (SC1_D_iw[0] & (SC1_D_iw[2] & (!SC1_D_iw[3] & SC1_D_iw[4])));


--SC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

SC1_av_ld_aligning_data = DFFEAS(SC1L855, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

SC1_av_ld_align_cycle[1] = DFFEAS(SC1L852, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

SC1_av_ld_align_cycle[0] = DFFEAS(SC1L851, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
SC1L235 = (SC1_D_iw[0] & (SC1_D_iw[3] & ((SC1_D_iw[2]) # (SC1_D_iw[1]))));


--SC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
SC1L854 = (SC1_av_ld_align_cycle[1] & (!SC1_av_ld_align_cycle[0] $ (((!SC1L235) # (SC1_D_iw[4])))));


--SC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
SC1L855 = ( SC1L237 & ( (SC1_av_ld_aligning_data & !SC1L854) ) ) # ( !SC1L237 & ( (!SC1_av_ld_aligning_data & (SC1_d_read & (!GC1_WideOr1))) # (SC1_av_ld_aligning_data & (((!SC1L854)))) ) );


--SC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
SC1L540 = ( SC1L237 & ( SC1L855 & ( (SC1_R_ctrl_ld & (((SC1_E_valid_from_R & SC1L966)) # (SC1_E_new_inst))) ) ) ) # ( !SC1L237 & ( SC1L855 & ( (SC1_R_ctrl_ld & ((SC1_E_valid_from_R) # (SC1_E_new_inst))) ) ) ) # ( SC1L237 & ( !SC1L855 & ( (SC1_R_ctrl_ld & (((SC1_E_valid_from_R & SC1L966)) # (SC1_E_new_inst))) ) ) ) # ( !SC1L237 & ( !SC1L855 & ( (SC1_R_ctrl_ld & (((SC1_E_valid_from_R & SC1L966)) # (SC1_E_new_inst))) ) ) );


--SC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
SC1L541 = (!SC1_E_shift_rot_cnt[3] & (!SC1_E_shift_rot_cnt[2] & (!SC1_E_shift_rot_cnt[1] & !SC1_E_shift_rot_cnt[0])));


--SC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
SC1L542 = ( SC1L541 & ( (SC1_R_ctrl_shift_rot & (SC1_E_valid_from_R & ((SC1_E_shift_rot_cnt[4]) # (SC1_E_new_inst)))) ) ) # ( !SC1L541 & ( (SC1_R_ctrl_shift_rot & SC1_E_valid_from_R) ) );


--SC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
SC1L846 = (!SC1_E_st_stall & (SC1_E_valid_from_R & (!SC1L540 & !SC1L542)));


--SC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
SC1L228 = ( SC1_D_iw[2] & ( (SC1_D_iw[0] & (SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3])))) ) );


--YB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|av_readdata_pre[0]
--register power-up is low

YB6_av_readdata_pre[0] = DFFEAS(Y1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]
--register power-up is low

YB5_av_readdata_pre[0] = DFFEAS(AB1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0
TB2L1 = (YB3_read_latency_shift_reg[0] & ((!XB3_mem[0][74]) # (!XB3_mem[0][56])));


--YB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

YB3_av_readdata_pre[0] = DFFEAS(VC1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

YB7_av_readdata_pre[0] = DFFEAS(U1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[0]
--register power-up is low

YB8_av_readdata_pre[0] = DFFEAS(R1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]
--register power-up is low

YB9_av_readdata_pre[0] = DFFEAS(CB1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]
--register power-up is low

YB2_av_readdata_pre[0] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
GC1L6 = (!YB2_read_latency_shift_reg[0] & (YB9_read_latency_shift_reg[0] & (YB9_av_readdata_pre[0]))) # (YB2_read_latency_shift_reg[0] & (((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[0])) # (YB2_av_readdata_pre[0])));


--GC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
GC1_src_data[0] = ( GC1L8 & ( ((!GC1L7) # ((TB3L1 & YD1_q_a[0]))) # (GC1L6) ) ) # ( !GC1L8 );


--SC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

SC1_av_ld_byte1_data[0] = DFFEAS(SC1L876, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
SC1L963 = ( SC1_av_ld_align_cycle[0] & ( (SC1_W_alu_result[1] & (SC1_av_ld_aligning_data & !SC1_av_ld_align_cycle[1])) ) ) # ( !SC1_av_ld_align_cycle[0] & ( (SC1_av_ld_aligning_data & ((!SC1_W_alu_result[0] & (SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[1])) # (SC1_W_alu_result[0] & ((!SC1_av_ld_align_cycle[1]) # (SC1_W_alu_result[1]))))) ) );


--SC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]~0
SC1L858 = ( SC1_av_ld_align_cycle[0] & ( (!SC1_av_ld_aligning_data) # ((SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[1])) ) ) # ( !SC1_av_ld_align_cycle[0] & ( (!SC1_av_ld_aligning_data) # ((!SC1_W_alu_result[0] & (SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[1])) # (SC1_W_alu_result[0] & ((!SC1_av_ld_align_cycle[1]) # (SC1_W_alu_result[1])))) ) );


--SC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

SC1_R_compare_op[0] = DFFEAS(SC1L301, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15
SC1L369 = (!SC1_E_src2[17] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[17])) # (SC1_R_logic_op[1] & ((SC1_E_src1[17]))))) # (SC1_E_src2[17] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[17])))));


--SC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

SC1_E_src2[1] = DFFEAS(SC1L735, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~16
SC1L353 = (!SC1_E_src2[1] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[1])) # (SC1_R_logic_op[1] & ((SC1_E_src1[1]))))) # (SC1_E_src2[1] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[1])))));


--SC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
SC1L576 = (!SC1L369 & !SC1L353);


--SC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~17
SC1L375 = (!SC1_E_src2[23] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[23])) # (SC1_R_logic_op[1] & ((SC1_E_src1[23]))))) # (SC1_E_src2[23] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[23])))));


--SC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~18
SC1L374 = (!SC1_E_src2[22] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[22])) # (SC1_R_logic_op[1] & ((SC1_E_src1[22]))))) # (SC1_E_src2[22] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[22])))));


--SC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~19
SC1L373 = (!SC1_E_src2[21] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[21])) # (SC1_R_logic_op[1] & ((SC1_E_src1[21]))))) # (SC1_E_src2[21] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[21])))));


--SC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~20
SC1L372 = (!SC1_E_src2[20] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[20])) # (SC1_R_logic_op[1] & ((SC1_E_src1[20]))))) # (SC1_E_src2[20] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[20])))));


--SC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~21
SC1L371 = (!SC1_E_src2[19] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[19])) # (SC1_R_logic_op[1] & ((SC1_E_src1[19]))))) # (SC1_E_src2[19] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[19])))));


--SC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~22
SC1L370 = (!SC1_E_src2[18] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[18])) # (SC1_R_logic_op[1] & ((SC1_E_src1[18]))))) # (SC1_E_src2[18] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[18])))));


--SC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
SC1L577 = ( !SC1L371 & ( !SC1L370 & ( (!SC1L375 & (!SC1L374 & (!SC1L373 & !SC1L372))) ) ) );


--SC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
SC1L578 = ( SC1_E_src1[6] & ( SC1_E_src2[6] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src2[5]) # (SC1_E_src1[5])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src1[5] $ (SC1_E_src2[5])))) ) ) ) # ( !SC1_E_src1[6] & ( SC1_E_src2[6] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[5]) # (SC1_E_src1[5]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[5]) # (!SC1_E_src2[5]))))) ) ) ) # ( SC1_E_src1[6] & ( !SC1_E_src2[6] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[5]) # (SC1_E_src1[5]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[5]) # (!SC1_E_src2[5]))))) ) ) ) # ( !SC1_E_src1[6] & ( !SC1_E_src2[6] & ( (!SC1_E_src1[5] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src2[5]))))) # (SC1_E_src1[5] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src2[5])))) ) ) );


--SC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
SC1L579 = ( SC1_E_src2[9] & ( SC1_E_src1[9] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[7]) # (SC1_E_src2[7])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[7] $ (SC1_E_src1[7])))) ) ) ) # ( !SC1_E_src2[9] & ( SC1_E_src1[9] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[7]) # (SC1_E_src2[7]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[7]) # (!SC1_E_src1[7]))))) ) ) ) # ( SC1_E_src2[9] & ( !SC1_E_src1[9] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[7]) # (SC1_E_src2[7]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[7]) # (!SC1_E_src1[7]))))) ) ) ) # ( !SC1_E_src2[9] & ( !SC1_E_src1[9] & ( (!SC1_E_src2[7] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[7]))))) # (SC1_E_src2[7] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[7])))) ) ) );


--SC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
SC1L580 = ( SC1_E_src2[10] & ( SC1_E_src1[10] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[11]) # (SC1_E_src2[11])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[11] $ (SC1_E_src1[11])))) ) ) ) # ( !SC1_E_src2[10] & ( SC1_E_src1[10] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[11]) # (SC1_E_src2[11]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[11]) # (!SC1_E_src1[11]))))) ) ) ) # ( SC1_E_src2[10] & ( !SC1_E_src1[10] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[11]) # (SC1_E_src2[11]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[11]) # (!SC1_E_src1[11]))))) ) ) ) # ( !SC1_E_src2[10] & ( !SC1_E_src1[10] & ( (!SC1_E_src2[11] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[11]))))) # (SC1_E_src2[11] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[11])))) ) ) );


--SC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
SC1L581 = ( SC1_E_src2[13] & ( SC1_E_src1[13] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src2[12]) # (SC1_E_src1[12])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src1[12] $ (SC1_E_src2[12])))) ) ) ) # ( !SC1_E_src2[13] & ( SC1_E_src1[13] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[12]) # (SC1_E_src1[12]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[12]) # (!SC1_E_src2[12]))))) ) ) ) # ( SC1_E_src2[13] & ( !SC1_E_src1[13] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[12]) # (SC1_E_src1[12]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[12]) # (!SC1_E_src2[12]))))) ) ) ) # ( !SC1_E_src2[13] & ( !SC1_E_src1[13] & ( (!SC1_E_src1[12] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src2[12]))))) # (SC1_E_src1[12] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src2[12])))) ) ) );


--SC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
SC1L582 = ( SC1_E_src1[16] & ( SC1_E_src2[16] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src2[8]) # (SC1_E_src1[8])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src1[8] $ (SC1_E_src2[8])))) ) ) ) # ( !SC1_E_src1[16] & ( SC1_E_src2[16] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[8]) # (SC1_E_src1[8]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[8]) # (!SC1_E_src2[8]))))) ) ) ) # ( SC1_E_src1[16] & ( !SC1_E_src2[16] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src2[8]) # (SC1_E_src1[8]))) # (SC1_R_logic_op[0] & ((!SC1_E_src1[8]) # (!SC1_E_src2[8]))))) ) ) ) # ( !SC1_E_src1[16] & ( !SC1_E_src2[16] & ( (!SC1_E_src1[8] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src2[8]))))) # (SC1_E_src1[8] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src2[8])))) ) ) );


--SC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
SC1L583 = ( SC1L581 & ( SC1L582 & ( (!SC1L367 & (!SC1L366 & (SC1L579 & SC1L580))) ) ) );


--SC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
SC1L584 = ( SC1_E_src2[24] & ( SC1_E_src1[24] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[26]) # (SC1_E_src2[26])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[26] $ (SC1_E_src1[26])))) ) ) ) # ( !SC1_E_src2[24] & ( SC1_E_src1[24] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[26]) # (SC1_E_src2[26]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[26]) # (!SC1_E_src1[26]))))) ) ) ) # ( SC1_E_src2[24] & ( !SC1_E_src1[24] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[26]) # (SC1_E_src2[26]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[26]) # (!SC1_E_src1[26]))))) ) ) ) # ( !SC1_E_src2[24] & ( !SC1_E_src1[24] & ( (!SC1_E_src2[26] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[26]))))) # (SC1_E_src2[26] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[26])))) ) ) );


--SC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
SC1L585 = ( SC1_E_src2[27] & ( SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[28]) # (SC1_E_src2[28])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[28] $ (SC1_E_src1[28])))) ) ) ) # ( !SC1_E_src2[27] & ( SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[28]) # (SC1_E_src2[28]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[28]) # (!SC1_E_src1[28]))))) ) ) ) # ( SC1_E_src2[27] & ( !SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[28]) # (SC1_E_src2[28]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[28]) # (!SC1_E_src1[28]))))) ) ) ) # ( !SC1_E_src2[27] & ( !SC1_E_src1[27] & ( (!SC1_E_src2[28] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[28]))))) # (SC1_E_src2[28] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[28])))) ) ) );


--SC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
SC1L586 = ( SC1_E_src2[29] & ( SC1_E_src1[29] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & ((SC1_E_src1[30]) # (SC1_E_src2[30])))) # (SC1_R_logic_op[1] & (SC1_R_logic_op[0] & (!SC1_E_src2[30] $ (SC1_E_src1[30])))) ) ) ) # ( !SC1_E_src2[29] & ( SC1_E_src1[29] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[30]) # (SC1_E_src2[30]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[30]) # (!SC1_E_src1[30]))))) ) ) ) # ( SC1_E_src2[29] & ( !SC1_E_src1[29] & ( (!SC1_R_logic_op[1] & ((!SC1_R_logic_op[0] & ((SC1_E_src1[30]) # (SC1_E_src2[30]))) # (SC1_R_logic_op[0] & ((!SC1_E_src2[30]) # (!SC1_E_src1[30]))))) ) ) ) # ( !SC1_E_src2[29] & ( !SC1_E_src1[29] & ( (!SC1_E_src2[30] & ((!SC1_R_logic_op[1] & (SC1_R_logic_op[0])) # (SC1_R_logic_op[1] & ((!SC1_E_src1[30]))))) # (SC1_E_src2[30] & (SC1_R_logic_op[0] & (!SC1_R_logic_op[1] $ (SC1_E_src1[30])))) ) ) );


--SC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

SC1_E_src2[0] = DFFEAS(SC1L734, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23
SC1L352 = (!SC1_E_src2[0] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[0])) # (SC1_R_logic_op[1] & ((SC1_E_src1[0]))))) # (SC1_E_src2[0] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[0])))));


--SC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~24
SC1L377 = (!SC1_E_src2[25] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[25])) # (SC1_R_logic_op[1] & ((SC1_E_src1[25]))))) # (SC1_E_src2[25] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[25])))));


--SC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

SC1_E_src2[31] = DFFEAS(SC1L732, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~25
SC1L383 = (!SC1_E_src2[31] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[31])) # (SC1_R_logic_op[1] & ((SC1_E_src1[31]))))) # (SC1_E_src2[31] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[31])))));


--SC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
SC1L587 = ( !SC1L377 & ( !SC1L383 & ( (!SC1L356 & (!SC1L355 & (!SC1L354 & !SC1L352))) ) ) );


--SC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
SC1L588 = ( SC1L586 & ( SC1L587 & ( (SC1L578 & (SC1L583 & (SC1L584 & SC1L585))) ) ) );


--SC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

SC1_R_compare_op[1] = DFFEAS(SC1L302, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
SC1L343 = ( SC1L588 & ( SC1_R_compare_op[1] & ( (!SC1_R_compare_op[0] & (SC1L126)) # (SC1_R_compare_op[0] & (((!SC1L576) # (!SC1L577)))) ) ) ) # ( !SC1L588 & ( SC1_R_compare_op[1] & ( (SC1_R_compare_op[0]) # (SC1L126) ) ) ) # ( SC1L588 & ( !SC1_R_compare_op[1] & ( (!SC1_R_compare_op[0] & (((SC1L576 & SC1L577)))) # (SC1_R_compare_op[0] & (!SC1L126)) ) ) ) # ( !SC1L588 & ( !SC1_R_compare_op[1] & ( (!SC1L126 & SC1_R_compare_op[0]) ) ) );


--SC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

SC1_W_status_reg_pie = DFFEAS(SC1L844, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
SC1L589 = ( !SC1_D_iw[7] & ( (!SC1_D_iw[8] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & !SC1_D_iw[6]))) ) );


--SC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1
SC1L590 = (!SC1_D_iw[8] & (!SC1_D_iw[10] & !SC1_D_iw[9]));


--SC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
SC1L591 = (SC1_D_iw[6] & (!SC1_D_iw[7] & SC1L590));


--SC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

SC1_W_bstatus_reg = DFFEAS(SC1L783, CLOCK_50, !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

SC1_W_ienable_reg[0] = DFFEAS(SC1_E_src1[0], CLOCK_50, !Z1_r_sync_rst,  , SC1L796,  ,  ,  ,  );


--SC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

SC1_W_ipending_reg[0] = DFFEAS(SC1_W_ipending_reg_nxt[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
SC1L344 = (SC1_D_iw[8] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & SC1_W_ipending_reg[0])));


--SC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
SC1L345 = ( SC1_W_ienable_reg[0] & ( SC1L344 & ( (!SC1_D_iw[7] & (!SC1_D_iw[6])) # (SC1_D_iw[7] & (SC1L590 & ((SC1_W_bstatus_reg) # (SC1_D_iw[6])))) ) ) ) # ( !SC1_W_ienable_reg[0] & ( SC1L344 & ( (!SC1_D_iw[6] & ((!SC1_D_iw[7]) # ((SC1L590 & SC1_W_bstatus_reg)))) ) ) ) # ( SC1_W_ienable_reg[0] & ( !SC1L344 & ( (SC1_D_iw[7] & (SC1L590 & ((SC1_W_bstatus_reg) # (SC1_D_iw[6])))) ) ) ) # ( !SC1_W_ienable_reg[0] & ( !SC1L344 & ( (!SC1_D_iw[6] & (SC1_D_iw[7] & (SC1L590 & SC1_W_bstatus_reg))) ) ) );


--SC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
SC1L346 = ( SC1L345 & ( (!SC1L589) # (SC1_W_status_reg_pie) ) ) # ( !SC1L345 & ( (!SC1L589 & (((SC1L591 & SC1_W_estatus_reg)))) # (SC1L589 & (SC1_W_status_reg_pie)) ) );


--SC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
SC1L308 = ( SC1L130 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L352)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[0])))) ) ) # ( !SC1L130 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L352))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[0])))) ) );


--SC1_W_ipending_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2]
--register power-up is low

SC1_W_ipending_reg[2] = DFFEAS(SC1L804, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

SC1_W_ipending_reg[1] = DFFEAS(SC1_W_ipending_reg_nxt[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
SC1L1016 = (SC1_W_status_reg_pie & (((SC1_W_ipending_reg[1]) # (SC1_W_ipending_reg[2])) # (SC1_W_ipending_reg[0])));


--YB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

YB3_av_readdata_pre[22] = DFFEAS(VC1_readdata[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0
TB2L2 = (YB3_read_latency_shift_reg[0] & (XB3_mem[0][74] & XB3_mem[0][56]));


--TB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
TB3L2 = (YB4_read_latency_shift_reg[0] & (XB4_mem[0][74] & XB4_mem[0][56]));


--SC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
SC1L616 = ( TB3L2 & ( (!SC1L1016 & (((YB3_av_readdata_pre[22] & TB2L2)) # (YD1_q_a[22]))) ) ) # ( !TB3L2 & ( (!SC1L1016 & (YB3_av_readdata_pre[22] & TB2L2)) ) );


--SC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

SC1_hbreak_pending = DFFEAS(SC1L1012, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

DD1_jtag_break = DFFEAS(DD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

SC1_wait_for_one_post_bret_inst = DFFEAS(SC1L1018, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1013 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
SC1L1013 = ( SC1_wait_for_one_post_bret_inst & ( (SC1_W_valid & (!SC1_hbreak_enabled & ((DD1_jtag_break) # (SC1_hbreak_pending)))) ) ) # ( !SC1_wait_for_one_post_bret_inst & ( (!SC1_hbreak_enabled & ((DD1_jtag_break) # (SC1_hbreak_pending))) ) );


--SC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
SC1L660 = (!SC1_i_read & ((TB3L2) # (TB2L2)));


--YB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

YB3_av_readdata_pre[23] = DFFEAS(VC1_readdata[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
SC1L617 = ( YD1_q_a[23] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[23])) # (TB3L2))) ) ) # ( !YD1_q_a[23] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[23])) ) );


--YB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

YB3_av_readdata_pre[24] = DFFEAS(VC1_readdata[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
SC1L618 = ( YD1_q_a[24] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[24])) # (TB3L2))) ) ) # ( !YD1_q_a[24] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[24])) ) );


--YB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

YB3_av_readdata_pre[25] = DFFEAS(VC1_readdata[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
SC1L619 = ( YD1_q_a[25] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[25])) # (TB3L2))) ) ) # ( !YD1_q_a[25] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[25])) ) );


--YB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

YB3_av_readdata_pre[26] = DFFEAS(VC1_readdata[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
SC1L620 = ( YD1_q_a[26] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[26])) # (TB3L2))) ) ) # ( !YD1_q_a[26] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[26])) ) );


--Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

Z1_r_sync_rst_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
Z1L18 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[3]);


--YB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

YB3_av_readdata_pre[11] = DFFEAS(VC1_readdata[11], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L288 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0
SC1L288 = (!SC1L1016 & !SC1L1013);


--SC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
SC1L605 = ( SC1L288 & ( (!TB2L2 & (TB3L2 & ((YD1_q_a[11])))) # (TB2L2 & (((TB3L2 & YD1_q_a[11])) # (YB3_av_readdata_pre[11]))) ) ) # ( !SC1L288 );


--YB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

YB3_av_readdata_pre[12] = DFFEAS(VC1_readdata[12], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
SC1L606 = ( YD1_q_a[12] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[12])) # (TB3L2))) ) ) # ( !YD1_q_a[12] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[12])) ) );


--YB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

YB3_av_readdata_pre[13] = DFFEAS(VC1_readdata[13], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
SC1L607 = ( YD1_q_a[13] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[13]))) # (TB3L2) ) ) # ( !YD1_q_a[13] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[13])) ) );


--YB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

YB3_av_readdata_pre[14] = DFFEAS(VC1_readdata[14], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
SC1L608 = ( YD1_q_a[14] & ( (((TB2L2 & YB3_av_readdata_pre[14])) # (TB3L2)) # (SC1L1016) ) ) # ( !YD1_q_a[14] & ( ((TB2L2 & YB3_av_readdata_pre[14])) # (SC1L1016) ) );


--YB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

YB3_av_readdata_pre[15] = DFFEAS(VC1_readdata[15], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
SC1L609 = ( YD1_q_a[15] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[15]))) # (TB3L2) ) ) # ( !YD1_q_a[15] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[15])) ) );


--YB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

YB3_av_readdata_pre[16] = DFFEAS(VC1_readdata[16], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
SC1L610 = ( YD1_q_a[16] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[16]))) # (TB3L2) ) ) # ( !YD1_q_a[16] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[16])) ) );


--SC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
SC1L594 = ( TB3L2 & ( (!SC1L1016 & (((YB3_av_readdata_pre[0] & TB2L2)) # (YD1_q_a[0]))) ) ) # ( !TB3L2 & ( (YB3_av_readdata_pre[0] & (!SC1L1016 & TB2L2)) ) );


--YB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

YB3_av_readdata_pre[1] = DFFEAS(VC1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
SC1L595 = ( YD1_q_a[1] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[1]))) # (TB3L2) ) ) # ( !YD1_q_a[1] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[1])) ) );


--YB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

YB3_av_readdata_pre[2] = DFFEAS(VC1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
SC1L596 = ( YD1_q_a[2] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[2])) # (TB3L2))) ) ) # ( !YD1_q_a[2] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[2])) ) );


--YB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

YB3_av_readdata_pre[3] = DFFEAS(VC1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
SC1L597 = ( YD1_q_a[3] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[3]))) # (TB3L2) ) ) # ( !YD1_q_a[3] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[3])) ) );


--YB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

YB3_av_readdata_pre[4] = DFFEAS(VC1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
SC1L598 = ( YD1_q_a[4] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[4]))) # (TB3L2) ) ) # ( !YD1_q_a[4] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[4])) ) );


--YB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

YB3_av_readdata_pre[5] = DFFEAS(VC1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
SC1L599 = ( YD1_q_a[5] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[5]))) # (TB3L2) ) ) # ( !YD1_q_a[5] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[5])) ) );


--SC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
SC1L244 = (SC1_D_iw[12] & (((SC1_D_iw[11] & !SC1_D_iw[16])) # (SC1_D_iw[15])));


--SC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
SC1L245 = (!SC1_D_iw[13] & (SC1_D_iw[14] & (SC1L545 & SC1L244)));


--SC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
SC1L544 = (((SC1L542) # (SC1L540)) # (SC1_R_valid)) # (SC1_E_st_stall);


--SC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

SC1_D_valid = DFFEAS(SC1L660, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
SC1L211 = (!SC1L555 & (!SC1L216 & (!SC1L215 & !SC1L214)));


--SC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
SC1L567 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
SC1L568 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
SC1L569 = ( SC1_D_iw[15] & ( SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
SC1L570 = ( SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
SC1L238 = (!SC1L552 & (!SC1L553 & ((!SC1L545) # (!SC1L240))));


--SC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
SC1L239 = ( SC1L241 & ( SC1L238 & ( ((!SC1L211) # (SC1L554)) # (SC1L545) ) ) ) # ( !SC1L241 & ( SC1L238 & ( ((!SC1L211) # ((SC1L545 & SC1L223))) # (SC1L554) ) ) ) # ( SC1L241 & ( !SC1L238 ) ) # ( !SC1L241 & ( !SC1L238 ) );


--SC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
SC1L227 = ( !SC1_D_iw[5] & ( (!SC1_D_iw[1] & (!SC1_D_iw[2] & (!SC1_D_iw[3] & !SC1_D_iw[4]))) ) );


--YB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

YB3_av_readdata_pre[8] = DFFEAS(VC1_readdata[8], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~17
SC1L602 = ( YD1_q_a[8] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[8])) # (TB3L2))) ) ) # ( !YD1_q_a[8] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[8])) ) );


--SC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
SC1L741 = ( SC1L746 ) # ( !SC1L746 & ( (((SC1_R_valid & SC1L669)) # (SC1L742)) # (SC1L206) ) );


--SC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
SC1L248 = (!SC1_D_iw[11] & ((!SC1_D_iw[14] & ((!SC1_D_iw[16]))) # (SC1_D_iw[14] & (SC1_D_iw[15]))));


--SC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
SC1L249 = (SC1_D_iw[12] & (!SC1_D_iw[13] & (SC1L545 & SC1L248)));


--YB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

YB3_av_readdata_pre[10] = DFFEAS(VC1_readdata[10], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
SC1L604 = ( YD1_q_a[10] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[10])) # (TB3L2))) ) ) # ( !YD1_q_a[10] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[10])) ) );


--SC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
SC1L220 = ( SC1_D_iw[2] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
SC1L221 = ( !SC1L224 & ( (!SC1L565 & (!SC1L566 & (!SC1L226 & !SC1L225))) ) );


--SC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
SC1L571 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
SC1L572 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
SC1L217 = ( !SC1L572 & ( (!SC1L567 & (!SC1L568 & (!SC1L569 & !SC1L571))) ) );


--SC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
SC1L573 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[14]))) ) ) );


--SC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
SC1L574 = ( !SC1_D_iw[15] & ( !SC1_D_iw[16] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
SC1L218 = (!SC1L556 & ((!SC1L545) # ((!SC1L573 & !SC1L574))));


--SC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
SC1L219 = ( SC1L238 & ( SC1L218 & ( (!SC1L211) # ((SC1L545 & ((!SC1L221) # (!SC1L217)))) ) ) ) # ( !SC1L238 & ( SC1L218 ) ) # ( SC1L238 & ( !SC1L218 ) ) # ( !SC1L238 & ( !SC1L218 ) );


--SC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
SC1L557 = ( SC1_D_iw[4] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (SC1_D_iw[1] & (SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
SC1L342 = ( SC1L203 & ( SC1_R_valid ) ) # ( !SC1L203 & ( (SC1_R_valid & (((SC1L545 & SC1L204)) # (SC1L205))) ) );


--YB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

YB3_av_readdata_pre[9] = DFFEAS(VC1_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~19
SC1L603 = ( YD1_q_a[9] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[9])) # (TB3L2))) ) ) # ( !YD1_q_a[9] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[9])) ) );


--SC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
SC1L447 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[16])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[18])));


--YB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

YB3_av_readdata_pre[20] = DFFEAS(VC1_readdata[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~20
SC1L614 = ( YD1_q_a[20] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[20]))) # (TB3L2) ) ) # ( !YD1_q_a[20] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[20])) ) );


--SC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

SC1_av_ld_byte2_data[0] = DFFEAS(SC1L918, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~7
SC1L824 = ( SC1_av_ld_byte2_data[0] & ( ((SC1_W_alu_result[16] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte2_data[0] & ( (SC1_W_alu_result[16] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

YB3_av_readdata_pre[6] = DFFEAS(VC1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~21
SC1L600 = ( YD1_q_a[6] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[6])) # (TB3L2))) ) ) # ( !YD1_q_a[6] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[6])) ) );


--YB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

YB3_av_readdata_pre[21] = DFFEAS(VC1_readdata[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~22
SC1L615 = ( YD1_q_a[21] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[21]))) # (TB3L2) ) ) # ( !YD1_q_a[21] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[21])) ) );


--SC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
SC1L253 = ((SC1L232) # (SC1L742)) # (SC1L254);


--SC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

SC1_av_ld_byte1_data[7] = DFFEAS(SC1L905, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~8
SC1L823 = ( SC1_av_ld_byte1_data[7] & ( ((SC1_W_alu_result[15] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[7] & ( (SC1_W_alu_result[15] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

YB3_av_readdata_pre[19] = DFFEAS(VC1_readdata[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23
SC1L613 = ( YD1_q_a[19] & ( ((!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[19]))) # (TB3L2) ) ) # ( !YD1_q_a[19] & ( (!SC1L288) # ((TB2L2 & YB3_av_readdata_pre[19])) ) );


--SC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

SC1_av_ld_byte1_data[6] = DFFEAS(SC1L901, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~9
SC1L822 = ( SC1_av_ld_byte1_data[6] & ( ((SC1_W_alu_result[14] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[6] & ( (SC1_W_alu_result[14] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

YB3_av_readdata_pre[18] = DFFEAS(VC1_readdata[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~24
SC1L612 = ( YB3_av_readdata_pre[18] & ( YD1_q_a[18] & ( ((!SC1L1016 & ((TB3L2) # (TB2L2)))) # (SC1L1013) ) ) ) # ( !YB3_av_readdata_pre[18] & ( YD1_q_a[18] & ( ((!SC1L1016 & TB3L2)) # (SC1L1013) ) ) ) # ( YB3_av_readdata_pre[18] & ( !YD1_q_a[18] & ( ((!SC1L1016 & TB2L2)) # (SC1L1013) ) ) ) # ( !YB3_av_readdata_pre[18] & ( !YD1_q_a[18] & ( SC1L1013 ) ) );


--SC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

SC1_av_ld_byte1_data[5] = DFFEAS(SC1L896, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~10
SC1L821 = ( SC1_av_ld_byte1_data[5] & ( ((SC1_W_alu_result[13] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[5] & ( (SC1_W_alu_result[13] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

YB3_av_readdata_pre[17] = DFFEAS(VC1_readdata[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~25
SC1L611 = ( YD1_q_a[17] & ( (((TB2L2 & YB3_av_readdata_pre[17])) # (TB3L2)) # (SC1L1016) ) ) # ( !YD1_q_a[17] & ( ((TB2L2 & YB3_av_readdata_pre[17])) # (SC1L1016) ) );


--SC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~11
SC1L816 = ( SC1_av_ld_byte1_data[0] & ( ((SC1_W_alu_result[8] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[0] & ( (SC1_W_alu_result[8] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

SC1_av_ld_byte1_data[4] = DFFEAS(SC1L892, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~12
SC1L820 = ( SC1_av_ld_byte1_data[4] & ( ((SC1_W_alu_result[12] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[4] & ( (SC1_W_alu_result[12] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

SC1_av_ld_byte1_data[3] = DFFEAS(SC1L888, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~13
SC1L819 = ( SC1_av_ld_byte1_data[3] & ( ((SC1_W_alu_result[11] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[3] & ( (SC1_W_alu_result[11] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

SC1_av_ld_byte1_data[2] = DFFEAS(SC1L883, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~14
SC1L818 = ( SC1_av_ld_byte1_data[2] & ( ((SC1_W_alu_result[10] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[2] & ( (SC1_W_alu_result[10] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--SC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

SC1_av_ld_byte1_data[1] = DFFEAS(SC1L879, CLOCK_50, !Z1_r_sync_rst,  , SC1L875,  ,  ,  ,  );


--SC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~15
SC1L817 = ( SC1_av_ld_byte1_data[1] & ( ((SC1_W_alu_result[9] & (!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[1] & ( (SC1_W_alu_result[9] & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld))) ) );


--YB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

YB3_av_readdata_pre[7] = DFFEAS(VC1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26
SC1L601 = ( YD1_q_a[7] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[7])) # (TB3L2))) ) ) # ( !YD1_q_a[7] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[7])) ) );


--SC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16
SC1L431 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[0]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[2]));


--XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~1
XB5L3 = ((XB5_mem_used[0] & ((!YB5_read_latency_shift_reg[0]) # (XB5_mem_used[1])))) # (SB1L4);


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
XB2L3 = ((XB2_mem_used[0] & ((!YB2_read_latency_shift_reg[0]) # (XB2_mem_used[1])))) # (SB1L5);


--XB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pbs_s1_agent_rsp_fifo|mem_used[0]~1
XB6L3 = ( XB6_mem_used[0] & ( ((!YB6_read_latency_shift_reg[0]) # ((AC1L8 & YB6L9))) # (XB6_mem_used[1]) ) ) # ( !XB6_mem_used[0] & ( (AC1L8 & YB6L9) ) );


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
XB1L3 = (!XB1_mem_used[1] & (((!YB1_read_latency_shift_reg[0] & XB1_mem_used[0])) # (XB1L6))) # (XB1_mem_used[1] & (((XB1_mem_used[0]))));


--XB9L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1
XB9L3 = ( XB9_mem_used[0] & ( ((!YB9_read_latency_shift_reg[0]) # ((AC1L8 & YB9L21))) # (XB9_mem_used[1]) ) ) # ( !XB9_mem_used[0] & ( (AC1L8 & YB9L21) ) );


--KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1
KC1L2 = (TB1L1 & (((!KC1_top_priority_reg[0] & !VB1L53)) # (KC1_top_priority_reg[1])));


--KC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
KC1L5 = ( VB1_packet_in_progress & ( VB1_saved_grant[1] & ( (XB3L19 & (((VB1_saved_grant[0] & VB1L53)) # (TB1L1))) ) ) ) # ( !VB1_packet_in_progress & ( VB1_saved_grant[1] & ( (!TB1L1 & (VB1L53 & ((!VB1_saved_grant[0]) # (XB3L19)))) # (TB1L1 & (((XB3L19)))) ) ) ) # ( VB1_packet_in_progress & ( !VB1_saved_grant[1] & ( (VB1_saved_grant[0] & (XB3L19 & VB1L53)) ) ) ) # ( !VB1_packet_in_progress & ( !VB1_saved_grant[1] & ( (!VB1L53 & (((TB1L1)))) # (VB1L53 & ((!VB1_saved_grant[0]) # ((XB3L19)))) ) ) );


--SC1L1015 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
SC1L1015 = (!SC1_W_valid & (((TB3L2) # (TB2L2)) # (SC1_i_read)));


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
AC2L2 = ( VB2_saved_grant[1] & ( (!CC1L1 & (((!XB4_mem_used[1])))) # (CC1L1 & (XB3L19 & ((VB1_saved_grant[1])))) ) ) # ( !VB2_saved_grant[1] & ( (XB3L19 & (CC1L1 & VB1_saved_grant[1])) ) );


--AC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
AC2L3 = ( !TB3L2 & ( AC2L2 & ( (!TB2L2 & (((DB1_rst1 & !SC1_i_read)) # (AC2_read_accepted))) ) ) ) # ( !TB3L2 & ( !AC2L2 & ( (AC2_read_accepted & !TB2L2) ) ) );


--SC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

SC1_R_ctrl_exception = DFFEAS(SC1L212, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

SC1_R_ctrl_break = DFFEAS(SC1L209, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
SC1L657 = (!SC1_R_ctrl_exception & SC1_R_ctrl_break);


--SC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

SC1_R_ctrl_uncond_cti_non_br = DFFEAS(SC1L252, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

SC1_R_ctrl_br_uncond = DFFEAS(SC1L548, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
SC1L659 = (!SC1_R_ctrl_uncond_cti_non_br & (!SC1_R_ctrl_br_uncond & ((!SC1_W_cmp_result) # (!SC1_R_ctrl_br))));


--SC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
SC1L658 = (!SC1_R_ctrl_exception & (!SC1_R_ctrl_break & !SC1L659));


--SC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0
SC1L651 = (!SC1L657 & ((!SC1L658 & ((SC1L34))) # (SC1L658 & (SC1L94))));


--SC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1
SC1L650 = ((!SC1L658 & ((SC1L38))) # (SC1L658 & (SC1L98))) # (SC1L657);


--SC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~2
SC1L655 = ((!SC1L658 & ((SC1L14))) # (SC1L658 & (SC1L74))) # (SC1L657);


--SC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~3
SC1L654 = ( SC1L659 & ( (!SC1_R_ctrl_exception & ((!SC1L18) # (SC1_R_ctrl_break))) ) ) # ( !SC1L659 & ( (!SC1_R_ctrl_exception & ((!SC1L78) # (SC1_R_ctrl_break))) ) );


--SC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~4
SC1L653 = (!SC1L657 & ((!SC1L658 & ((SC1L22))) # (SC1L658 & (SC1L82))));


--SC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~5
SC1L652 = (!SC1L657 & ((!SC1L658 & ((SC1L26))) # (SC1L658 & (SC1L86))));


--VB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46]
VB1_src_data[46] = (!SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB1_saved_grant[1])))) # (SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--ND1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
ND1L49 = (!ND1_ir[1] & (!ND1_ir[0] & ND1_enable_action_strobe));


--ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

ND1_jdo[34] = DFFEAS(PD1_sr[34], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

ND1_jdo[17] = DFFEAS(PD1_sr[17], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
LD1L108 = ( LD1L2 & ( (ND1L49 & (((!ND1_jdo[34]) # (!ND1_jdo[17])) # (ND1_jdo[35]))) ) ) # ( !LD1L2 & ( (ND1L49 & (!ND1_jdo[35] & (ND1_jdo[34] & !ND1_jdo[17]))) ) );


--LD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
LD1L106 = ( LD1_avalon_ociram_readdata_ready & ( (LD1_waitrequest & (((!LD1L163 & VC1_read)) # (VC1_write))) ) ) # ( !LD1_avalon_ociram_readdata_ready & ( (LD1_waitrequest & (!VC1_write & (!LD1L163 & VC1_read))) ) );


--XB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4
XB3L9 = (XB3_mem_used[0] & ((!YB3_read_latency_shift_reg[0]) # (XB3_mem_used[1])));


--XB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5
XB3L10 = ( XB3L16 & ( XB3L9 ) ) # ( !XB3L16 & ( XB3L9 ) ) # ( XB3L16 & ( !XB3L9 & ( (XB3L19 & (((VB1_saved_grant[0] & VB1L53)) # (VB1L54))) ) ) );


--KC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
KC2L2 = (TB1L2 & (((!KC2_top_priority_reg[0] & !VB2L56)) # (KC2_top_priority_reg[1])));


--KC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
KC2L5 = ( VB2_packet_in_progress & ( VB2_saved_grant[1] & ( (YB4L3 & (((VB2_saved_grant[0] & VB2L56)) # (TB1L2))) ) ) ) # ( !VB2_packet_in_progress & ( VB2_saved_grant[1] & ( (!TB1L2 & (VB2L56 & ((!VB2_saved_grant[0]) # (YB4L3)))) # (TB1L2 & (((YB4L3)))) ) ) ) # ( VB2_packet_in_progress & ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & (YB4L3 & VB2L56)) ) ) ) # ( !VB2_packet_in_progress & ( !VB2_saved_grant[1] & ( (!VB2L56 & (((TB1L2)))) # (VB2L56 & ((!VB2_saved_grant[0]) # ((YB4L3)))) ) ) );


--XB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4
XB4L9 = (XB4_mem_used[0] & ((!YB4_read_latency_shift_reg[0]) # (XB4_mem_used[1])));


--XB4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5
XB4L10 = ( XB4L16 & ( XB4L9 ) ) # ( !XB4L16 & ( XB4L9 ) ) # ( XB4L16 & ( !XB4L9 & ( (YB4L3 & (((VB2_saved_grant[0] & VB2L56)) # (VB2L57))) ) ) );


--SC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
SC1L309 = ( SC1L353 & ( (!SC1_R_ctrl_shift_rot & (((SC1L122)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[1])))) ) ) # ( !SC1L353 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & ((SC1L122)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[1])))) ) );


--YB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|av_readdata_pre[1]
--register power-up is low

YB6_av_readdata_pre[1] = DFFEAS(Y1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1]
--register power-up is low

YB5_av_readdata_pre[1] = DFFEAS(AB1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

YB7_av_readdata_pre[1] = DFFEAS(U1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[1]
--register power-up is low

YB8_av_readdata_pre[1] = DFFEAS(R1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]
--register power-up is low

YB9_av_readdata_pre[1] = DFFEAS(CB1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1
GC1L10 = (!YB2_read_latency_shift_reg[0] & (YB9_read_latency_shift_reg[0] & ((YB9_av_readdata_pre[1])))) # (YB2_read_latency_shift_reg[0] & (((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[1])) # (YB2_av_readdata_pre[0])));


--GC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
GC1_src_data[1] = ( GC1L12 & ( ((!GC1L11) # ((TB3L1 & YD1_q_a[1]))) # (GC1L10) ) ) # ( !GC1L12 );


--SC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0
SC1L593 = ( SC1_D_iw[7] & ( (!SC1_D_iw[8] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & SC1_D_iw[6]))) ) );


--SC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

SC1_W_ienable_reg[1] = DFFEAS(SC1_E_src1[1], CLOCK_50, !Z1_r_sync_rst,  , SC1L796,  ,  ,  ,  );


--SC1L788 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]~0
SC1L788 = ( SC1_D_iw[7] & ( (!SC1_D_iw[8] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & SC1_D_iw[6]))) ) ) # ( !SC1_D_iw[7] & ( (SC1_D_iw[8] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & !SC1_D_iw[6]))) ) );


--SC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
SC1L347 = (SC1L788 & ((!SC1L593 & (SC1_W_ipending_reg[1])) # (SC1L593 & ((SC1_W_ienable_reg[1])))));


--YB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

YB7_av_readdata_pre[2] = DFFEAS(U1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
GC1L33 = (YB7_read_latency_shift_reg[0] & YB7_av_readdata_pre[2]);


--YB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

YB2_av_readdata_pre[30] = DFFEAS(SC1_W_alu_result[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
GC1L34 = (YB2_read_latency_shift_reg[0] & YB2_av_readdata_pre[30]);


--YB5_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]
--register power-up is low

YB5_av_readdata_pre[2] = DFFEAS(AB1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2
GC1L14 = ( YB5_av_readdata_pre[2] & ( (!YB5_read_latency_shift_reg[0] & (!GC1L34 & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[2])))) ) ) # ( !YB5_av_readdata_pre[2] & ( (!GC1L34 & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[2]))) ) );


--YB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|av_readdata_pre[2]
--register power-up is low

YB6_av_readdata_pre[2] = DFFEAS(Y1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3
GC1L15 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[2]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[2])) # (YB6_av_readdata_pre[2])));


--YB8_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[2]
--register power-up is low

YB8_av_readdata_pre[2] = DFFEAS(R1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]
--register power-up is low

YB9_av_readdata_pre[2] = DFFEAS(CB1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~4
GC1L16 = (!YB8_read_latency_shift_reg[0] & (YB9_read_latency_shift_reg[0] & ((YB9_av_readdata_pre[2])))) # (YB8_read_latency_shift_reg[0] & (((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[2])) # (YB8_av_readdata_pre[2])));


--GC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
GC1_src_data[2] = ( GC1L15 & ( GC1L16 ) ) # ( !GC1L15 & ( GC1L16 ) ) # ( GC1L15 & ( !GC1L16 ) ) # ( !GC1L15 & ( !GC1L16 & ( ((!GC1L14) # ((TB3L1 & YD1_q_a[2]))) # (GC1L33) ) ) );


--SC1_W_ienable_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]
--register power-up is low

SC1_W_ienable_reg[2] = DFFEAS(SC1_E_src1[2], CLOCK_50, !Z1_r_sync_rst,  , SC1L796,  ,  ,  ,  );


--SC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[2]~4
SC1L348 = (SC1L788 & ((!SC1L593 & (SC1_W_ipending_reg[2])) # (SC1L593 & ((SC1_W_ienable_reg[2])))));


--YB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

YB7_av_readdata_pre[3] = DFFEAS(U1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
GC1L35 = (YB7_read_latency_shift_reg[0] & YB7_av_readdata_pre[3]);


--YB5_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3]
--register power-up is low

YB5_av_readdata_pre[3] = DFFEAS(AB1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~5
GC1L18 = ( YB5_av_readdata_pre[3] & ( (!YB5_read_latency_shift_reg[0] & (!GC1L34 & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[3])))) ) ) # ( !YB5_av_readdata_pre[3] & ( (!GC1L34 & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[3]))) ) );


--YB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbs_s1_translator|av_readdata_pre[3]
--register power-up is low

YB6_av_readdata_pre[3] = DFFEAS(Y1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~6
GC1L19 = (!YB6_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[3]))) # (YB6_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[3])) # (YB6_av_readdata_pre[3])));


--YB8_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[3]
--register power-up is low

YB8_av_readdata_pre[3] = DFFEAS(R1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3]
--register power-up is low

YB9_av_readdata_pre[3] = DFFEAS(CB1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~7
GC1L20 = (!YB8_read_latency_shift_reg[0] & (YB9_read_latency_shift_reg[0] & ((YB9_av_readdata_pre[3])))) # (YB8_read_latency_shift_reg[0] & (((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[3])) # (YB8_av_readdata_pre[3])));


--GC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
GC1_src_data[3] = ( GC1L19 & ( GC1L20 ) ) # ( !GC1L19 & ( GC1L20 ) ) # ( GC1L19 & ( !GC1L20 ) ) # ( !GC1L19 & ( !GC1L20 & ( ((!GC1L18) # ((TB3L1 & YD1_q_a[3]))) # (GC1L35) ) ) );


--YB9_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]
--register power-up is low

YB9_av_readdata_pre[4] = DFFEAS(CB1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4]
--register power-up is low

YB5_av_readdata_pre[4] = DFFEAS(AB1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

YB7_av_readdata_pre[4] = DFFEAS(U1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4]
--register power-up is low

YB8_av_readdata_pre[4] = DFFEAS(R1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
GC1_src_data[4] = ( GC1L23 & ( ((!GC1L22) # ((TB3L1 & YD1_q_a[4]))) # (GC1L34) ) ) # ( !GC1L23 );


--YB9_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]
--register power-up is low

YB9_av_readdata_pre[5] = DFFEAS(CB1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]
--register power-up is low

YB5_av_readdata_pre[5] = DFFEAS(AB1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

YB7_av_readdata_pre[5] = DFFEAS(U1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[5]
--register power-up is low

YB8_av_readdata_pre[5] = DFFEAS(R1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
GC1_src_data[5] = ( GC1L26 & ( ((!GC1L25) # ((TB3L1 & YD1_q_a[5]))) # (GC1L34) ) ) # ( !GC1L26 );


--YB7_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

YB7_av_readdata_pre[6] = DFFEAS(U1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6]
--register power-up is low

YB5_av_readdata_pre[6] = DFFEAS(AB1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[6]
--register power-up is low

YB8_av_readdata_pre[6] = DFFEAS(R1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]
--register power-up is low

YB9_av_readdata_pre[6] = DFFEAS(CB1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
GC1_src_data[6] = ( GC1L28 & ( GC1L29 ) ) # ( !GC1L28 & ( GC1L29 ) ) # ( GC1L28 & ( !GC1L29 & ( (!YB7_read_latency_shift_reg[0] & (((TB3L1 & YD1_q_a[6])))) # (YB7_read_latency_shift_reg[0] & (((TB3L1 & YD1_q_a[6])) # (YB7_av_readdata_pre[6]))) ) ) ) # ( !GC1L28 & ( !GC1L29 ) );


--YB9_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]
--register power-up is low

YB9_av_readdata_pre[7] = DFFEAS(CB1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]
--register power-up is low

YB5_av_readdata_pre[7] = DFFEAS(AB1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

YB7_av_readdata_pre[7] = DFFEAS(U1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~8
GC1L31 = ( YB5_av_readdata_pre[7] & ( YB7_av_readdata_pre[7] & ( (!YB7_read_latency_shift_reg[0] & (!YB5_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7])))) ) ) ) # ( !YB5_av_readdata_pre[7] & ( YB7_av_readdata_pre[7] & ( (!YB7_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7]))) ) ) ) # ( YB5_av_readdata_pre[7] & ( !YB7_av_readdata_pre[7] & ( (!YB5_read_latency_shift_reg[0] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7]))) ) ) ) # ( !YB5_av_readdata_pre[7] & ( !YB7_av_readdata_pre[7] & ( (!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[7]) ) ) );


--GC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~9
GC1L32 = ( GC1L31 & ( (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # ((!YB3_av_readdata_pre[7])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[7] & ((!TB2L1) # (!YB3_av_readdata_pre[7])))) ) );


--GC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]
GC1_src_data[7] = (!GC1L32) # ((TB3L1 & YD1_q_a[7]));


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L82, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, DB1L41, !Z1_r_sync_rst);


--DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
DB1L22 = AMPP_FUNCTION(!T1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
DB1L96 = AMPP_FUNCTION(!A1L145, !DB1_tck_t_dav, !DB1_td_shift[10], !DB1_write_stalled);


--DB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
DB1L97 = AMPP_FUNCTION(!A1L138, !DB1_state, !DB1_count[1], !A1L142, !A1L147, !A1L137);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

DB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[0], !Z1_r_sync_rst, DB1L22);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L144, DB1L74, !A1L136, DB1L57);


--DB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
DB1L73 = AMPP_FUNCTION(!A1L138, !DB1_count[9], !A1L142, !DB1L71, !DB1_rdata[0], !DB1_td_shift[3]);


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
DB1L41 = AMPP_FUNCTION(!DB1_rvalid0, !T1_r_val, !DB1_r_ena1);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L144, DB1_td_shift[9], !A1L136, DB1L97);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

DB1_read1 = AMPP_FUNCTION(CLOCK_50, DB1_read, !Z1_r_sync_rst);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

DB1_read2 = AMPP_FUNCTION(CLOCK_50, DB1_read1, !Z1_r_sync_rst);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(CLOCK_50, DB1_rst1, !Z1_r_sync_rst);


--DB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
DB1L42 = AMPP_FUNCTION(!DB1_user_saw_rvalid, !DB1L41, !DB1_read_req, !DB1_read1, !DB1_read2, !DB1_rst2);


--ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
ND1_take_action_ocimem_a = ( ND1_jdo[34] & ( (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & !ND1_jdo[35]))) ) );


--ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

ND1_jdo[25] = DFFEAS(PD1_sr[25], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

VC1_writedata[0] = DFFEAS(VB1L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

VC1_address[0] = DFFEAS(VB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

VC1_address[2] = DFFEAS(VB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

VC1_address[1] = DFFEAS(VB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

VC1_address[7] = DFFEAS(VB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

VC1_address[6] = DFFEAS(VB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

VC1_address[5] = DFFEAS(VB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

VC1_address[4] = DFFEAS(VB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

VC1_address[3] = DFFEAS(VB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
AD1L1 = ( !VC1_address[4] & ( !VC1_address[3] & ( (VC1_address[8] & (!VC1_address[7] & (!VC1_address[6] & !VC1_address[5]))) ) ) );


--VC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

VC1_debugaccess = DFFEAS(VB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
AD1L16 = ( AD1L1 & ( VC1_debugaccess & ( (VC1_write & (!VC1_address[0] & (!VC1_address[2] & !VC1_address[1]))) ) ) );


--DD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
DD1L10 = ( AD1L16 & ( (!DD1_monitor_ready & (VC1_writedata[0] & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25])))) # (DD1_monitor_ready & ((!ND1_take_action_ocimem_a) # ((!ND1_jdo[25])))) ) ) # ( !AD1L16 & ( (DD1_monitor_ready & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25]))) ) );


--PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
PD1L59 = ( LD1_MonDReg[2] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[2])))) # (MD1L2 & (((PD1_sr[4])))) ) ) # ( !LD1_MonDReg[2] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[2])))) # (MD1L2 & (((PD1_sr[4])))) ) );


--ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

ND1_jdo[1] = DFFEAS(PD1_sr[1], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

ND1_jdo[4] = DFFEAS(PD1_sr[4], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~3
LD1L77 = (!ND1_take_action_ocimem_b & !LD1_jtag_ram_rd_d1);


--ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

ND1_update_jdo_strobe = DFFEAS(ND1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

PD1_sr[36] = DFFEAS(PD1L61, A1L170,  ,  , PD1L52,  ,  ,  ,  );


--PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

PD1_sr[37] = DFFEAS(PD1L62, A1L170,  ,  , PD1L52,  ,  ,  ,  );


--ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

ND1_jxuir = DFFEAS(ND1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

PD1_sr[35] = DFFEAS(PD1L63, A1L170,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

LD1_jtag_ram_rd = DFFEAS(LD1L111, CLOCK_50,  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

LD1_jtag_ram_wr = DFFEAS(LD1L113, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
LD1L161 = ( LD1_jtag_ram_wr & ( ((VC1_write & (!VC1_address[8] & VC1_debugaccess))) # (LD1_jtag_ram_access) ) ) # ( !LD1_jtag_ram_wr & ( (VC1_write & (!VC1_address[8] & (!LD1_jtag_ram_access & VC1_debugaccess))) ) );


--Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

Z1_r_early_rst = DFFEAS(Z1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
LD1_ociram_reset_req = (!Z1_r_early_rst) # (LD1_jtag_ram_access);


--LD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
LD1L129 = (!LD1_jtag_ram_access & ((VC1_writedata[0]))) # (LD1_jtag_ram_access & (LD1_MonDReg[0]));


--LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
LD1L116 = (!LD1_jtag_ram_access & ((VC1_address[0]))) # (LD1_jtag_ram_access & (LD1_MonAReg[2]));


--LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
LD1L117 = (!LD1_jtag_ram_access & ((VC1_address[1]))) # (LD1_jtag_ram_access & (LD1_MonAReg[3]));


--LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
LD1L118 = (!LD1_jtag_ram_access & ((VC1_address[2]))) # (LD1_jtag_ram_access & (LD1_MonAReg[4]));


--LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
LD1L119 = (!LD1_jtag_ram_access & ((VC1_address[3]))) # (LD1_jtag_ram_access & (LD1_MonAReg[5]));


--LD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
LD1L120 = (!LD1_jtag_ram_access & ((VC1_address[4]))) # (LD1_jtag_ram_access & (LD1_MonAReg[6]));


--LD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
LD1L121 = (!LD1_jtag_ram_access & ((VC1_address[5]))) # (LD1_jtag_ram_access & (LD1_MonAReg[7]));


--LD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
LD1L122 = (!LD1_jtag_ram_access & ((VC1_address[6]))) # (LD1_jtag_ram_access & (LD1_MonAReg[8]));


--LD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
LD1L123 = (!LD1_jtag_ram_access & ((VC1_address[7]))) # (LD1_jtag_ram_access & (LD1_MonAReg[9]));


--VC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

VC1_byteenable[0] = DFFEAS(VB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
LD1L124 = (VC1_byteenable[0]) # (LD1_jtag_ram_access);


--ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

ND1_jdo[26] = DFFEAS(PD1_sr[26], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

ND1_jdo[28] = DFFEAS(PD1_sr[28], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

ND1_jdo[27] = DFFEAS(PD1_sr[27], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

LD1_jtag_rd = DFFEAS(ND1L50, CLOCK_50,  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--SC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
SC1L1010 = ((SC1_hbreak_enabled & ((!SC1L545) # (!SC1L574)))) # (SC1_R_ctrl_break);


--SC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
SC1L852 = (!SC1_d_read & ((!SC1_av_ld_align_cycle[1] $ (!SC1_av_ld_align_cycle[0])))) # (SC1_d_read & (GC1_WideOr1 & (!SC1_av_ld_align_cycle[1] $ (!SC1_av_ld_align_cycle[0]))));


--SC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
SC1L851 = (!SC1_av_ld_align_cycle[0] & ((!SC1_d_read) # (GC1_WideOr1)));


--SC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
SC1L197 = !SC1_E_shift_rot_cnt[4] $ (!SC1L541);


--SC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
SC1L198 = !SC1_E_shift_rot_cnt[3] $ ((((SC1_E_shift_rot_cnt[0]) # (SC1_E_shift_rot_cnt[1])) # (SC1_E_shift_rot_cnt[2])));


--SC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
SC1L199 = !SC1_E_shift_rot_cnt[2] $ (((SC1_E_shift_rot_cnt[0]) # (SC1_E_shift_rot_cnt[1])));


--SC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
SC1L200 = !SC1_E_shift_rot_cnt[1] $ (SC1_E_shift_rot_cnt[0]);


--Y1_readdata[0] is nios_system:u0|nios_system_pbs:pbs|readdata[0]
--register power-up is low

Y1_readdata[0] = DFFEAS(Y1L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , T1L78,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L73, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0]
--register power-up is low

AB1_readdata[0] = DFFEAS(AB1_read_mux_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

VC1_readdata[0] = DFFEAS(VC1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--U1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
U1_readdata[0] = (U1_data_out[0] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--X1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
X1L1 = ( VB2L57 & ( (!AC1L9) # ((!VB2_saved_grant[0]) # (XB4_mem_used[1])) ) ) # ( !VB2L57 & ( (!AC1L9) # ((!VB2_saved_grant[0]) # ((!VB2L56) # (XB4_mem_used[1]))) ) );


--VB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0
VB2L24 = (SC1_d_writedata[0] & VB2_saved_grant[0]);


--VB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38]
VB2_src_data[38] = (!SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB2_saved_grant[1])))) # (SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39]
VB2_src_data[39] = (!SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB2_saved_grant[1])))) # (SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40]
VB2_src_data[40] = (!SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB2_saved_grant[1])))) # (SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41]
VB2_src_data[41] = (!SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB2_saved_grant[1])))) # (SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42]
VB2_src_data[42] = (!SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB2_saved_grant[1])))) # (SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43]
VB2_src_data[43] = (!SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB2_saved_grant[1])))) # (SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44]
VB2_src_data[44] = (!SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB2_saved_grant[1])))) # (SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45]
VB2_src_data[45] = (!SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB2_saved_grant[1])))) # (SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46]
VB2_src_data[46] = (!SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB2_saved_grant[1])))) # (SC1_W_alu_result[10] & (((SC1_F_pc[8] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[47]
VB2_src_data[47] = (!SC1_W_alu_result[11] & (((SC1_F_pc[9] & VB2_saved_grant[1])))) # (SC1_W_alu_result[11] & (((SC1_F_pc[9] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[48]
VB2_src_data[48] = (!SC1_W_alu_result[12] & (((SC1_F_pc[10] & VB2_saved_grant[1])))) # (SC1_W_alu_result[12] & (((SC1_F_pc[10] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[49]
VB2_src_data[49] = (!SC1_W_alu_result[13] & (((SC1_F_pc[11] & VB2_saved_grant[1])))) # (SC1_W_alu_result[13] & (((SC1_F_pc[11] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[50]
VB2_src_data[50] = (!SC1_W_alu_result[14] & (((SC1_F_pc[12] & VB2_saved_grant[1])))) # (SC1_W_alu_result[14] & (((SC1_F_pc[12] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--SC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

SC1_d_byteenable[0] = DFFEAS(SC1L387, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32]
VB2_src_data[32] = ((VB2_saved_grant[0] & SC1_d_byteenable[0])) # (VB2_saved_grant[1]);


--R1_readdata[0] is nios_system:u0|nios_system_hex0:hex0|readdata[0]
R1_readdata[0] = (R1_data_out[0] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_readdata[0] is nios_system:u0|nios_system_timer_0:timer_0|readdata[0]
--register power-up is low

CB1_readdata[0] = DFFEAS(CB1_read_mux_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
SC1L661 = (!SC1_W_alu_result[1] & (SC1_W_alu_result[0] & (!SC1_av_ld_align_cycle[1] & !SC1_av_ld_align_cycle[0]))) # (SC1_W_alu_result[1] & ((!SC1_av_ld_align_cycle[1]) # ((SC1_W_alu_result[0] & !SC1_av_ld_align_cycle[0]))));


--YB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

YB1_av_readdata_pre[8] = DFFEAS(T1L65, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]
--register power-up is low

YB9_av_readdata_pre[8] = DFFEAS(CB1_readdata[8], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

SC1_R_ctrl_ld_signed = DFFEAS(SC1L228, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
SC1L847 = ( SC1_R_ctrl_ld_signed & ( (!SC1_D_iw[4] & ((!SC1L235 & (SC1_av_ld_byte0_data[7])) # (SC1L235 & ((SC1_av_ld_byte1_data[7]))))) # (SC1_D_iw[4] & (SC1_av_ld_byte0_data[7])) ) );


--SC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0
SC1L876 = ( YD1_q_a[8] & ( SC1L878 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L661 & (SC1L847))) ) ) ) # ( !YD1_q_a[8] & ( SC1L878 & ( (SC1_av_ld_aligning_data & (!SC1L661 & SC1L847)) ) ) ) # ( YD1_q_a[8] & ( !SC1L878 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) ) # ( !YD1_q_a[8] & ( !SC1L878 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) );


--SC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
SC1L875 = ((!SC1L235) # (SC1L858)) # (SC1_D_iw[4]);


--SC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~2
SC1L718 = ( YC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[7])))) ) ) # ( !YC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[7])))) ) );


--SC1L486 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]~0
SC1L486 = (SC1L716) # (SC1L715);


--SC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
SC1L735 = ( SC1_D_iw[7] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L739) # (YC2_q_b[1])))) ) ) # ( !SC1_D_iw[7] & ( (YC2_q_b[1] & (SC1L739 & (!SC1_R_ctrl_hi_imm16 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~3
SC1L724 = ( YC2_q_b[23] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[13])) ) ) # ( !YC2_q_b[23] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[13])) ) );


--SC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~4
SC1L723 = ( YC2_q_b[22] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[12])) ) ) # ( !YC2_q_b[22] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[12])) ) );


--SC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~5
SC1L722 = ( YC2_q_b[21] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[11])) ) ) # ( !YC2_q_b[21] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[11])) ) );


--SC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~6
SC1L721 = ( YC2_q_b[20] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[10])))) ) ) # ( !YC2_q_b[20] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[10])))) ) );


--SC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~7
SC1L720 = ( YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[9])))) ) ) # ( !YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[9])))) ) );


--SC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~8
SC1L719 = ( YC2_q_b[18] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[8])) ) ) # ( !YC2_q_b[18] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[8])) ) );


--SC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~9
SC1L727 = ( YC2_q_b[26] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[16])) ) ) # ( !YC2_q_b[26] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[16])) ) );


--SC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~10
SC1L725 = ( YC2_q_b[24] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[14])) ) ) # ( !YC2_q_b[24] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[14])) ) );


--SC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~11
SC1L729 = ( YC2_q_b[28] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[18])))) ) ) # ( !YC2_q_b[28] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[18])))) ) );


--SC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~12
SC1L728 = ( YC2_q_b[27] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[17])))) ) ) # ( !YC2_q_b[27] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[17])))) ) );


--SC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~13
SC1L731 = ( YC2_q_b[30] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[20])))) ) ) # ( !YC2_q_b[30] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[20])))) ) );


--SC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~14
SC1L730 = ( YC2_q_b[29] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) ) # ( !YC2_q_b[29] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) );


--SC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
SC1L734 = ( SC1_D_iw[6] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L739) # (YC2_q_b[0])))) ) ) # ( !SC1_D_iw[6] & ( (YC2_q_b[0] & (SC1L739 & (!SC1_R_ctrl_hi_imm16 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~15
SC1L726 = ( YC2_q_b[25] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm) # (SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[15])) ) ) # ( !YC2_q_b[25] & ( (!SC1_R_ctrl_hi_imm16 & (((SC1_R_src2_use_imm & SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[15])) ) );


--SC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~16
SC1L732 = ( YC2_q_b[31] & ( (!SC1L733 & (((!SC1_R_src2_use_imm & !SC1_R_ctrl_hi_imm16)) # (SC1_D_iw[21]))) ) ) # ( !YC2_q_b[31] & ( (SC1_D_iw[21] & (!SC1L733 & ((SC1_R_ctrl_hi_imm16) # (SC1_R_src2_use_imm)))) ) );


--SC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

SC1_R_ctrl_wrctl_inst = DFFEAS(SC1_D_op_wrctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
SC1L842 = (!SC1L589 & (((SC1_W_status_reg_pie)))) # (SC1L589 & ((!SC1_R_ctrl_wrctl_inst & ((SC1_W_status_reg_pie))) # (SC1_R_ctrl_wrctl_inst & (SC1_E_src1[0]))));


--SC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
SC1L843 = ( SC1L574 & ( SC1L842 & ( (!SC1L545) # ((!SC1L573 & ((SC1_W_bstatus_reg))) # (SC1L573 & (SC1_W_estatus_reg))) ) ) ) # ( !SC1L574 & ( SC1L842 & ( (!SC1L545) # ((!SC1L573) # (SC1_W_estatus_reg)) ) ) ) # ( SC1L574 & ( !SC1L842 & ( (SC1L545 & ((!SC1L573 & ((SC1_W_bstatus_reg))) # (SC1L573 & (SC1_W_estatus_reg)))) ) ) ) # ( !SC1L574 & ( !SC1L842 & ( (SC1L545 & (SC1_W_estatus_reg & SC1L573)) ) ) );


--SC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
SC1L844 = (!SC1_R_ctrl_exception & (!SC1_R_ctrl_break & SC1L843));


--SC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
SC1L791 = (!SC1L591 & (((SC1_W_estatus_reg)))) # (SC1L591 & ((!SC1_R_ctrl_wrctl_inst & ((SC1_W_estatus_reg))) # (SC1_R_ctrl_wrctl_inst & (SC1_E_src1[0]))));


--SC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
SC1L592 = (!SC1_D_iw[6] & (SC1_D_iw[7] & SC1L590));


--SC1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
SC1L783 = ( SC1_R_ctrl_break & ( SC1_R_ctrl_wrctl_inst & ( SC1_W_status_reg_pie ) ) ) # ( !SC1_R_ctrl_break & ( SC1_R_ctrl_wrctl_inst & ( (!SC1L592 & ((SC1_W_bstatus_reg))) # (SC1L592 & (SC1_E_src1[0])) ) ) ) # ( SC1_R_ctrl_break & ( !SC1_R_ctrl_wrctl_inst & ( SC1_W_status_reg_pie ) ) ) # ( !SC1_R_ctrl_break & ( !SC1_R_ctrl_wrctl_inst & ( SC1_W_bstatus_reg ) ) );


--SC1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
SC1L796 = (SC1_E_valid_from_R & (SC1L593 & SC1_R_ctrl_wrctl_inst));


--AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

AD1_oci_ienable[0] = DFFEAS(AD1L5, CLOCK_50, !Z1_r_sync_rst,  , AD1L15,  ,  ,  ,  );


--CB1_timeout_occurred is nios_system:u0|nios_system_timer_0:timer_0|timeout_occurred
--register power-up is low

CB1_timeout_occurred = DFFEAS(CB1L379, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_control_register[0] is nios_system:u0|nios_system_timer_0:timer_0|control_register[0]
--register power-up is low

CB1_control_register[0] = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , CB1_control_wr_strobe,  ,  ,  ,  );


--SC1_W_ipending_reg_nxt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]
SC1_W_ipending_reg_nxt[0] = (SC1_W_ienable_reg[0] & (!AD1_oci_ienable[0] & (CB1_timeout_occurred & CB1_control_register[0])));


--SC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

SC1_R_ctrl_shift_logical = DFFEAS(SC1L243, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

SC1_R_ctrl_rot_right = DFFEAS(SC1_R_ctrl_rot_right_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L396 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
SC1L396 = (!SC1_R_ctrl_shift_logical & ((!SC1_R_ctrl_rot_right & ((SC1_E_shift_rot_result[31]))) # (SC1_R_ctrl_rot_right & (SC1_E_shift_rot_result[0]))));


--SC1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
SC1L430 = (!SC1_R_ctrl_shift_rot_right & ((SC1L396))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[1]));


--AD1_oci_ienable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]
--register power-up is low

AD1_oci_ienable[2] = DFFEAS(AD1L9, CLOCK_50, !Z1_r_sync_rst,  , AD1L15,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , T1L78,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L80, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L65 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--SC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[2]~0
SC1L804 = (SC1_W_ienable_reg[2] & (!AD1_oci_ienable[2] & ((T1L65) # (T1_av_readdata[9]))));


--AD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

AD1_oci_ienable[1] = DFFEAS(AD1L7, CLOCK_50, !Z1_r_sync_rst,  , AD1L15,  ,  ,  ,  );


--Y1_irq_mask[1] is nios_system:u0|nios_system_pbs:pbs|irq_mask[1]
--register power-up is low

Y1_irq_mask[1] = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1_edge_capture[1] is nios_system:u0|nios_system_pbs:pbs|edge_capture[1]
--register power-up is low

Y1_edge_capture[1] = DFFEAS(Y1L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_ipending_reg_nxt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]
SC1_W_ipending_reg_nxt[1] = (SC1_W_ienable_reg[1] & (!AD1_oci_ienable[1] & (Y1_irq_mask[1] & Y1_edge_capture[1])));


--VB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1
VB2L25 = (VB2_saved_grant[0] & SC1_d_writedata[22]);


--SC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

SC1_d_byteenable[2] = DFFEAS(SC1L385, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34]
VB2_src_data[34] = ((VB2_saved_grant[0] & SC1_d_byteenable[2])) # (VB2_saved_grant[1]);


--SC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
SC1L1012 = (!SC1_hbreak_pending & ((SC1L1013))) # (SC1_hbreak_pending & (!SC1_hbreak_enabled));


--ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

ND1_jdo[21] = DFFEAS(PD1_sr[21], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

ND1_jdo[20] = DFFEAS(PD1_sr[20], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

DD1_break_on_reset = DFFEAS(DD1L2, CLOCK_50,  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

RD1_dreg[0] = DFFEAS(RD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
DD1L4 = ( DD1_break_on_reset & ( RD1_dreg[0] & ( (!ND1_take_action_ocimem_a) # (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21])) ) ) ) # ( !DD1_break_on_reset & ( RD1_dreg[0] & ( (ND1_take_action_ocimem_a & (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21]))) ) ) ) # ( DD1_break_on_reset & ( !RD1_dreg[0] & ( (!ND1_take_action_ocimem_a & (DD1_jtag_break)) # (ND1_take_action_ocimem_a & (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21]))) ) ) ) # ( !DD1_break_on_reset & ( !RD1_dreg[0] & ( (!ND1_take_action_ocimem_a & (DD1_jtag_break)) # (ND1_take_action_ocimem_a & (((DD1_jtag_break & !ND1_jdo[20])) # (ND1_jdo[21]))) ) ) );


--AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

AD1_oci_single_step_mode = DFFEAS(AD1L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
SC1L1018 = (AD1_oci_single_step_mode & (((SC1_wait_for_one_post_bret_inst & !SC1L660)) # (SC1_hbreak_enabled)));


--VB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2
VB2L26 = (VB2_saved_grant[0] & SC1_d_writedata[23]);


--SC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

SC1_d_writedata[24] = DFFEAS(SC1L531, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3
VB2L27 = (VB2_saved_grant[0] & SC1_d_writedata[24]);


--SC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

SC1_d_byteenable[3] = DFFEAS(SC1L386, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35]
VB2_src_data[35] = ((VB2_saved_grant[0] & SC1_d_byteenable[3])) # (VB2_saved_grant[1]);


--SC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

SC1_d_writedata[25] = DFFEAS(SC1L532, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4
VB2L28 = (VB2_saved_grant[0] & SC1_d_writedata[25]);


--SC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

SC1_d_writedata[26] = DFFEAS(SC1L533, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5
VB2L29 = (VB2_saved_grant[0] & SC1_d_writedata[26]);


--Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZD1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6
VB2L30 = (VB2_saved_grant[0] & SC1_d_writedata[11]);


--SC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

SC1_d_byteenable[1] = DFFEAS(SC1L384, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33]
VB2_src_data[33] = ((VB2_saved_grant[0] & SC1_d_byteenable[1])) # (VB2_saved_grant[1]);


--VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7
VB2L31 = (VB2_saved_grant[0] & SC1_d_writedata[12]);


--VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8
VB2L32 = (VB2_saved_grant[0] & SC1_d_writedata[13]);


--VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9
VB2L33 = (VB2_saved_grant[0] & SC1_d_writedata[14]);


--VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10
VB2L34 = (VB2_saved_grant[0] & SC1_d_writedata[15]);


--VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11
VB2L35 = (VB2_saved_grant[0] & SC1_d_writedata[16]);


--VC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

VC1_readdata[1] = DFFEAS(VC1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12
VB2L36 = (SC1_d_writedata[1] & VB2_saved_grant[0]);


--VC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

VC1_readdata[2] = DFFEAS(VC1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13
VB2L37 = (SC1_d_writedata[2] & VB2_saved_grant[0]);


--VB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14
VB2L38 = (SC1_d_writedata[3] & VB2_saved_grant[0]);


--VB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15
VB2L39 = (SC1_d_writedata[4] & VB2_saved_grant[0]);


--VB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16
VB2L40 = (SC1_d_writedata[5] & VB2_saved_grant[0]);


--SC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~6
SC1L644 = (!SC1L657 & ((!SC1L658 & ((SC1L2))) # (SC1L658 & (SC1L62))));


--VB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17
VB2L41 = (VB2_saved_grant[0] & SC1_d_writedata[8]);


--YB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

YB3_av_readdata_pre[27] = DFFEAS(VC1_readdata[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
SC1L621 = ( YD1_q_a[27] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[27])) # (TB3L2))) ) ) # ( !YD1_q_a[27] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[27])) ) );


--YB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

YB3_av_readdata_pre[28] = DFFEAS(VC1_readdata[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
SC1L622 = ( YD1_q_a[28] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[28])) # (TB3L2))) ) ) # ( !YD1_q_a[28] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[28])) ) );


--YB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

YB3_av_readdata_pre[29] = DFFEAS(VC1_readdata[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
SC1L623 = ( YD1_q_a[29] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[29])) # (TB3L2))) ) ) # ( !YD1_q_a[29] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[29])) ) );


--YB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

YB3_av_readdata_pre[30] = DFFEAS(VC1_readdata[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
SC1L624 = ( YD1_q_a[30] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[30])) # (TB3L2))) ) ) # ( !YD1_q_a[30] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[30])) ) );


--YB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

YB3_av_readdata_pre[31] = DFFEAS(VC1_readdata[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
SC1L625 = ( YD1_q_a[31] & ( (!SC1L1016 & (((TB2L2 & YB3_av_readdata_pre[31])) # (TB3L2))) ) ) # ( !YD1_q_a[31] & ( (!SC1L1016 & (TB2L2 & YB3_av_readdata_pre[31])) ) );


--VB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18
VB2L42 = (VB2_saved_grant[0] & SC1_d_writedata[10]);


--SC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~7
SC1L656 = ((!SC1L658 & ((SC1L6))) # (SC1L658 & (SC1L66))) # (SC1L657);


--VB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19
VB2L43 = (VB2_saved_grant[0] & SC1_d_writedata[9]);


--SC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~8
SC1L645 = (!SC1L657 & ((!SC1L658 & ((SC1L10))) # (SC1L658 & (SC1L70))));


--SC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
SC1L448 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[17])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[19])));


--VB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20
VB2L44 = (VB2_saved_grant[0] & SC1_d_writedata[20]);


--VB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21
VB2L45 = (SC1_d_writedata[6] & VB2_saved_grant[0]);


--VB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22
VB2L46 = (VB2_saved_grant[0] & SC1_d_writedata[21]);


--YB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

YB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]
--register power-up is low

YB9_av_readdata_pre[15] = DFFEAS(CB1_readdata[15], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

SC1_av_ld_byte2_data[7] = DFFEAS(SC1L952, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~1
SC1L905 = ( YD1_q_a[15] & ( SC1L907 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L661 & (SC1L847))) ) ) ) # ( !YD1_q_a[15] & ( SC1L907 & ( (SC1_av_ld_aligning_data & (!SC1L661 & SC1L847)) ) ) ) # ( YD1_q_a[15] & ( !SC1L907 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) ) # ( !YD1_q_a[15] & ( !SC1L907 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) );


--VB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23
VB2L47 = (VB2_saved_grant[0] & SC1_d_writedata[19]);


--YB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

YB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]
--register power-up is low

YB9_av_readdata_pre[14] = DFFEAS(CB1_readdata[14], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

SC1_av_ld_byte2_data[6] = DFFEAS(SC1L948, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24
VB2L48 = (VB2_saved_grant[0] & SC1_d_writedata[18]);


--YB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

YB1_av_readdata_pre[13] = DFFEAS(YB1L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]
--register power-up is low

YB9_av_readdata_pre[13] = DFFEAS(CB1_readdata[13], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

SC1_av_ld_byte2_data[5] = DFFEAS(SC1L943, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25
VB2L49 = (VB2_saved_grant[0] & SC1_d_writedata[17]);


--SC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~9
SC1L647 = (!SC1L657 & ((!SC1L658 & ((SC1L30))) # (SC1L658 & (SC1L90))));


--YB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

YB1_av_readdata_pre[12] = DFFEAS(MB2_b_non_empty, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]
--register power-up is low

YB9_av_readdata_pre[12] = DFFEAS(CB1_readdata[12], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

SC1_av_ld_byte2_data[4] = DFFEAS(SC1L938, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~2
SC1L892 = ( YD1_q_a[12] & ( SC1L894 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L661 & (SC1L847))) ) ) ) # ( !YD1_q_a[12] & ( SC1L894 & ( (SC1_av_ld_aligning_data & (!SC1L661 & SC1L847)) ) ) ) # ( YD1_q_a[12] & ( !SC1L894 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) ) # ( !YD1_q_a[12] & ( !SC1L894 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) );


--YB9_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]
--register power-up is low

YB9_av_readdata_pre[11] = DFFEAS(CB1_readdata[11], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

SC1_av_ld_byte2_data[3] = DFFEAS(SC1L933, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

YB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]
--register power-up is low

YB9_av_readdata_pre[10] = DFFEAS(CB1_readdata[10], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

SC1_av_ld_byte2_data[2] = DFFEAS(SC1L928, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~10
SC1L649 = (!SC1L657 & ((!SC1L658 & ((SC1L42))) # (SC1L658 & (SC1L102))));


--YB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

YB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]
--register power-up is low

YB9_av_readdata_pre[9] = DFFEAS(CB1_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

SC1_av_ld_byte2_data[1] = DFFEAS(SC1L923, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3
SC1L879 = ( YD1_q_a[9] & ( SC1L881 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L661 & (SC1L847))) ) ) ) # ( !YD1_q_a[9] & ( SC1L881 & ( (SC1_av_ld_aligning_data & (!SC1L661 & SC1L847)) ) ) ) # ( YD1_q_a[9] & ( !SC1L881 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) ) # ( !YD1_q_a[9] & ( !SC1L881 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) );


--SC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~11
SC1L648 = (!SC1L657 & ((!SC1L658 & ((SC1L46))) # (SC1L658 & (SC1L106))));


--SC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~12
SC1L646 = (!SC1L657 & ((!SC1L658 & ((SC1L50))) # (SC1L658 & (SC1L110))));


--SC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~13
SC1L643 = (!SC1L657 & ((!SC1L658 & ((SC1L54))) # (SC1L658 & (SC1L114))));


--VB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26
VB2L50 = (SC1_d_writedata[7] & VB2_saved_grant[0]);


--SC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~14
SC1L642 = (!SC1L657 & ((!SC1L658 & ((SC1L58))) # (SC1L658 & (SC1L118))));


--SC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
SC1L212 = (!SC1L210) # ((SC1L545 & ((SC1L213) # (SC1L223))));


--SC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
SC1L209 = ( SC1_D_iw[16] & ( SC1L545 & ( (!SC1_D_iw[12] & (SC1_D_iw[13] & (!SC1_D_iw[14] & SC1_D_iw[15]))) ) ) );


--SC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
SC1L251 = (!SC1L570 & (!SC1L571 & !SC1L572));


--SC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
SC1L252 = ( SC1L227 ) # ( !SC1L227 & ( (SC1L545 & (((!SC1L251) # (SC1L574)) # (SC1L573))) ) );


--PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

PD1_sr[34] = DFFEAS(PD1L64, A1L170,  ,  , PD1L37,  ,  ,  ,  );


--Y1_readdata[1] is nios_system:u0|nios_system_pbs:pbs|readdata[1]
--register power-up is low

Y1_readdata[1] = DFFEAS(Y1L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1]
--register power-up is low

AB1_readdata[1] = DFFEAS(AB1_read_mux_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
U1_readdata[1] = (U1_data_out[1] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--R1_readdata[1] is nios_system:u0|nios_system_hex0:hex0|readdata[1]
R1_readdata[1] = (R1_data_out[1] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_readdata[1] is nios_system:u0|nios_system_timer_0:timer_0|readdata[1]
--register power-up is low

CB1_readdata[1] = DFFEAS(CB1_read_mux_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
U1_readdata[2] = (U1_data_out[2] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--AB1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2]
--register power-up is low

AB1_readdata[2] = DFFEAS(AB1_read_mux_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[2] is nios_system:u0|nios_system_pbs:pbs|readdata[2]
--register power-up is low

Y1_readdata[2] = DFFEAS(Y1L18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[2] is nios_system:u0|nios_system_hex0:hex0|readdata[2]
R1_readdata[2] = (R1_data_out[2] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_readdata[2] is nios_system:u0|nios_system_timer_0:timer_0|readdata[2]
--register power-up is low

CB1_readdata[2] = DFFEAS(CB1_read_mux_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
U1_readdata[3] = (U1_data_out[3] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--AB1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3]
--register power-up is low

AB1_readdata[3] = DFFEAS(AB1_read_mux_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[3] is nios_system:u0|nios_system_pbs:pbs|readdata[3]
--register power-up is low

Y1_readdata[3] = DFFEAS(Y1L19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[3] is nios_system:u0|nios_system_hex0:hex0|readdata[3]
R1_readdata[3] = (R1_data_out[3] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_readdata[3] is nios_system:u0|nios_system_timer_0:timer_0|readdata[3]
--register power-up is low

CB1_readdata[3] = DFFEAS(CB1_read_mux_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[4] is nios_system:u0|nios_system_timer_0:timer_0|readdata[4]
--register power-up is low

CB1_readdata[4] = DFFEAS(CB1L311, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4]
--register power-up is low

AB1_readdata[4] = DFFEAS(AB1_read_mux_out[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
U1_readdata[4] = (U1_data_out[4] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--R1_readdata[4] is nios_system:u0|nios_system_hex0:hex0|readdata[4]
R1_readdata[4] = (R1_data_out[4] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_readdata[5] is nios_system:u0|nios_system_timer_0:timer_0|readdata[5]
--register power-up is low

CB1_readdata[5] = DFFEAS(CB1L315, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5]
--register power-up is low

AB1_readdata[5] = DFFEAS(AB1_read_mux_out[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
U1_readdata[5] = (U1_data_out[5] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--R1_readdata[5] is nios_system:u0|nios_system_hex0:hex0|readdata[5]
R1_readdata[5] = (R1_data_out[5] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--U1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
U1_readdata[6] = (U1_data_out[6] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--AB1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6]
--register power-up is low

AB1_readdata[6] = DFFEAS(AB1_read_mux_out[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[6] is nios_system:u0|nios_system_hex0:hex0|readdata[6]
R1_readdata[6] = (R1_data_out[6] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_readdata[6] is nios_system:u0|nios_system_timer_0:timer_0|readdata[6]
--register power-up is low

CB1_readdata[6] = DFFEAS(CB1L319, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[7] is nios_system:u0|nios_system_timer_0:timer_0|readdata[7]
--register power-up is low

CB1_readdata[7] = DFFEAS(CB1L323, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7]
--register power-up is low

AB1_readdata[7] = DFFEAS(AB1_read_mux_out[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
U1_readdata[7] = (U1_data_out[7] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L75, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L82 = (!DB1_rvalid0 & (MB1_b_non_empty & ((!T1_r_val) # (!DB1_r_ena1))));


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L71 = (!SC1_W_alu_result[2] & !T1_av_waitrequest);


--T1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L72 = ( T1L71 & ( (!XB1_mem_used[1] & (BC1L9 & (XB8L5 & MB2_b_non_empty))) ) );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

DB1L50Q = AMPP_FUNCTION(CLOCK_50, DB1L49, !Z1_r_sync_rst);


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB2L5 = ( QB2_counter_reg_bit[2] & ( (MB2_b_non_empty & (QB2_counter_reg_bit[5] & (QB2_counter_reg_bit[4] & QB2_counter_reg_bit[3]))) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB2L6 = ( DB1L50Q & ( MB2L5 & ( (!T1L72 & (((QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0])) # (MB2_b_full))) ) ) ) # ( !DB1L50Q & ( MB2L5 & ( (MB2_b_full & !T1L72) ) ) ) # ( DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !T1L72) ) ) ) # ( !DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !T1L72) ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L144, DB1L75, !A1L136, DB1L57);


--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

DB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[1], !Z1_r_sync_rst, DB1L22);


--DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
DB1L74 = AMPP_FUNCTION(!DB1_count[9], !A1L142, !DB1L71, !DB1_td_shift[4], !DB1_rdata[1]);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L144, DB1L36, !A1L136, DB1L97);


--VB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0
VB1L20 = (SC1_d_writedata[0] & VB1_saved_grant[0]);


--VB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38]
VB1_src_data[38] = (!SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB1_saved_grant[1])))) # (SC1_W_alu_result[2] & (((SC1_F_pc[0] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40]
VB1_src_data[40] = (!SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB1_saved_grant[1])))) # (SC1_W_alu_result[4] & (((SC1_F_pc[2] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39]
VB1_src_data[39] = (!SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB1_saved_grant[1])))) # (SC1_W_alu_result[3] & (((SC1_F_pc[1] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45]
VB1_src_data[45] = (!SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB1_saved_grant[1])))) # (SC1_W_alu_result[9] & (((SC1_F_pc[7] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44]
VB1_src_data[44] = (!SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB1_saved_grant[1])))) # (SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43]
VB1_src_data[43] = (!SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB1_saved_grant[1])))) # (SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42]
VB1_src_data[42] = (!SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB1_saved_grant[1])))) # (SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41]
VB1_src_data[41] = (!SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB1_saved_grant[1])))) # (SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1
VB1L21 = (VB1_saved_grant[0] & SC1_hbreak_enabled);


--PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
PD1L60 = ( LD1_MonDReg[3] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[3])))) # (MD1L2 & (((PD1_sr[5])))) ) ) # ( !LD1_MonDReg[3] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[3])))) # (MD1L2 & (((PD1_sr[5])))) ) );


--ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

ND1_jdo[2] = DFFEAS(PD1_sr[2], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

ND1_jdo[5] = DFFEAS(PD1_sr[5], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

VC1_writedata[1] = DFFEAS(VB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
LD1L130 = (!LD1_jtag_ram_access & ((VC1_writedata[1]))) # (LD1_jtag_ram_access & (LD1_MonDReg[1]));


--ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

ND1_sync2_udr = DFFEAS(RD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

RD4_dreg[0] = DFFEAS(RD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
ND1L53 = (!ND1_sync2_udr & RD4_dreg[0]);


--PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
PD1L61 = (A1L163 & (!A1L174 & (A1L149 & PD1_sr[37])));


--PD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15
PD1L52 = ( A1L150 & ( A1L151 & ( (A1L163 & (!A1L174 & A1L149)) ) ) ) # ( !A1L150 & ( A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( !A1L150 & ( !A1L151 & ( (A1L163 & (!A1L174 & A1L149)) ) ) );


--PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
PD1L62 = (A1L163 & (!A1L174 & (A1L149 & A1L172)));


--ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

ND1_sync2_uir = DFFEAS(RD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

RD5_dreg[0] = DFFEAS(RD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
ND1L45 = (!ND1_sync2_uir & RD5_dreg[0]);


--MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
MD1_virtual_state_cdr = (!A1L174 & (A1L149 & A1L154));


--PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

PD1_DRsize.100 = DFFEAS(PD1L4, A1L170,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
PD1L63 = ( PD1L98 & ( (!MD1L2) # ((!PD1_DRsize.100 & ((PD1_sr[36]))) # (PD1_DRsize.100 & (A1L172))) ) ) # ( !PD1L98 & ( (MD1L2 & ((!PD1_DRsize.100 & ((PD1_sr[36]))) # (PD1_DRsize.100 & (A1L172)))) ) );


--ND1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
ND1L50 = (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & !ND1_jdo[35])));


--LD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
LD1L111 = (ND1L50 & ((!ND1_jdo[34] & ((LD1L2))) # (ND1_jdo[34] & (!ND1_jdo[17]))));


--LD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
LD1L113 = (ND1L49 & ((!ND1_jdo[35] & ((LD1_jtag_ram_wr))) # (ND1_jdo[35] & (LD1L2))));


--ZD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain_out = DFFEAS(ZD2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
Z1L9 = (!Z1_r_sync_rst_chain[2]) # (ZD2_altera_reset_synchronizer_int_chain_out);


--ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

ND1_jdo[29] = DFFEAS(PD1_sr[29], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

ND1_jdo[30] = DFFEAS(PD1_sr[30], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

ND1_jdo[31] = DFFEAS(PD1_sr[31], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

ND1_jdo[32] = DFFEAS(PD1_sr[32], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

ND1_jdo[33] = DFFEAS(PD1_sr[33], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32]
VB1_src_data[32] = ((VB1_saved_grant[0] & SC1_d_byteenable[0])) # (VB1_saved_grant[1]);


--Y1_irq_mask[0] is nios_system:u0|nios_system_pbs:pbs|irq_mask[0]
--register power-up is low

Y1_irq_mask[0] = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1L17 is nios_system:u0|nios_system_pbs:pbs|read_mux_out~0
Y1L17 = (SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & Y1_irq_mask[0]));


--T1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF~0
T1L78 = ( !T1_av_waitrequest & ( BC1L9 & ( (DB1_rst1 & (SC1_W_alu_result[2] & (AC1L9 & !XB1_mem_used[1]))) ) ) );


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!MB2_b_full & DB1L50Q);


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L144, A1L145, !A1L136, DB1L97);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L73 = (!XB1_mem_used[1] & (BC1L9 & (XB8L5 & T1L71)));


--SW[0] is SW[0]
SW[0] = INPUT();


--AB1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0]
AB1_read_mux_out[0] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[0]));


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
AD1L2 = (!VC1_address[2] & (!VC1_address[1] & AD1L1));


--DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

DD1_monitor_error = DFFEAS(DD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
VC1L51 = ( AD1_oci_ienable[0] & ( DD1_monitor_error & ( (!VC1_address[8] & (XD1_q_a[0])) # (VC1_address[8] & (((!VC1_address[0] & AD1L2)))) ) ) ) # ( !AD1_oci_ienable[0] & ( DD1_monitor_error & ( (!VC1_address[8] & (XD1_q_a[0])) # (VC1_address[8] & ((AD1L2))) ) ) ) # ( AD1_oci_ienable[0] & ( !DD1_monitor_error & ( (!VC1_address[8] & XD1_q_a[0]) ) ) ) # ( !AD1_oci_ienable[0] & ( !DD1_monitor_error & ( (!VC1_address[8] & (XD1_q_a[0])) # (VC1_address[8] & (((VC1_address[0] & AD1L2)))) ) ) );


--SC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
SC1L236 = (!SC1_D_iw[4] & SC1L235);


--SC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
SC1L233 = (SC1_D_iw[0] & (!SC1_D_iw[3] & ((SC1_D_iw[2]) # (SC1_D_iw[1]))));


--SC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
SC1L234 = (!SC1L233) # (SC1_D_iw[4]);


--SC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
SC1L387 = (!SC1L122 & (((!SC1L130) # (SC1L234)) # (SC1L236))) # (SC1L122 & (!SC1L236 $ (((!SC1L234)))));


--CB1_counter_snapshot[0] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[0]
--register power-up is low

CB1_counter_snapshot[0] = DFFEAS(CB1L153, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1L137 is nios_system:u0|nios_system_timer_0:timer_0|Equal6~0
CB1L137 = (SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_period_l_register[0] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[0]
--register power-up is low

CB1_period_l_register[0] = DFFEAS(CB1L269, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1L138 is nios_system:u0|nios_system_timer_0:timer_0|Equal6~1
CB1L138 = (!SC1_W_alu_result[4] & (SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1_period_h_register[0] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[0]
--register power-up is low

CB1_period_h_register[0] = DFFEAS(SC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1L139 is nios_system:u0|nios_system_timer_0:timer_0|Equal6~2
CB1L139 = (!SC1_W_alu_result[4] & (SC1_W_alu_result[3] & SC1_W_alu_result[2]));


--CB1L300 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[0]~0
CB1L300 = (!CB1_period_l_register[0] & (((CB1_period_h_register[0] & CB1L139)) # (CB1L138))) # (CB1_period_l_register[0] & (((CB1_period_h_register[0] & CB1L139))));


--CB1_counter_snapshot[16] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[16]
--register power-up is low

CB1_counter_snapshot[16] = DFFEAS(CB1_internal_counter[16], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1L301 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[0]~1
CB1L301 = ( CB1_control_register[0] & ( CB1_counter_snapshot[16] & ( (!SC1_W_alu_result[3] & (((!SC1_W_alu_result[4] & CB1_timeout_occurred)) # (SC1_W_alu_result[2]))) ) ) ) # ( !CB1_control_register[0] & ( CB1_counter_snapshot[16] & ( (!SC1_W_alu_result[3] & ((!SC1_W_alu_result[4] & (!SC1_W_alu_result[2] & CB1_timeout_occurred)) # (SC1_W_alu_result[4] & (SC1_W_alu_result[2])))) ) ) ) # ( CB1_control_register[0] & ( !CB1_counter_snapshot[16] & ( (!SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & ((CB1_timeout_occurred) # (SC1_W_alu_result[2])))) ) ) ) # ( !CB1_control_register[0] & ( !CB1_counter_snapshot[16] & ( (!SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & CB1_timeout_occurred))) ) ) );


--CB1_read_mux_out[0] is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[0]
CB1_read_mux_out[0] = (((CB1_counter_snapshot[0] & CB1L137)) # (CB1L301)) # (CB1L300);


--CB1_readdata[8] is nios_system:u0|nios_system_timer_0:timer_0|readdata[8]
--register power-up is low

CB1_readdata[8] = DFFEAS(CB1L327, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

SC1_E_invert_arith_src_msb = DFFEAS(SC1L351, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16
SC1L825 = ( SC1_W_alu_result[17] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[1])))) ) ) # ( !SC1_W_alu_result[17] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[1]) ) );


--SC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~17
SC1L831 = ( SC1_W_alu_result[23] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[7])))) ) ) # ( !SC1_W_alu_result[23] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[7]) ) );


--SC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~18
SC1L830 = ( SC1_W_alu_result[22] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[6])))) ) ) # ( !SC1_W_alu_result[22] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[6]) ) );


--SC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~19
SC1L829 = ( SC1_W_alu_result[21] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[5])))) ) ) # ( !SC1_W_alu_result[21] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[5]) ) );


--SC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~20
SC1L828 = ( SC1_W_alu_result[20] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[4])))) ) ) # ( !SC1_W_alu_result[20] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[4]) ) );


--SC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~21
SC1L827 = ( SC1_W_alu_result[19] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[3])))) ) ) # ( !SC1_W_alu_result[19] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[3]) ) );


--SC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~22
SC1L826 = ( SC1_W_alu_result[18] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[2])))) ) ) # ( !SC1_W_alu_result[18] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[2]) ) );


--SC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~23
SC1L834 = ( SC1_W_alu_result[26] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[2])))) ) ) # ( !SC1_W_alu_result[26] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[2]) ) );


--SC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~24
SC1L832 = ( SC1_W_alu_result[24] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[0])))) ) ) # ( !SC1_W_alu_result[24] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[0]) ) );


--SC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~25
SC1L836 = ( SC1_W_alu_result[28] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[4])))) ) ) # ( !SC1_W_alu_result[28] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[4]) ) );


--SC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26
SC1L835 = ( SC1_W_alu_result[27] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[3])))) ) ) # ( !SC1_W_alu_result[27] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[3]) ) );


--SC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~27
SC1L838 = ( SC1_W_alu_result[30] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[6])))) ) ) # ( !SC1_W_alu_result[30] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[6]) ) );


--SC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~28
SC1L837 = ( SC1_W_alu_result[29] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[5])))) ) ) # ( !SC1_W_alu_result[29] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[5]) ) );


--SC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~29
SC1L833 = ( SC1_W_alu_result[25] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[1])))) ) ) # ( !SC1_W_alu_result[25] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[1]) ) );


--SC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30
SC1L839 = ( SC1_W_alu_result[31] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[7])))) ) ) # ( !SC1_W_alu_result[31] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[7]) ) );


--SC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
SC1L575 = ( !SC1_D_iw[15] & ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
SC1_D_op_wrctl = (SC1L545 & SC1L575);


--AD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
AD1L15 = ( AD1L1 & ( VC1_debugaccess & ( (VC1_write & (VC1_address[0] & (!VC1_address[2] & !VC1_address[1]))) ) ) );


--CB1L359 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out~2
CB1L359 = (!SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]));


--CB1L296 is nios_system:u0|nios_system_timer_0:timer_0|period_l_wr_strobe~1
CB1L296 = (SC1_d_write & (!AC1_write_accepted & !YB9_wait_latency_counter[0]));


--CB1L297 is nios_system:u0|nios_system_timer_0:timer_0|period_l_wr_strobe~2
CB1L297 = (WB9L2 & (CB1L295 & CB1L296));


--CB1_delayed_unxcounter_is_zeroxx0 is nios_system:u0|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0
--register power-up is low

CB1_delayed_unxcounter_is_zeroxx0 = DFFEAS(CB1L135, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L129 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~0
CB1L129 = (!CB1_internal_counter[25] & !CB1_internal_counter[13]);


--CB1L130 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~1
CB1L130 = ( !CB1_internal_counter[27] & ( !CB1_internal_counter[26] & ( (!CB1_internal_counter[7] & (!CB1_internal_counter[30] & (!CB1_internal_counter[29] & !CB1_internal_counter[28]))) ) ) );


--CB1L131 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~2
CB1L131 = ( !CB1_internal_counter[12] & ( !CB1_internal_counter[31] & ( (!CB1_internal_counter[23] & (!CB1_internal_counter[10] & (!CB1_internal_counter[24] & !CB1_internal_counter[6]))) ) ) );


--CB1_internal_counter[0] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[0]
--register power-up is low

CB1_internal_counter[0] = DFFEAS(CB1L233, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1L132 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~3
CB1L132 = ( !CB1_internal_counter[20] & ( !CB1_internal_counter[21] & ( (CB1_internal_counter[0] & (!CB1_internal_counter[15] & (!CB1_internal_counter[16] & !CB1_internal_counter[17]))) ) ) );


--CB1_internal_counter[22] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[22]
--register power-up is low

CB1_internal_counter[22] = DFFEAS(CB1L234, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[19] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[19]
--register power-up is low

CB1_internal_counter[19] = DFFEAS(CB1L235, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[18] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[18]
--register power-up is low

CB1_internal_counter[18] = DFFEAS(CB1L236, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[14] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[14]
--register power-up is low

CB1_internal_counter[14] = DFFEAS(CB1L237, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[11] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[11]
--register power-up is low

CB1_internal_counter[11] = DFFEAS(CB1L238, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[9] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[9]
--register power-up is low

CB1_internal_counter[9] = DFFEAS(CB1L239, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1L133 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~4
CB1L133 = ( CB1_internal_counter[11] & ( CB1_internal_counter[9] & ( (CB1_internal_counter[22] & (CB1_internal_counter[19] & (CB1_internal_counter[18] & CB1_internal_counter[14]))) ) ) );


--CB1_internal_counter[8] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[8]
--register power-up is low

CB1_internal_counter[8] = DFFEAS(CB1L240, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[5] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[5]
--register power-up is low

CB1_internal_counter[5] = DFFEAS(CB1L241, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[4] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[4]
--register power-up is low

CB1_internal_counter[4] = DFFEAS(CB1L242, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[3] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[3]
--register power-up is low

CB1_internal_counter[3] = DFFEAS(CB1L243, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[2] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[2]
--register power-up is low

CB1_internal_counter[2] = DFFEAS(CB1L244, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1_internal_counter[1] is nios_system:u0|nios_system_timer_0:timer_0|internal_counter[1]
--register power-up is low

CB1_internal_counter[1] = DFFEAS(CB1L245, CLOCK_50, !Z1_r_sync_rst,  , CB1L141,  ,  ,  ,  );


--CB1L134 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~5
CB1L134 = ( CB1_internal_counter[2] & ( CB1_internal_counter[1] & ( (CB1_internal_counter[8] & (CB1_internal_counter[5] & (CB1_internal_counter[4] & CB1_internal_counter[3]))) ) ) );


--CB1L135 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~6
CB1L135 = ( CB1L133 & ( CB1L134 & ( (CB1L129 & (CB1L130 & (CB1L131 & CB1L132))) ) ) );


--CB1L379 is nios_system:u0|nios_system_timer_0:timer_0|timeout_occurred~0
CB1L379 = ( CB1L135 & ( (!CB1_timeout_occurred & (!CB1_delayed_unxcounter_is_zeroxx0 & ((!CB1L359) # (!CB1L297)))) # (CB1_timeout_occurred & ((!CB1L359) # ((!CB1L297)))) ) ) # ( !CB1L135 & ( (CB1_timeout_occurred & ((!CB1L359) # (!CB1L297))) ) );


--CB1_control_wr_strobe is nios_system:u0|nios_system_timer_0:timer_0|control_wr_strobe
CB1_control_wr_strobe = ( CB1L295 & ( CB1L296 & ( (!SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & WB9L2))) ) ) );


--SC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
SC1L243 = (SC1L545 & (((SC1L242) # (SC1L560)) # (SC1L558)));


--SC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
SC1_R_ctrl_rot_right_nxt = (SC1L559 & SC1L545);


--SC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
SC1L461 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[30]))) # (SC1_R_ctrl_shift_rot_right & (SC1L396));


--VC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

VC1_writedata[2] = DFFEAS(VB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (QB1_counter_reg_bit[3] & (((QB1_counter_reg_bit[1]) # (QB1_counter_reg_bit[2])) # (QB1_counter_reg_bit[0])));


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!MB1_b_full & (!T1L57 & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--DB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

DB1L52Q = AMPP_FUNCTION(CLOCK_50, DB1L51, !Z1_r_sync_rst);


--T1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L80 = (!T1_read_0 & (((MB2_b_non_empty & DB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((MB2_b_non_empty & DB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (QB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--Y1L8 is nios_system:u0|nios_system_pbs:pbs|edge_capture_wr_strobe~0
Y1L8 = (SC1_d_write & (!AC1_write_accepted & !YB6_wait_latency_counter[0]));


--Y1L1 is nios_system:u0|nios_system_pbs:pbs|always1~0
Y1L1 = ( !YB6_wait_latency_counter[1] & ( Y1L8 & ( (DB1_rst1 & (SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & WB6L1))) ) ) );


--Y1L9 is nios_system:u0|nios_system_pbs:pbs|edge_capture_wr_strobe~1
Y1L9 = (DB1_rst1 & (WB6L1 & (!YB6_wait_latency_counter[1] & Y1L8)));


--Y1_d1_data_in[1] is nios_system:u0|nios_system_pbs:pbs|d1_data_in[1]
--register power-up is low

Y1_d1_data_in[1] = DFFEAS(KEY[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d2_data_in[1] is nios_system:u0|nios_system_pbs:pbs|d2_data_in[1]
--register power-up is low

Y1_d2_data_in[1] = DFFEAS(Y1_d1_data_in[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L10 is nios_system:u0|nios_system_pbs:pbs|edge_capture~0
Y1L10 = ( Y1_d1_data_in[1] & ( Y1_d2_data_in[1] & ( (Y1_edge_capture[1] & ((!SC1_W_alu_result[3]) # ((!SC1_W_alu_result[2]) # (!Y1L9)))) ) ) ) # ( !Y1_d1_data_in[1] & ( Y1_d2_data_in[1] & ( (!SC1_W_alu_result[3]) # ((!SC1_W_alu_result[2]) # (!Y1L9)) ) ) ) # ( Y1_d1_data_in[1] & ( !Y1_d2_data_in[1] & ( (Y1_edge_capture[1] & ((!SC1_W_alu_result[3]) # ((!SC1_W_alu_result[2]) # (!Y1L9)))) ) ) ) # ( !Y1_d1_data_in[1] & ( !Y1_d2_data_in[1] & ( (Y1_edge_capture[1] & ((!SC1_W_alu_result[3]) # ((!SC1_W_alu_result[2]) # (!Y1L9)))) ) ) );


--AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

AD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  , AD1L15,  ,  ,  ,  );


--AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
AD1L12 = (VC1_address[0] & (AD1L2 & AD1_oci_ienable[31]));


--SC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
SC1L530 = ((!SC1L235 & !SC1L233)) # (SC1_D_iw[4]);


--SC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
SC1L385 = (!SC1L122 & (!SC1L236 $ (((!SC1L234))))) # (SC1L122 & (((!SC1L130) # (SC1L234)) # (SC1L236)));


--ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

ND1_jdo[19] = DFFEAS(PD1_sr[19], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

ND1_jdo[18] = DFFEAS(PD1_sr[18], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
DD1L2 = ((DD1_break_on_reset & !ND1_jdo[18])) # (ND1_jdo[19]);


--RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

RD1_din_s1 = DFFEAS(Z1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

VC1_writedata[3] = DFFEAS(VB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
AD1L14 = (!AD1L16 & (AD1_oci_single_step_mode)) # (AD1L16 & ((VC1_writedata[3])));


--SC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
SC1L531 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[24]))) # (SC1L236 & (YC2_q_b[8])) ) ) # ( !SC1L234 & ( YC2_q_b[0] ) );


--SC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
SC1L386 = (!SC1L122 & (!SC1L236 $ (((!SC1L234))))) # (SC1L122 & (((SC1L234) # (SC1L130)) # (SC1L236)));


--SC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
SC1L532 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[25]))) # (SC1L236 & (YC2_q_b[9])) ) ) # ( !SC1L234 & ( YC2_q_b[1] ) );


--SC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
SC1L533 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[26]))) # (SC1L236 & (YC2_q_b[10])) ) ) # ( !SC1L234 & ( YC2_q_b[2] ) );


--ZD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain_out = DFFEAS(ZD1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--SC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
SC1L384 = (!SC1L122 & (((SC1L234) # (SC1L130)) # (SC1L236))) # (SC1L122 & (!SC1L236 $ (((!SC1L234)))));


--VC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
VC1L52 = ( XD1_q_a[1] & ( AD1_oci_ienable[1] & ( (!VC1_address[8]) # ((DD1_monitor_ready & (!VC1_address[0] & AD1L2))) ) ) ) # ( !XD1_q_a[1] & ( AD1_oci_ienable[1] & ( (VC1_address[8] & (DD1_monitor_ready & (!VC1_address[0] & AD1L2))) ) ) ) # ( XD1_q_a[1] & ( !AD1_oci_ienable[1] & ( (!VC1_address[8]) # ((AD1L2 & ((VC1_address[0]) # (DD1_monitor_ready)))) ) ) ) # ( !XD1_q_a[1] & ( !AD1_oci_ienable[1] & ( (VC1_address[8] & (AD1L2 & ((VC1_address[0]) # (DD1_monitor_ready)))) ) ) );


--DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

DD1_monitor_go = DFFEAS(DD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
VC1L53 = ( XD1_q_a[2] & ( DD1_monitor_go & ( (!VC1_address[8]) # ((AD1L2 & ((!VC1_address[0]) # (!AD1_oci_ienable[2])))) ) ) ) # ( !XD1_q_a[2] & ( DD1_monitor_go & ( (VC1_address[8] & (AD1L2 & ((!VC1_address[0]) # (!AD1_oci_ienable[2])))) ) ) ) # ( XD1_q_a[2] & ( !DD1_monitor_go & ( (!VC1_address[8]) # ((VC1_address[0] & (AD1L2 & !AD1_oci_ienable[2]))) ) ) ) # ( !XD1_q_a[2] & ( !DD1_monitor_go & ( (VC1_address[8] & (VC1_address[0] & (AD1L2 & !AD1_oci_ienable[2]))) ) ) );


--AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1
AD1L11 = (AD1L2 & ((!VC1_address[0] & (AD1_oci_single_step_mode)) # (VC1_address[0] & ((AD1_oci_ienable[31])))));


--SC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

SC1_d_writedata[27] = DFFEAS(SC1L534, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27
VB2L51 = (VB2_saved_grant[0] & SC1_d_writedata[27]);


--SC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

SC1_d_writedata[28] = DFFEAS(SC1L535, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28
VB2L52 = (VB2_saved_grant[0] & SC1_d_writedata[28]);


--SC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

SC1_d_writedata[29] = DFFEAS(SC1L536, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29
VB2L53 = (VB2_saved_grant[0] & SC1_d_writedata[29]);


--SC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

SC1_d_writedata[30] = DFFEAS(SC1L537, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30
VB2L54 = (VB2_saved_grant[0] & SC1_d_writedata[30]);


--SC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

SC1_d_writedata[31] = DFFEAS(SC1L538, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31
VB2L55 = (VB2_saved_grant[0] & SC1_d_writedata[31]);


--SC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
SC1L449 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[18])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[20])));


--GC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
GC1L36 = (!TB2L1 & (TB3L1 & ((YD1_q_a[24])))) # (TB2L1 & (((TB3L1 & YD1_q_a[24])) # (YB3_av_readdata_pre[24])));


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L85, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[15] is nios_system:u0|nios_system_timer_0:timer_0|readdata[15]
--register power-up is low

CB1_readdata[15] = DFFEAS(CB1L355, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0
SC1L952 = ( YD1_q_a[23] & ( SC1L953 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) ) # ( !YD1_q_a[23] & ( SC1L953 & ( (!SC1_av_ld_aligning_data) # ((SC1L847) # (SC1L661)) ) ) ) # ( YD1_q_a[23] & ( !SC1L953 & ( (!SC1_av_ld_aligning_data & (((TB3L1)))) # (SC1_av_ld_aligning_data & (!SC1L661 & (SC1L847))) ) ) ) # ( !YD1_q_a[23] & ( !SC1L953 & ( (SC1_av_ld_aligning_data & (!SC1L661 & SC1L847)) ) ) );


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L88, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[14] is nios_system:u0|nios_system_timer_0:timer_0|readdata[14]
--register power-up is low

CB1_readdata[14] = DFFEAS(CB1L351, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[13] is nios_system:u0|nios_system_timer_0:timer_0|readdata[13]
--register power-up is low

CB1_readdata[13] = DFFEAS(CB1L347, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[12] is nios_system:u0|nios_system_timer_0:timer_0|readdata[12]
--register power-up is low

CB1_readdata[12] = DFFEAS(CB1L343, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[11] is nios_system:u0|nios_system_timer_0:timer_0|readdata[11]
--register power-up is low

CB1_readdata[11] = DFFEAS(CB1L339, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L62, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[10] is nios_system:u0|nios_system_timer_0:timer_0|readdata[10]
--register power-up is low

CB1_readdata[10] = DFFEAS(CB1L335, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_readdata[9] is nios_system:u0|nios_system_timer_0:timer_0|readdata[9]
--register power-up is low

CB1_readdata[9] = DFFEAS(CB1L331, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
PD1L4 = (!A1L150 & !A1L151);


--PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
PD1L64 = (!MD1L2 & (PD1L4 & ((DD1_monitor_error)))) # (MD1L2 & (((PD1_sr[35]))));


--PD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19
PD1L37 = ( A1L150 & ( A1L151 & ( (A1L163 & (!A1L174 & A1L149)) ) ) ) # ( !A1L150 & ( A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( !A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) );


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
PD1L65 = ( LD1_MonDReg[16] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[16])))) # (MD1L2 & (((PD1_sr[18])))) ) ) # ( !LD1_MonDReg[16] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[16])))) # (MD1L2 & (((PD1_sr[18])))) ) );


--PD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21
PD1L38 = ( !A1L151 & ( (A1L150 & ((!A1L163) # ((!A1L149) # (A1L174)))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--Y1L16 is nios_system:u0|nios_system_pbs:pbs|read_mux_out[1]~1
Y1L16 = ( KEY[1] & ( (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2])) # (SC1_W_alu_result[3] & ((!SC1_W_alu_result[2] & (Y1_irq_mask[1])) # (SC1_W_alu_result[2] & ((Y1_edge_capture[1]))))) ) ) # ( !KEY[1] & ( (SC1_W_alu_result[3] & ((!SC1_W_alu_result[2] & (Y1_irq_mask[1])) # (SC1_W_alu_result[2] & ((Y1_edge_capture[1]))))) ) );


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L144, DB1_td_shift[5], !A1L136, DB1L85);


--SW[1] is SW[1]
SW[1] = INPUT();


--AB1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1]
AB1_read_mux_out[1] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[1]));


--CB1_counter_snapshot[1] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[1]
--register power-up is low

CB1_counter_snapshot[1] = DFFEAS(CB1L155, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[1] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[1]
--register power-up is low

CB1_period_l_register[1] = DFFEAS(CB1L271, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[1] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[1]
--register power-up is low

CB1_period_h_register[1] = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1L303 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[1]~3
CB1L303 = (!CB1L138 & (CB1L139 & ((CB1_period_h_register[1])))) # (CB1L138 & ((!CB1_period_l_register[1]) # ((CB1L139 & CB1_period_h_register[1]))));


--CB1_counter_snapshot[17] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[17]
--register power-up is low

CB1_counter_snapshot[17] = DFFEAS(CB1_internal_counter[17], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_control_register[1] is nios_system:u0|nios_system_timer_0:timer_0|control_register[1]
--register power-up is low

CB1_control_register[1] = DFFEAS(SC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , CB1_control_wr_strobe,  ,  ,  ,  );


--CB1_counter_is_running is nios_system:u0|nios_system_timer_0:timer_0|counter_is_running
--register power-up is low

CB1_counter_is_running = DFFEAS(CB1L150, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L304 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[1]~4
CB1L304 = ( CB1_control_register[1] & ( CB1_counter_is_running & ( (!SC1_W_alu_result[3] & ((!SC1_W_alu_result[4]) # ((SC1_W_alu_result[2] & CB1_counter_snapshot[17])))) ) ) ) # ( !CB1_control_register[1] & ( CB1_counter_is_running & ( (!SC1_W_alu_result[3] & ((!SC1_W_alu_result[4] & (!SC1_W_alu_result[2])) # (SC1_W_alu_result[4] & (SC1_W_alu_result[2] & CB1_counter_snapshot[17])))) ) ) ) # ( CB1_control_register[1] & ( !CB1_counter_is_running & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & ((!SC1_W_alu_result[4]) # (CB1_counter_snapshot[17])))) ) ) ) # ( !CB1_control_register[1] & ( !CB1_counter_is_running & ( (SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & CB1_counter_snapshot[17]))) ) ) );


--CB1_read_mux_out[1] is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[1]
CB1_read_mux_out[1] = (((CB1L137 & CB1_counter_snapshot[1])) # (CB1L304)) # (CB1L303);


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L144, DB1_td_shift[6], !A1L136, DB1L85);


--SW[2] is SW[2]
SW[2] = INPUT();


--AB1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2]
AB1_read_mux_out[2] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[2]));


--Y1_irq_mask[2] is nios_system:u0|nios_system_pbs:pbs|irq_mask[2]
--register power-up is low

Y1_irq_mask[2] = DFFEAS(SC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1L18 is nios_system:u0|nios_system_pbs:pbs|read_mux_out~2
Y1L18 = (SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & Y1_irq_mask[2]));


--CB1_counter_snapshot[2] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[2]
--register power-up is low

CB1_counter_snapshot[2] = DFFEAS(CB1L157, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[2] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[2]
--register power-up is low

CB1_period_l_register[2] = DFFEAS(CB1L273, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[2] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[2]
--register power-up is low

CB1_period_h_register[2] = DFFEAS(CB1L250, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1L306 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[2]~5
CB1L306 = (!CB1L138 & (CB1L139 & ((!CB1_period_h_register[2])))) # (CB1L138 & ((!CB1_period_l_register[2]) # ((CB1L139 & !CB1_period_h_register[2]))));


--CB1_counter_snapshot[18] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[18]
--register power-up is low

CB1_counter_snapshot[18] = DFFEAS(CB1L181, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_control_register[2] is nios_system:u0|nios_system_timer_0:timer_0|control_register[2]
--register power-up is low

CB1_control_register[2] = DFFEAS(SC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , CB1_control_wr_strobe,  ,  ,  ,  );


--CB1L307 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[2]~6
CB1L307 = ( CB1_control_register[2] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & ((!SC1_W_alu_result[4]) # (CB1_counter_snapshot[18])))) ) ) # ( !CB1_control_register[2] & ( (SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & CB1_counter_snapshot[18]))) ) );


--CB1_read_mux_out[2] is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[2]
CB1_read_mux_out[2] = (((CB1L137 & CB1_counter_snapshot[2])) # (CB1L307)) # (CB1L306);


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L144, DB1_td_shift[7], !A1L136, DB1L85);


--SW[3] is SW[3]
SW[3] = INPUT();


--AB1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3]
AB1_read_mux_out[3] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[3]));


--Y1_irq_mask[3] is nios_system:u0|nios_system_pbs:pbs|irq_mask[3]
--register power-up is low

Y1_irq_mask[3] = DFFEAS(SC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , Y1L1,  ,  ,  ,  );


--Y1L19 is nios_system:u0|nios_system_pbs:pbs|read_mux_out~3
Y1L19 = (SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & Y1_irq_mask[3]));


--CB1_counter_snapshot[3] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[3]
--register power-up is low

CB1_counter_snapshot[3] = DFFEAS(CB1L159, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[3] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[3]
--register power-up is low

CB1_period_l_register[3] = DFFEAS(CB1L275, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[3] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[3]
--register power-up is low

CB1_period_h_register[3] = DFFEAS(CB1L252, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1L309 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[3]~7
CB1L309 = (!CB1L138 & (CB1L139 & ((!CB1_period_h_register[3])))) # (CB1L138 & ((!CB1_period_l_register[3]) # ((CB1L139 & !CB1_period_h_register[3]))));


--CB1_counter_snapshot[19] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[19]
--register power-up is low

CB1_counter_snapshot[19] = DFFEAS(CB1L183, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_control_register[3] is nios_system:u0|nios_system_timer_0:timer_0|control_register[3]
--register power-up is low

CB1_control_register[3] = DFFEAS(SC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , CB1_control_wr_strobe,  ,  ,  ,  );


--CB1L310 is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[3]~8
CB1L310 = ( CB1_control_register[3] & ( (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & ((!SC1_W_alu_result[4]) # (CB1_counter_snapshot[19])))) ) ) # ( !CB1_control_register[3] & ( (SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & (SC1_W_alu_result[2] & CB1_counter_snapshot[19]))) ) );


--CB1_read_mux_out[3] is nios_system:u0|nios_system_timer_0:timer_0|read_mux_out[3]
CB1_read_mux_out[3] = (((CB1L137 & CB1_counter_snapshot[3])) # (CB1L310)) # (CB1L309);


--CB1_counter_snapshot[4] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[4]
--register power-up is low

CB1_counter_snapshot[4] = DFFEAS(CB1L161, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[20] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[20]
--register power-up is low

CB1_counter_snapshot[20] = DFFEAS(CB1_internal_counter[20], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[4] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[4]
--register power-up is low

CB1_period_l_register[4] = DFFEAS(CB1L277, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[4] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[4]
--register power-up is low

CB1_period_h_register[4] = DFFEAS(SC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L144, DB1_td_shift[8], !A1L136, DB1L85);


--SW[4] is SW[4]
SW[4] = INPUT();


--AB1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4]
AB1_read_mux_out[4] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[4]));


--CB1_counter_snapshot[5] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[5]
--register power-up is low

CB1_counter_snapshot[5] = DFFEAS(CB1L163, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[21] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[21]
--register power-up is low

CB1_counter_snapshot[21] = DFFEAS(CB1_internal_counter[21], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[5] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[5]
--register power-up is low

CB1_period_l_register[5] = DFFEAS(CB1L279, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[5] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[5]
--register power-up is low

CB1_period_h_register[5] = DFFEAS(SC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L144, DB1_td_shift[9], !A1L136, DB1L85);


--SW[5] is SW[5]
SW[5] = INPUT();


--AB1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5]
AB1_read_mux_out[5] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[5]));


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L144, DB1_td_shift[10], !A1L136, DB1L85);


--SW[6] is SW[6]
SW[6] = INPUT();


--AB1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6]
AB1_read_mux_out[6] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[6]));


--CB1_counter_snapshot[6] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[6]
--register power-up is low

CB1_counter_snapshot[6] = DFFEAS(CB1_internal_counter[6], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[22] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[22]
--register power-up is low

CB1_counter_snapshot[22] = DFFEAS(CB1L187, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[6] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[6]
--register power-up is low

CB1_period_l_register[6] = DFFEAS(SC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[6] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[6]
--register power-up is low

CB1_period_h_register[6] = DFFEAS(CB1L256, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1_counter_snapshot[7] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[7]
--register power-up is low

CB1_counter_snapshot[7] = DFFEAS(CB1_internal_counter[7], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[23] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[23]
--register power-up is low

CB1_counter_snapshot[23] = DFFEAS(CB1_internal_counter[23], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[7] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[7]
--register power-up is low

CB1_period_l_register[7] = DFFEAS(SC1_d_writedata[7], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[7] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[7]
--register power-up is low

CB1_period_h_register[7] = DFFEAS(SC1_d_writedata[7], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L144, A1L145, !A1L136, DB1L85);


--SW[7] is SW[7]
SW[7] = INPUT();


--AB1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7]
AB1_read_mux_out[7] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & SW[7]));


--T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
T1L63 = ( !T1_av_waitrequest & ( BC1L9 & ( (DB1_rst1 & (SC1_d_write & (!AC1_write_accepted & !XB1_mem_used[1]))) ) ) );


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L75 = (!SC1_W_alu_result[2] & (T1L63 & !MB1_b_full));


--MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB1L6 = (!QB1_counter_reg_bit[2] & (!QB1_counter_reg_bit[1] & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
MB1L7 = (T1L82 & (!QB1_counter_reg_bit[3] & (QB1_counter_reg_bit[0] & MB1L6)));


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
MB1L8 = (((MB1_b_non_empty & !MB1L7)) # (MB1_b_full)) # (T1_fifo_wr);


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB2L1 = (!QB2_counter_reg_bit[5] & (!QB2_counter_reg_bit[4] & ((!DB1L50Q) # (MB2_b_full))));


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
MB2L2 = ( MB2L1 & ( (!QB2_counter_reg_bit[3] & (!QB2_counter_reg_bit[2] & (!QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0]))) ) );


--MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB2L8 = ( MB2L2 & ( ((!MB2_b_non_empty & ((DB1L50Q))) # (MB2_b_non_empty & (!T1L72))) # (MB2_b_full) ) ) # ( !MB2L2 & ( ((DB1L50Q) # (MB2_b_non_empty)) # (MB2_b_full) ) );


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
MB2L3 = ( T1L71 & ( T1_wr_rfifo & ( ((!BC1L9) # ((!XB8L5) # (!MB2_b_non_empty))) # (XB1_mem_used[1]) ) ) ) # ( !T1L71 & ( T1_wr_rfifo ) ) # ( T1L71 & ( !T1_wr_rfifo & ( (!XB1_mem_used[1] & (BC1L9 & (XB8L5 & MB2_b_non_empty))) ) ) );


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

DB1_write1 = AMPP_FUNCTION(CLOCK_50, DB1_write, !Z1_r_sync_rst);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

DB1_write2 = AMPP_FUNCTION(CLOCK_50, DB1_write1, !Z1_r_sync_rst);


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
DB1L2 = AMPP_FUNCTION(!DB1_write1, !DB1_write2);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L144, DB1_td_shift[10], !A1L136, DB1L97);


--DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
DB1L49 = AMPP_FUNCTION(!T1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L50Q, !DB1L2, !DB1_write_valid);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L144, DB1L76, !A1L136, DB1L57);


--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

DB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[2], !Z1_r_sync_rst, DB1L22);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
DB1L75 = AMPP_FUNCTION(!DB1_count[9], !A1L142, !DB1L71, !DB1_td_shift[5], !DB1_rdata[2]);


--PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
PD1L66 = ( LD1_MonDReg[24] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[24])))) # (MD1L2 & (((PD1_sr[26])))) ) ) # ( !LD1_MonDReg[24] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[24])))) # (MD1L2 & (((PD1_sr[26])))) ) );


--LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

LD1_MonDReg[4] = DFFEAS(LD1L91, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
PD1L67 = ( LD1_MonDReg[4] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[4])))) # (MD1L2 & (((PD1_sr[6])))) ) ) # ( !LD1_MonDReg[4] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[4])))) # (MD1L2 & (((PD1_sr[6])))) ) );


--ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

ND1_jdo[6] = DFFEAS(PD1_sr[6], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
LD1L131 = (!LD1_jtag_ram_access & ((VC1_writedata[2]))) # (LD1_jtag_ram_access & (LD1_MonDReg[2]));


--VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2
VB1L22 = (SC1_d_writedata[1] & VB1_saved_grant[0]);


--RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

RD4_din_s1 = DFFEAS(MD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

RD5_din_s1 = DFFEAS(MD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZD2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

PD1_sr[31] = DFFEAS(PD1L79, A1L170,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

PD1_sr[33] = DFFEAS(PD1L81, A1L170,  ,  , PD1L37,  ,  ,  ,  );


--PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
PD1L68 = ( LD1_MonDReg[25] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[25])))) # (MD1L2 & (((PD1_sr[27])))) ) ) # ( !LD1_MonDReg[25] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[25])))) # (MD1L2 & (((PD1_sr[27])))) ) );


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
PD1L69 = ( LD1_MonDReg[27] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[27])))) # (MD1L2 & (((PD1_sr[29])))) ) ) # ( !LD1_MonDReg[27] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[27])))) # (MD1L2 & (((PD1_sr[29])))) ) );


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
PD1L70 = ( LD1_MonDReg[26] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[26])))) # (MD1L2 & (((PD1_sr[28])))) ) ) # ( !LD1_MonDReg[26] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[26])))) # (MD1L2 & (((PD1_sr[28])))) ) );


--DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
DD1L6 = ( DD1_monitor_error & ( (!ND1_take_action_ocimem_a) # (!ND1_jdo[25]) ) ) # ( !DD1_monitor_error & ( (AD1L16 & (VC1_writedata[1] & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25])))) ) );


--CB1L377 is nios_system:u0|nios_system_timer_0:timer_0|snap_strobe~0
CB1L377 = ( CB1L296 & ( (SC1_W_alu_result[4] & (!SC1_W_alu_result[3] & (WB9L2 & CB1L295))) ) );


--CB1_period_l_wr_strobe is nios_system:u0|nios_system_timer_0:timer_0|period_l_wr_strobe
CB1_period_l_wr_strobe = (WB9L2 & (CB1L295 & (CB1L138 & CB1L296)));


--CB1_period_h_wr_strobe is nios_system:u0|nios_system_timer_0:timer_0|period_h_wr_strobe
CB1_period_h_wr_strobe = (WB9L2 & (CB1L295 & (CB1L139 & CB1L296)));


--CB1_counter_snapshot[8] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[8]
--register power-up is low

CB1_counter_snapshot[8] = DFFEAS(CB1L167, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[24] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[24]
--register power-up is low

CB1_counter_snapshot[24] = DFFEAS(CB1_internal_counter[24], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_period_l_register[8] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[8]
--register power-up is low

CB1_period_l_register[8] = DFFEAS(CB1L283, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[8] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[8]
--register power-up is low

CB1_period_h_register[8] = DFFEAS(SC1_d_writedata[8], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--SC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
SC1L350 = ( SC1L563 & ( (!SC1L545 & (!SC1L546 & !SC1L547)) ) ) # ( !SC1L563 & ( (!SC1L546 & (!SC1L547 & ((!SC1L545) # (!SC1L561)))) ) );


--SC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
SC1L351 = (SC1_R_valid & (((!SC1L350) # (SC1L557)) # (SC1L551)));


--SC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18
SC1L325 = ( SC1L150 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L369)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[17])))) ) ) # ( !SC1L150 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L369)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[17])))) ) );


--SC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~19
SC1L331 = ( SC1L154 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L375)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[23])))) ) ) # ( !SC1L154 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L375))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[23])))) ) );


--SC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~20
SC1L330 = ( SC1L158 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L374)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[22])))) ) ) # ( !SC1L158 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L374))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[22])))) ) );


--SC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~21
SC1L329 = ( SC1L162 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L373)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[21])))) ) ) # ( !SC1L162 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L373))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[21])))) ) );


--SC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~22
SC1L328 = ( SC1L166 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L372)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[20])))) ) ) # ( !SC1L166 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L372))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[20])))) ) );


--SC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~23
SC1L327 = ( SC1L170 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L371)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[19])))) ) ) # ( !SC1L170 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L371))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[19])))) ) );


--SC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~24
SC1L326 = ( SC1L174 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L370)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[18])))) ) ) # ( !SC1L174 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L370))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[18])))) ) );


--GC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
GC1L37 = (!TB2L1 & (TB3L1 & ((YD1_q_a[26])))) # (TB2L1 & (((TB3L1 & YD1_q_a[26])) # (YB3_av_readdata_pre[26])));


--SC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~26
SC1L378 = (!SC1_E_src2[26] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[26])) # (SC1_R_logic_op[1] & ((SC1_E_src1[26]))))) # (SC1_E_src2[26] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[26])))));


--SC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~25
SC1L334 = ( SC1L178 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L378)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[26])))) ) ) # ( !SC1L178 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L378))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[26])))) ) );


--SC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~27
SC1L376 = (!SC1_E_src2[24] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[24])) # (SC1_R_logic_op[1] & ((SC1_E_src1[24]))))) # (SC1_E_src2[24] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[24])))));


--SC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~26
SC1L332 = ( SC1L182 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L376)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[24])))) ) ) # ( !SC1L182 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L376))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[24])))) ) );


--GC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
GC1L38 = (!TB2L1 & (TB3L1 & ((YD1_q_a[28])))) # (TB2L1 & (((TB3L1 & YD1_q_a[28])) # (YB3_av_readdata_pre[28])));


--SC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~28
SC1L380 = (!SC1_E_src2[28] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[28])) # (SC1_R_logic_op[1] & ((SC1_E_src1[28]))))) # (SC1_E_src2[28] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[28])))));


--SC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~27
SC1L336 = ( SC1L186 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L380)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[28])))) ) ) # ( !SC1L186 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L380))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[28])))) ) );


--GC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
GC1L39 = (!TB2L1 & (TB3L1 & ((YD1_q_a[27])))) # (TB2L1 & (((TB3L1 & YD1_q_a[27])) # (YB3_av_readdata_pre[27])));


--SC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~29
SC1L379 = (!SC1_E_src2[27] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[27])) # (SC1_R_logic_op[1] & ((SC1_E_src1[27]))))) # (SC1_E_src2[27] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[27])))));


--SC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28
SC1L335 = ( SC1L190 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L379)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[27])))) ) ) # ( !SC1L190 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L379))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[27])))) ) );


--GC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
GC1L40 = ( YD1_q_a[30] & ( (((TB2L1 & YB3_av_readdata_pre[30])) # (GC1L34)) # (TB3L1) ) ) # ( !YD1_q_a[30] & ( ((TB2L1 & YB3_av_readdata_pre[30])) # (GC1L34) ) );


--SC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~30
SC1L382 = (!SC1_E_src2[30] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[30])) # (SC1_R_logic_op[1] & ((SC1_E_src1[30]))))) # (SC1_E_src2[30] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[30])))));


--SC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~29
SC1L338 = ( SC1_E_shift_rot_result[30] & ( ((!SC1_R_ctrl_logic & ((SC1L142))) # (SC1_R_ctrl_logic & (SC1L382))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[30] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L142))) # (SC1_R_ctrl_logic & (SC1L382)))) ) );


--GC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
GC1L41 = ( YD1_q_a[29] & ( (((TB2L1 & YB3_av_readdata_pre[29])) # (GC1L34)) # (TB3L1) ) ) # ( !YD1_q_a[29] & ( ((TB2L1 & YB3_av_readdata_pre[29])) # (GC1L34) ) );


--SC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~31
SC1L381 = (!SC1_E_src2[29] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[29])) # (SC1_R_logic_op[1] & ((SC1_E_src1[29]))))) # (SC1_E_src2[29] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[29])))));


--SC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~30
SC1L337 = ( SC1_E_shift_rot_result[29] & ( ((!SC1_R_ctrl_logic & ((SC1L146))) # (SC1_R_ctrl_logic & (SC1L381))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[29] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L146))) # (SC1_R_ctrl_logic & (SC1L381)))) ) );


--GC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
GC1L42 = (!TB2L1 & (TB3L1 & ((YD1_q_a[25])))) # (TB2L1 & (((TB3L1 & YD1_q_a[25])) # (YB3_av_readdata_pre[25])));


--SC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~31
SC1L333 = ( SC1L194 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L377)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[25])))) ) ) # ( !SC1L194 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L377))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[25])))) ) );


--GC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
GC1L43 = (!TB2L1 & (TB3L1 & ((YD1_q_a[31])))) # (TB2L1 & (((TB3L1 & YD1_q_a[31])) # (YB3_av_readdata_pre[31])));


--SC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32
SC1L339 = ( SC1_E_shift_rot_result[31] & ( ((!SC1_R_ctrl_logic & ((SC1L134))) # (SC1_R_ctrl_logic & (SC1L383))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[31] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L134))) # (SC1_R_ctrl_logic & (SC1L383)))) ) );


--CB1_period_h_register[9] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[9]
--register power-up is low

CB1_period_h_register[9] = DFFEAS(SC1_d_writedata[9], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1L136 is nios_system:u0|nios_system_timer_0:timer_0|Equal0~7
CB1L136 = (CB1L133 & CB1L134);


--CB1_force_reload is nios_system:u0|nios_system_timer_0:timer_0|force_reload
--register power-up is low

CB1_force_reload = DFFEAS(CB1L199, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L140 is nios_system:u0|nios_system_timer_0:timer_0|always0~0
CB1L140 = ( CB1L136 & ( CB1_force_reload ) ) # ( !CB1L136 & ( CB1_force_reload ) ) # ( CB1L136 & ( !CB1_force_reload & ( (CB1L129 & (CB1L130 & (CB1L131 & CB1L132))) ) ) );


--CB1L141 is nios_system:u0|nios_system_timer_0:timer_0|always0~1
CB1L141 = (CB1_force_reload) # (CB1_counter_is_running);


--CB1_period_l_register[13] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[13]
--register power-up is low

CB1_period_l_register[13] = DFFEAS(SC1_d_writedata[13], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[14] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[14]
--register power-up is low

CB1_period_h_register[14] = DFFEAS(SC1_d_writedata[14], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[13] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[13]
--register power-up is low

CB1_period_h_register[13] = DFFEAS(SC1_d_writedata[13], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[12] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[12]
--register power-up is low

CB1_period_h_register[12] = DFFEAS(SC1_d_writedata[12], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[11] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[11]
--register power-up is low

CB1_period_h_register[11] = DFFEAS(SC1_d_writedata[11], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[10] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[10]
--register power-up is low

CB1_period_h_register[10] = DFFEAS(SC1_d_writedata[10], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1_period_l_register[10] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[10]
--register power-up is low

CB1_period_l_register[10] = DFFEAS(SC1_d_writedata[10], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_l_register[12] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[12]
--register power-up is low

CB1_period_l_register[12] = DFFEAS(SC1_d_writedata[12], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1_period_h_register[15] is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[15]
--register power-up is low

CB1_period_h_register[15] = DFFEAS(SC1_d_writedata[15], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_h_wr_strobe,  ,  ,  ,  );


--CB1L233 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~0
CB1L233 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L58))) # (CB1_force_reload & (CB1_period_l_register[0])))) # (CB1L135 & (CB1_period_l_register[0]));


--CB1_period_l_register[15] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[15]
--register power-up is low

CB1_period_l_register[15] = DFFEAS(SC1_d_writedata[15], CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1L234 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~1
CB1L234 = (!CB1L140 & ((!CB1L82))) # (CB1L140 & (CB1_period_h_register[6]));


--CB1L235 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~2
CB1L235 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L86))) # (CB1_force_reload & (CB1_period_h_register[3])))) # (CB1L135 & (CB1_period_h_register[3]));


--CB1L236 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~3
CB1L236 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L90))) # (CB1_force_reload & (CB1_period_h_register[2])))) # (CB1L135 & (CB1_period_h_register[2]));


--CB1_period_l_register[14] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[14]
--register power-up is low

CB1_period_l_register[14] = DFFEAS(CB1L292, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1L237 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~4
CB1L237 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L94))) # (CB1_force_reload & (CB1_period_l_register[14])))) # (CB1L135 & (((CB1_period_l_register[14]))));


--CB1_period_l_register[11] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[11]
--register power-up is low

CB1_period_l_register[11] = DFFEAS(CB1L288, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1L238 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~5
CB1L238 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L98))) # (CB1_force_reload & (CB1_period_l_register[11])))) # (CB1L135 & (((CB1_period_l_register[11]))));


--CB1_period_l_register[9] is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[9]
--register power-up is low

CB1_period_l_register[9] = DFFEAS(CB1L285, CLOCK_50, !Z1_r_sync_rst,  , CB1_period_l_wr_strobe,  ,  ,  ,  );


--CB1L239 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~6
CB1L239 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L102))) # (CB1_force_reload & (CB1_period_l_register[9])))) # (CB1L135 & (((CB1_period_l_register[9]))));


--CB1L240 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~7
CB1L240 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L106))) # (CB1_force_reload & (CB1_period_l_register[8])))) # (CB1L135 & (CB1_period_l_register[8]));


--CB1L241 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~8
CB1L241 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L110))) # (CB1_force_reload & (CB1_period_l_register[5])))) # (CB1L135 & (CB1_period_l_register[5]));


--CB1L242 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~9
CB1L242 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L114))) # (CB1_force_reload & (CB1_period_l_register[4])))) # (CB1L135 & (CB1_period_l_register[4]));


--CB1L243 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~10
CB1L243 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L118))) # (CB1_force_reload & (CB1_period_l_register[3])))) # (CB1L135 & (CB1_period_l_register[3]));


--CB1L244 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~11
CB1L244 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L122))) # (CB1_force_reload & (CB1_period_l_register[2])))) # (CB1L135 & (CB1_period_l_register[2]));


--CB1L245 is nios_system:u0|nios_system_timer_0:timer_0|internal_counter~12
CB1L245 = (!CB1L135 & ((!CB1_force_reload & ((!CB1L126))) # (CB1_force_reload & (CB1_period_l_register[1])))) # (CB1L135 & (CB1_period_l_register[1]));


--SC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
SC1L460 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[29]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[31]));


--VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3
VB1L23 = (SC1_d_writedata[2] & VB1_saved_grant[0]);


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB1L3 = ( QB1_counter_reg_bit[4] & ( (T1_fifo_wr & (MB1_b_non_empty & (QB1_counter_reg_bit[3] & QB1_counter_reg_bit[5]))) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB1L4 = ( QB1_counter_reg_bit[1] & ( MB1L3 & ( (!T1L82 & (((QB1_counter_reg_bit[0] & QB1_counter_reg_bit[2])) # (MB1_b_full))) ) ) ) # ( !QB1_counter_reg_bit[1] & ( MB1L3 & ( (!T1L82 & MB1_b_full) ) ) ) # ( QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!T1L82 & MB1_b_full) ) ) ) # ( !QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!T1L82 & MB1_b_full) ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB1L1 = ( MB1_b_non_empty & ( !T1_fifo_wr $ ((((T1_r_val & DB1_r_ena1)) # (DB1_rvalid0))) ) ) # ( !MB1_b_non_empty & ( T1_fifo_wr ) );


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate, !Z1_r_sync_rst);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate1, !Z1_r_sync_rst);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
DB1L3 = AMPP_FUNCTION(!DB1_jupdate1, !DB1_jupdate2);


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
DB1L51 = AMPP_FUNCTION(!T1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L2, !DB1_write_valid, !DB1L3);


--VC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

VC1_writedata[22] = DFFEAS(VB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
LD1L151 = (!LD1_jtag_ram_access & ((VC1_writedata[22]))) # (LD1_jtag_ram_access & (LD1_MonDReg[22]));


--VC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

VC1_byteenable[2] = DFFEAS(VB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
LD1L126 = (VC1_byteenable[2]) # (LD1_jtag_ram_access);


--PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
PD1L71 = ( LD1_MonDReg[20] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[20])))) # (MD1L2 & (((PD1_sr[22])))) ) ) # ( !LD1_MonDReg[20] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[20])))) # (MD1L2 & (((PD1_sr[22])))) ) );


--PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
PD1L72 = ( LD1_MonDReg[19] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[19])))) # (MD1L2 & (((PD1_sr[21])))) ) ) # ( !LD1_MonDReg[19] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[19])))) # (MD1L2 & (((PD1_sr[21])))) ) );


--VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4
VB1L24 = (SC1_d_writedata[3] & VB1_saved_grant[0]);


--VC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

VC1_writedata[23] = DFFEAS(VB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
LD1L152 = (!LD1_jtag_ram_access & ((VC1_writedata[23]))) # (LD1_jtag_ram_access & (LD1_MonDReg[23]));


--VC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

VC1_writedata[24] = DFFEAS(VB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
LD1L153 = (!LD1_jtag_ram_access & ((VC1_writedata[24]))) # (LD1_jtag_ram_access & (LD1_MonDReg[24]));


--VC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

VC1_byteenable[3] = DFFEAS(VB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
LD1L127 = (VC1_byteenable[3]) # (LD1_jtag_ram_access);


--VC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

VC1_writedata[25] = DFFEAS(VB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
LD1L154 = (!LD1_jtag_ram_access & ((VC1_writedata[25]))) # (LD1_jtag_ram_access & (LD1_MonDReg[25]));


--VC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

VC1_writedata[26] = DFFEAS(VB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
LD1L155 = (!LD1_jtag_ram_access & ((VC1_writedata[26]))) # (LD1_jtag_ram_access & (LD1_MonDReg[26]));


--ZD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZD1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

DD1_resetrequest = DFFEAS(ND1_jdo[22], CLOCK_50,  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--Z1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
Z1L10 = (!key0_d3) # (DD1_resetrequest);


--VC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

VC1_writedata[11] = DFFEAS(VB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
LD1L140 = (!LD1_jtag_ram_access & ((VC1_writedata[11]))) # (LD1_jtag_ram_access & (LD1_MonDReg[11]));


--VC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

VC1_byteenable[1] = DFFEAS(VB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
LD1L125 = (VC1_byteenable[1]) # (LD1_jtag_ram_access);


--LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

LD1_MonDReg[12] = DFFEAS(LD1L92, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--VC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

VC1_writedata[12] = DFFEAS(VB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
LD1L141 = (!LD1_jtag_ram_access & ((VC1_writedata[12]))) # (LD1_jtag_ram_access & (LD1_MonDReg[12]));


--VC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

VC1_writedata[13] = DFFEAS(VB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
LD1L142 = (!LD1_jtag_ram_access & ((VC1_writedata[13]))) # (LD1_jtag_ram_access & (LD1_MonDReg[13]));


--VC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

VC1_writedata[14] = DFFEAS(VB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
LD1L143 = (!LD1_jtag_ram_access & ((VC1_writedata[14]))) # (LD1_jtag_ram_access & (LD1_MonDReg[14]));


--LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

LD1_MonDReg[15] = DFFEAS(LD1L68, CLOCK_50,  ,  , LD1L67,  ,  ,  ,  );


--VC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

VC1_writedata[15] = DFFEAS(VB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
LD1L144 = (!LD1_jtag_ram_access & ((VC1_writedata[15]))) # (LD1_jtag_ram_access & (LD1_MonDReg[15]));


--VC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

VC1_writedata[16] = DFFEAS(VB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
LD1L145 = (!LD1_jtag_ram_access & ((VC1_writedata[16]))) # (LD1_jtag_ram_access & (LD1_MonDReg[16]));


--ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

ND1_jdo[23] = DFFEAS(PD1_sr[23], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--A1L162 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L162 = INPUT();


--DD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
DD1L8 = (!ND1_take_action_ocimem_a & (DD1_monitor_go & ((!A1L162)))) # (ND1_take_action_ocimem_a & (((DD1_monitor_go & !A1L162)) # (ND1_jdo[23])));


--LD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
LD1L132 = (!LD1_jtag_ram_access & ((VC1_writedata[3]))) # (LD1_jtag_ram_access & (LD1_MonDReg[3]));


--VC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

VC1_writedata[4] = DFFEAS(VB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
LD1L133 = (!LD1_jtag_ram_access & ((VC1_writedata[4]))) # (LD1_jtag_ram_access & (LD1_MonDReg[4]));


--LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

LD1_MonDReg[5] = DFFEAS(LD1L101, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--VC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

VC1_writedata[5] = DFFEAS(VB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
LD1L134 = (!LD1_jtag_ram_access & ((VC1_writedata[5]))) # (LD1_jtag_ram_access & (LD1_MonDReg[5]));


--LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

LD1_MonDReg[8] = DFFEAS(LD1L59, CLOCK_50,  ,  , LD1L67,  ,  ,  ,  );


--VC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

VC1_writedata[8] = DFFEAS(VB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~17
LD1L137 = (!LD1_jtag_ram_access & ((VC1_writedata[8]))) # (LD1_jtag_ram_access & (LD1_MonDReg[8]));


--SC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
SC1L534 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[27]))) # (SC1L236 & (YC2_q_b[11])) ) ) # ( !SC1L234 & ( YC2_q_b[3] ) );


--SC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
SC1L535 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[28]))) # (SC1L236 & (YC2_q_b[12])) ) ) # ( !SC1L234 & ( YC2_q_b[4] ) );


--SC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
SC1L536 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[29]))) # (SC1L236 & (YC2_q_b[13])) ) ) # ( !SC1L234 & ( YC2_q_b[5] ) );


--SC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
SC1L537 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[30]))) # (SC1L236 & (YC2_q_b[14])) ) ) # ( !SC1L234 & ( YC2_q_b[6] ) );


--SC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
SC1L538 = ( SC1L234 & ( (!SC1L236 & ((YC2_q_b[31]))) # (SC1L236 & (YC2_q_b[15])) ) ) # ( !SC1L234 & ( YC2_q_b[7] ) );


--VC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

VC1_writedata[10] = DFFEAS(VB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
LD1L139 = (!LD1_jtag_ram_access & ((VC1_writedata[10]))) # (LD1_jtag_ram_access & (LD1_MonDReg[10]));


--VC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

VC1_writedata[9] = DFFEAS(VB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19
LD1L138 = (!LD1_jtag_ram_access & ((VC1_writedata[9]))) # (LD1_jtag_ram_access & (LD1_MonDReg[9]));


--SC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22
SC1L450 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[19])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[21])));


--VC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

VC1_writedata[20] = DFFEAS(VB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20
LD1L149 = (!LD1_jtag_ram_access & ((VC1_writedata[20]))) # (LD1_jtag_ram_access & (LD1_MonDReg[20]));


--VC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

VC1_writedata[6] = DFFEAS(VB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21
LD1L135 = (!LD1_jtag_ram_access & ((VC1_writedata[6]))) # (LD1_jtag_ram_access & (LD1_MonDReg[6]));


--VC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

VC1_writedata[21] = DFFEAS(VB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22
LD1L150 = (!LD1_jtag_ram_access & ((VC1_writedata[21]))) # (LD1_jtag_ram_access & (LD1_MonDReg[21]));


--T1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L85 = (!T1L73 & ((T1_rvalid))) # (T1L73 & (MB2_b_non_empty));


--CB1_counter_snapshot[15] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[15]
--register power-up is low

CB1_counter_snapshot[15] = DFFEAS(CB1_internal_counter[15], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[31] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[31]
--register power-up is low

CB1_counter_snapshot[31] = DFFEAS(CB1_internal_counter[31], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--VC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

VC1_writedata[19] = DFFEAS(VB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23
LD1L148 = (!LD1_jtag_ram_access & ((VC1_writedata[19]))) # (LD1_jtag_ram_access & (LD1_MonDReg[19]));


--T1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L88 = (!SC1_W_alu_result[2] & ((!T1L63 & ((T1_woverflow))) # (T1L63 & (MB1_b_full)))) # (SC1_W_alu_result[2] & (((T1_woverflow))));


--CB1_counter_snapshot[14] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[14]
--register power-up is low

CB1_counter_snapshot[14] = DFFEAS(CB1L176, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[30] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[30]
--register power-up is low

CB1_counter_snapshot[30] = DFFEAS(CB1_internal_counter[30], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

LD1_MonDReg[18] = DFFEAS(LD1L97, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--VC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

VC1_writedata[18] = DFFEAS(VB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~24
LD1L147 = (!LD1_jtag_ram_access & ((VC1_writedata[18]))) # (LD1_jtag_ram_access & (LD1_MonDReg[18]));


--CB1_counter_snapshot[13] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[13]
--register power-up is low

CB1_counter_snapshot[13] = DFFEAS(CB1_internal_counter[13], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[29] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[29]
--register power-up is low

CB1_counter_snapshot[29] = DFFEAS(CB1_internal_counter[29], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--VC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

VC1_writedata[17] = DFFEAS(VB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25
LD1L146 = (!LD1_jtag_ram_access & ((VC1_writedata[17]))) # (LD1_jtag_ram_access & (LD1_MonDReg[17]));


--CB1_counter_snapshot[12] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[12]
--register power-up is low

CB1_counter_snapshot[12] = DFFEAS(CB1_internal_counter[12], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[28] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[28]
--register power-up is low

CB1_counter_snapshot[28] = DFFEAS(CB1_internal_counter[28], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[11] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[11]
--register power-up is low

CB1_counter_snapshot[11] = DFFEAS(CB1L172, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[27] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[27]
--register power-up is low

CB1_counter_snapshot[27] = DFFEAS(CB1_internal_counter[27], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = ( T1_ac & ( (!SC1_d_writedata[10]) # (((!T1L78) # (DB1L52Q)) # (DB1L50Q)) ) ) # ( !T1_ac & ( (DB1L52Q) # (DB1L50Q) ) );


--CB1_counter_snapshot[10] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[10]
--register power-up is low

CB1_counter_snapshot[10] = DFFEAS(CB1_internal_counter[10], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[26] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[26]
--register power-up is low

CB1_counter_snapshot[26] = DFFEAS(CB1_internal_counter[26], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[9] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[9]
--register power-up is low

CB1_counter_snapshot[9] = DFFEAS(CB1L169, CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--CB1_counter_snapshot[25] is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[25]
--register power-up is low

CB1_counter_snapshot[25] = DFFEAS(CB1_internal_counter[25], CLOCK_50, !Z1_r_sync_rst,  , CB1L377,  ,  ,  ,  );


--VC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

VC1_writedata[7] = DFFEAS(VB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26
LD1L136 = (!LD1_jtag_ram_access & ((VC1_writedata[7]))) # (LD1_jtag_ram_access & (LD1_MonDReg[7]));


--PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
PD1L73 = ( BD1_break_readreg[17] & ( (!MD1L2 & (((LD1_MonDReg[17])) # (A1L151))) # (MD1L2 & (((PD1_sr[19])))) ) ) # ( !BD1_break_readreg[17] & ( (!MD1L2 & (!A1L151 & ((LD1_MonDReg[17])))) # (MD1L2 & (((PD1_sr[19])))) ) );


--ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

ND1_jdo[16] = DFFEAS(PD1_sr[16], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
DB1L85 = AMPP_FUNCTION(!A1L138, !DB1_state, !A1L142, !A1L147, !A1L137, !DB1_count[8]);


--CB1L149 is nios_system:u0|nios_system_timer_0:timer_0|counter_is_running~0
CB1L149 = (CB1_counter_is_running & !CB1_force_reload);


--CB1L150 is nios_system:u0|nios_system_timer_0:timer_0|counter_is_running~1
CB1L150 = ( CB1_control_register[1] & ( CB1L149 & ( ((!SC1_d_writedata[3]) # (!CB1_control_wr_strobe)) # (SC1_d_writedata[2]) ) ) ) # ( !CB1_control_register[1] & ( CB1L149 & ( (!CB1_control_wr_strobe & (((!CB1L135)))) # (CB1_control_wr_strobe & (((!SC1_d_writedata[3] & !CB1L135)) # (SC1_d_writedata[2]))) ) ) ) # ( CB1_control_register[1] & ( !CB1L149 & ( (SC1_d_writedata[2] & CB1_control_wr_strobe) ) ) ) # ( !CB1_control_register[1] & ( !CB1L149 & ( (SC1_d_writedata[2] & CB1_control_wr_strobe) ) ) );


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L144, DB1L77, !A1L136, DB1L57);


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L144, DB1L78, !A1L136, DB1L57);


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L144, DB1L99, !A1L136, DB1L85);


--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

DB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[3], !Z1_r_sync_rst, DB1L22);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
DB1L76 = AMPP_FUNCTION(!A1L138, !DB1_count[9], !A1L142, !DB1L71, !DB1_td_shift[6], !DB1_rdata[3]);


--ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

ND1_jdo[24] = DFFEAS(PD1_sr[24], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

PD1_sr[7] = DFFEAS(PD1L85, A1L170,  ,  ,  ,  ,  ,  ,  );


--PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
PD1L74 = ( BD1_break_readreg[5] & ( (!MD1L2 & (((LD1_MonDReg[5])) # (A1L151))) # (MD1L2 & (((PD1_sr[7])))) ) ) # ( !BD1_break_readreg[5] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[5]))) # (MD1L2 & (((PD1_sr[7])))) ) );


--ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

ND1_jdo[7] = DFFEAS(PD1_sr[7], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
LD1L91 = ( ND1_jdo[7] & ( (((LD1_jtag_ram_rd_d1 & XD1_q_a[4])) # (LD1L89)) # (ND1_take_action_ocimem_b) ) ) # ( !ND1_jdo[7] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1 & XD1_q_a[4])) # (LD1L89))) ) );


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
MD1L3 = (!A1L174 & (A1L149 & A1L168));


--ZD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
PD1L75 = ( LD1_MonDReg[28] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[28])))) # (MD1L2 & (((PD1_sr[30])))) ) ) # ( !LD1_MonDReg[28] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[28])))) # (MD1L2 & (((PD1_sr[30])))) ) );


--LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

LD1_MonDReg[29] = DFFEAS(LD1L93, CLOCK_50,  ,  , LD1L50,  ,  ,  ,  );


--PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
PD1L76 = ( LD1_MonDReg[29] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[29])))) # (MD1L2 & (((PD1_sr[31])))) ) ) # ( !LD1_MonDReg[29] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[29])))) # (MD1L2 & (((PD1_sr[31])))) ) );


--PD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33
PD1L39 = ( A1L151 & ( (!A1L174 & (A1L149 & (A1L154 & !A1L150))) ) ) # ( !A1L151 & ( (!A1L174 & (A1L149 & A1L154)) ) );


--PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
PD1L77 = (!A1L151 & (LD1_MonDReg[30])) # (A1L151 & ((BD1_break_readreg[30])));


--PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
PD1L78 = (!A1L174 & (A1L149 & (A1L154 & !A1L150)));


--PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
PD1L79 = ( PD1L77 & ( PD1L78 & ( (!MD1L2) # (PD1_sr[32]) ) ) ) # ( !PD1L77 & ( PD1L78 & ( (!MD1L2 & (!PD1L39 & (PD1_sr[31]))) # (MD1L2 & (((PD1_sr[32])))) ) ) ) # ( PD1L77 & ( !PD1L78 & ( (!MD1L2 & (!PD1L39 & (PD1_sr[31]))) # (MD1L2 & (((PD1_sr[32])))) ) ) ) # ( !PD1L77 & ( !PD1L78 & ( (!MD1L2 & (!PD1L39 & (PD1_sr[31]))) # (MD1L2 & (((PD1_sr[32])))) ) ) );


--PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
PD1L80 = ( LD1_MonDReg[31] & ( (!MD1L2 & ((!A1L151) # ((BD1_break_readreg[31])))) # (MD1L2 & (((PD1_sr[33])))) ) ) # ( !LD1_MonDReg[31] & ( (!MD1L2 & (A1L151 & ((BD1_break_readreg[31])))) # (MD1L2 & (((PD1_sr[33])))) ) );


--DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

DD1_resetlatch = DFFEAS(DD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
PD1L81 = (!MD1L2 & (PD1L4 & ((DD1_resetlatch)))) # (MD1L2 & (((PD1_sr[34]))));


--SC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~23
SC1L453 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[22]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[24]));


--SC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24
SC1L452 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[21]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[23]));


--SC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25
SC1L451 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[20])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[22])));


--SC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~26
SC1L456 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[25])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[27])));


--SC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~27
SC1L454 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[23]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[25]));


--SC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28
SC1L458 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[27]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[29]));


--SC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~29
SC1L457 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[26]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[28]));


--SC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30
SC1L459 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[28]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[30]));


--SC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~31
SC1L455 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[24]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[26]));


--CB1L199 is nios_system:u0|nios_system_timer_0:timer_0|force_reload~0
CB1L199 = (!SC1_W_alu_result[4] & (SC1_W_alu_result[3] & CB1L297));


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L144, DB1L20, !A1L136);


--VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5
VB1L25 = (VB1_saved_grant[0] & SC1_d_writedata[22]);


--VB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34]
VB1_src_data[34] = ((VB1_saved_grant[0] & SC1_d_byteenable[2])) # (VB1_saved_grant[1]);


--PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
PD1L82 = ( BD1_break_readreg[21] & ( (!MD1L2 & (((LD1_MonDReg[21])) # (A1L151))) # (MD1L2 & (((PD1_sr[23])))) ) ) # ( !BD1_break_readreg[21] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[21]))) # (MD1L2 & (((PD1_sr[23])))) ) );


--ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

ND1_jdo[22] = DFFEAS(PD1_sr[22], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
PD1L83 = ( BD1_break_readreg[18] & ( (!MD1L2 & (((LD1_MonDReg[18])) # (A1L151))) # (MD1L2 & (((PD1_sr[20])))) ) ) # ( !BD1_break_readreg[18] & ( (!MD1L2 & (!A1L151 & ((LD1_MonDReg[18])))) # (MD1L2 & (((PD1_sr[20])))) ) );


--VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6
VB1L26 = (VB1_saved_grant[0] & SC1_d_writedata[23]);


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7
VB1L27 = (VB1_saved_grant[0] & SC1_d_writedata[24]);


--VB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35]
VB1_src_data[35] = ((VB1_saved_grant[0] & SC1_d_byteenable[3])) # (VB1_saved_grant[1]);


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8
VB1L28 = (VB1_saved_grant[0] & SC1_d_writedata[25]);


--VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9
VB1L29 = (VB1_saved_grant[0] & SC1_d_writedata[26]);


--ZD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

ND1_jdo[14] = DFFEAS(PD1_sr[14], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10
VB1L30 = (VB1_saved_grant[0] & SC1_d_writedata[11]);


--VB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33]
VB1_src_data[33] = ((VB1_saved_grant[0] & SC1_d_byteenable[1])) # (VB1_saved_grant[1]);


--ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

ND1_jdo[15] = DFFEAS(PD1_sr[15], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
LD1L92 = ( ND1_jdo[15] & ( (((LD1_jtag_ram_rd_d1 & XD1_q_a[12])) # (LD1L89)) # (ND1_take_action_ocimem_b) ) ) # ( !ND1_jdo[15] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1 & XD1_q_a[12])) # (LD1L89))) ) );


--VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11
VB1L31 = (VB1_saved_grant[0] & SC1_d_writedata[12]);


--VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12
VB1L32 = (VB1_saved_grant[0] & SC1_d_writedata[13]);


--VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13
VB1L33 = (VB1_saved_grant[0] & SC1_d_writedata[14]);


--LD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6
LD1L67 = ( LD1_jtag_rd_d1 & ( (((!ND1_enable_action_strobe) # (ND1_jdo[35])) # (ND1_ir[0])) # (ND1_ir[1]) ) ) # ( !LD1_jtag_rd_d1 & ( (!ND1_ir[1] & (!ND1_ir[0] & (ND1_enable_action_strobe & ND1_jdo[35]))) ) );


--VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14
VB1L34 = (VB1_saved_grant[0] & SC1_d_writedata[15]);


--VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15
VB1L35 = (VB1_saved_grant[0] & SC1_d_writedata[16]);


--VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16
VB1L36 = (SC1_d_writedata[4] & VB1_saved_grant[0]);


--ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

ND1_jdo[8] = DFFEAS(PD1_sr[8], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17
VB1L37 = (SC1_d_writedata[5] & VB1_saved_grant[0]);


--ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

ND1_jdo[11] = DFFEAS(PD1_sr[11], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7
LD1L59 = ( XD1_q_a[8] & ( ND1_jdo[11] & ( (((LD1_MonAReg[2] & !LD1_MonAReg[4])) # (LD1_jtag_ram_rd_d1)) # (ND1_take_action_ocimem_b) ) ) ) # ( !XD1_q_a[8] & ( ND1_jdo[11] & ( ((!LD1_jtag_ram_rd_d1 & (LD1_MonAReg[2] & !LD1_MonAReg[4]))) # (ND1_take_action_ocimem_b) ) ) ) # ( XD1_q_a[8] & ( !ND1_jdo[11] & ( (!ND1_take_action_ocimem_b & (((LD1_MonAReg[2] & !LD1_MonAReg[4])) # (LD1_jtag_ram_rd_d1))) ) ) ) # ( !XD1_q_a[8] & ( !ND1_jdo[11] & ( (!ND1_take_action_ocimem_b & (!LD1_jtag_ram_rd_d1 & (LD1_MonAReg[2] & !LD1_MonAReg[4]))) ) ) );


--VB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18
VB1L38 = (VB1_saved_grant[0] & SC1_d_writedata[8]);


--VC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

VC1_writedata[27] = DFFEAS(VB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
LD1L156 = (!LD1_jtag_ram_access & ((VC1_writedata[27]))) # (LD1_jtag_ram_access & (LD1_MonDReg[27]));


--VC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

VC1_writedata[28] = DFFEAS(VB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
LD1L157 = (!LD1_jtag_ram_access & ((VC1_writedata[28]))) # (LD1_jtag_ram_access & (LD1_MonDReg[28]));


--VC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

VC1_writedata[29] = DFFEAS(VB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
LD1L158 = (!LD1_jtag_ram_access & ((VC1_writedata[29]))) # (LD1_jtag_ram_access & (LD1_MonDReg[29]));


--VC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

VC1_writedata[30] = DFFEAS(VB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
LD1L159 = (!LD1_jtag_ram_access & ((VC1_writedata[30]))) # (LD1_jtag_ram_access & (LD1_MonDReg[30]));


--VC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

VC1_writedata[31] = DFFEAS(VB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
LD1L160 = (!LD1_jtag_ram_access & ((VC1_writedata[31]))) # (LD1_jtag_ram_access & (LD1_MonDReg[31]));


--ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

ND1_jdo[13] = DFFEAS(PD1_sr[13], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19
VB1L39 = (VB1_saved_grant[0] & SC1_d_writedata[10]);


--ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

ND1_jdo[12] = DFFEAS(PD1_sr[12], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20
VB1L40 = (VB1_saved_grant[0] & SC1_d_writedata[9]);


--VB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21
VB1L41 = (VB1_saved_grant[0] & SC1_d_writedata[20]);


--ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

ND1_jdo[9] = DFFEAS(PD1_sr[9], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22
VB1L42 = (SC1_d_writedata[6] & VB1_saved_grant[0]);


--VB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23
VB1L43 = (VB1_saved_grant[0] & SC1_d_writedata[21]);


--VB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24
VB1L44 = (VB1_saved_grant[0] & SC1_d_writedata[19]);


--VB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25
VB1L45 = (VB1_saved_grant[0] & SC1_d_writedata[18]);


--VB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26
VB1L46 = (VB1_saved_grant[0] & SC1_d_writedata[17]);


--ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

ND1_jdo[10] = DFFEAS(PD1_sr[10], CLOCK_50,  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27
VB1L47 = (SC1_d_writedata[7] & VB1_saved_grant[0]);


--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

DB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[4], !Z1_r_sync_rst, DB1L22);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
DB1L77 = AMPP_FUNCTION(!A1L138, !DB1_count[9], !A1L142, !DB1L71, !DB1_td_shift[7], !DB1_rdata[4]);


--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

DB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[5], !Z1_r_sync_rst, DB1L22);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
DB1L78 = AMPP_FUNCTION(!DB1_count[9], !A1L142, !DB1L71, !DB1_td_shift[8], !DB1_rdata[5]);


--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

DB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[6], !Z1_r_sync_rst, DB1L22);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
DB1L79 = AMPP_FUNCTION(!DB1_td_shift[9], !DB1_count[9], !DB1_rdata[6]);


--PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
PD1L84 = (!A1L151 & (LD1_MonDReg[6])) # (A1L151 & ((BD1_break_readreg[6])));


--PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
PD1L85 = ( PD1_sr[8] & ( PD1L84 & ( ((!MD1_virtual_state_cdr & ((PD1_sr[7]))) # (MD1_virtual_state_cdr & (!A1L150))) # (MD1L2) ) ) ) # ( !PD1_sr[8] & ( PD1L84 & ( (!MD1L2 & ((!MD1_virtual_state_cdr & ((PD1_sr[7]))) # (MD1_virtual_state_cdr & (!A1L150)))) ) ) ) # ( PD1_sr[8] & ( !PD1L84 & ( ((!MD1_virtual_state_cdr & PD1_sr[7])) # (MD1L2) ) ) ) # ( !PD1_sr[8] & ( !PD1L84 & ( (!MD1L2 & (!MD1_virtual_state_cdr & PD1_sr[7])) ) ) );


--DD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
DD1L12 = (!ND1_take_action_ocimem_a & (((DD1_resetlatch)) # (RD1_dreg[0]))) # (ND1_take_action_ocimem_a & (((!ND1_jdo[24] & DD1_resetlatch))));


--A1L143 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L143 = INPUT();


--DB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
DB1L20 = AMPP_FUNCTION(!A1L138, !A1L147, !A1L137, !DB1_jupdate, !A1L143);


--PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
PD1L86 = ( BD1_break_readreg[22] & ( (!MD1L2 & (((LD1_MonDReg[22])) # (A1L151))) # (MD1L2 & (((PD1_sr[24])))) ) ) # ( !BD1_break_readreg[22] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[22]))) # (MD1L2 & (((PD1_sr[24])))) ) );


--PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

PD1_sr[15] = DFFEAS(PD1L92, A1L170,  ,  ,  ,  ,  ,  ,  );


--VB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28
VB1L48 = (VB1_saved_grant[0] & SC1_d_writedata[27]);


--VB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29
VB1L49 = (VB1_saved_grant[0] & SC1_d_writedata[28]);


--VB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30
VB1L50 = (VB1_saved_grant[0] & SC1_d_writedata[29]);


--VB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31
VB1L51 = (VB1_saved_grant[0] & SC1_d_writedata[30]);


--VB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32
VB1L52 = (VB1_saved_grant[0] & SC1_d_writedata[31]);


--PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
PD1L87 = ( BD1_break_readreg[15] & ( (!MD1L2 & (((LD1_MonDReg[15])) # (A1L151))) # (MD1L2 & (((PD1_sr[17])))) ) ) # ( !BD1_break_readreg[15] & ( (!MD1L2 & (!A1L151 & ((LD1_MonDReg[15])))) # (MD1L2 & (((PD1_sr[17])))) ) );


--PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
PD1L88 = ( BD1_break_readreg[23] & ( (!MD1L2 & (((LD1_MonDReg[23])) # (A1L151))) # (MD1L2 & (((PD1_sr[25])))) ) ) # ( !BD1_break_readreg[23] & ( (!MD1L2 & (!A1L151 & ((LD1_MonDReg[23])))) # (MD1L2 & (((PD1_sr[25])))) ) );


--PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
PD1L89 = ( BD1_break_readreg[7] & ( (!MD1L2 & (((LD1_MonDReg[7])) # (A1L151))) # (MD1L2 & (((PD1_sr[9])))) ) ) # ( !BD1_break_readreg[7] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[7]))) # (MD1L2 & (((PD1_sr[9])))) ) );


--PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
PD1L90 = ( BD1_break_readreg[13] & ( (!MD1L2 & (((LD1_MonDReg[13])) # (A1L151))) # (MD1L2 & (((PD1_sr[15])))) ) ) # ( !BD1_break_readreg[13] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[13]))) # (MD1L2 & (((PD1_sr[15])))) ) );


--PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

PD1_DRsize.010 = DFFEAS(PD1L40, A1L170,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
PD1L91 = ( PD1_sr[15] & ( BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr) # ((!A1L150 & ((LD1_MonDReg[14]) # (A1L151)))) ) ) ) # ( !PD1_sr[15] & ( BD1_break_readreg[14] & ( (MD1_virtual_state_cdr & (!A1L150 & ((LD1_MonDReg[14]) # (A1L151)))) ) ) ) # ( PD1_sr[15] & ( !BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr) # ((!A1L150 & (!A1L151 & LD1_MonDReg[14]))) ) ) ) # ( !PD1_sr[15] & ( !BD1_break_readreg[14] & ( (MD1_virtual_state_cdr & (!A1L150 & (!A1L151 & LD1_MonDReg[14]))) ) ) );


--PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
PD1L92 = ( PD1L91 & ( (!MD1L2) # ((!PD1_DRsize.010 & ((PD1_sr[16]))) # (PD1_DRsize.010 & (A1L172))) ) ) # ( !PD1L91 & ( (MD1L2 & ((!PD1_DRsize.010 & ((PD1_sr[16]))) # (PD1_DRsize.010 & (A1L172)))) ) );


--PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
PD1L93 = ( BD1_break_readreg[10] & ( (!MD1L2 & (((LD1_MonDReg[10])) # (A1L151))) # (MD1L2 & (((PD1_sr[12])))) ) ) # ( !BD1_break_readreg[10] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[10]))) # (MD1L2 & (((PD1_sr[12])))) ) );


--PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
PD1L94 = ( BD1_break_readreg[12] & ( (!MD1L2 & (((LD1_MonDReg[12])) # (A1L151))) # (MD1L2 & (((PD1_sr[14])))) ) ) # ( !BD1_break_readreg[12] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[12]))) # (MD1L2 & (((PD1_sr[14])))) ) );


--PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
PD1L95 = ( BD1_break_readreg[11] & ( (!MD1L2 & (((LD1_MonDReg[11])) # (A1L151))) # (MD1L2 & (((PD1_sr[13])))) ) ) # ( !BD1_break_readreg[11] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[11]))) # (MD1L2 & (((PD1_sr[13])))) ) );


--PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
PD1L96 = ( BD1_break_readreg[8] & ( (!MD1L2 & (((LD1_MonDReg[8])) # (A1L151))) # (MD1L2 & (((PD1_sr[10])))) ) ) # ( !BD1_break_readreg[8] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[8]))) # (MD1L2 & (((PD1_sr[10])))) ) );


--PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
PD1L97 = ( BD1_break_readreg[9] & ( (!MD1L2 & (((LD1_MonDReg[9])) # (A1L151))) # (MD1L2 & (((PD1_sr[11])))) ) ) # ( !BD1_break_readreg[9] & ( (!MD1L2 & (!A1L151 & (LD1_MonDReg[9]))) # (MD1L2 & (((PD1_sr[11])))) ) );


--PD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55
PD1L40 = (A1L150 & A1L151);


--SC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~4
SC1L877 = ( YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[8] & ( (!YB2_read_latency_shift_reg[0] & (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[8])))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[8] & ( (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[8]))) ) ) ) # ( YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[8] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[8]))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[8] & ( (!TB2L1) # (!YB3_av_readdata_pre[8]) ) ) );


--SC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~5
SC1L878 = ( SC1L877 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[8])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte2_data[0])) ) ) # ( !SC1L877 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte2_data[0]) ) );


--SC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6
SC1L893 = ( YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[12] & ( (!YB2_read_latency_shift_reg[0] & (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[12])))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[12] & ( (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[12]))) ) ) ) # ( YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[12] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[12]))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[12] & ( (!TB2L1) # (!YB3_av_readdata_pre[12]) ) ) );


--SC1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~7
SC1L894 = ( SC1L893 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[12])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte2_data[4])) ) ) # ( !SC1L893 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte2_data[4]) ) );


--SC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~8
SC1L882 = ( YB1_av_readdata_pre[10] & ( YB9_av_readdata_pre[10] & ( (((TB2L1 & YB3_av_readdata_pre[10])) # (YB9_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[10] & ( YB9_av_readdata_pre[10] & ( ((TB2L1 & YB3_av_readdata_pre[10])) # (YB9_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[10] & ( !YB9_av_readdata_pre[10] & ( ((TB2L1 & YB3_av_readdata_pre[10])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[10] & ( !YB9_av_readdata_pre[10] & ( (TB2L1 & YB3_av_readdata_pre[10]) ) ) );


--SC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9
SC1L880 = ( YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[9] & ( (!YB2_read_latency_shift_reg[0] & (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[9])))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[9] & ( (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[9]))) ) ) ) # ( YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[9] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[9]))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[9] & ( (!TB2L1) # (!YB3_av_readdata_pre[9]) ) ) );


--SC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10
SC1L881 = ( SC1L880 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[9])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte2_data[1])) ) ) # ( !SC1L880 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte2_data[1]) ) );


--SC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~11
SC1L906 = ( YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[15] & ( (!YB2_read_latency_shift_reg[0] & (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[15])))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( YB9_av_readdata_pre[15] & ( (!YB9_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[15]))) ) ) ) # ( YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[15] & ( (!YB2_read_latency_shift_reg[0] & ((!TB2L1) # (!YB3_av_readdata_pre[15]))) ) ) ) # ( !YB2_av_readdata_pre[30] & ( !YB9_av_readdata_pre[15] & ( (!TB2L1) # (!YB3_av_readdata_pre[15]) ) ) );


--SC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12
SC1L907 = ( SC1L906 & ( (!SC1_av_ld_aligning_data & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[15])))) # (SC1_av_ld_aligning_data & (!SC1_av_ld_byte2_data[7])) ) ) # ( !SC1L906 & ( (SC1_av_ld_aligning_data & !SC1_av_ld_byte2_data[7]) ) );


--SC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~13
SC1L900 = ( YB1_av_readdata_pre[14] & ( YB9_av_readdata_pre[14] & ( (((TB2L1 & YB3_av_readdata_pre[14])) # (YB9_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[14] & ( YB9_av_readdata_pre[14] & ( ((TB2L1 & YB3_av_readdata_pre[14])) # (YB9_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[14] & ( !YB9_av_readdata_pre[14] & ( ((TB2L1 & YB3_av_readdata_pre[14])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[14] & ( !YB9_av_readdata_pre[14] & ( (TB2L1 & YB3_av_readdata_pre[14]) ) ) );


--SC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~14
SC1L895 = ( YB1_av_readdata_pre[13] & ( YB9_av_readdata_pre[13] & ( (((TB2L1 & YB3_av_readdata_pre[13])) # (YB9_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[13] & ( YB9_av_readdata_pre[13] & ( ((TB2L1 & YB3_av_readdata_pre[13])) # (YB9_read_latency_shift_reg[0]) ) ) ) # ( YB1_av_readdata_pre[13] & ( !YB9_av_readdata_pre[13] & ( ((TB2L1 & YB3_av_readdata_pre[13])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_av_readdata_pre[13] & ( !YB9_av_readdata_pre[13] & ( (TB2L1 & YB3_av_readdata_pre[13]) ) ) );


--PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
PD1L98 = ( RD2_dreg[0] & ( (!MD1_virtual_state_cdr & (PD1_sr[35])) # (MD1_virtual_state_cdr & ((!A1L150 & ((!A1L151))) # (A1L150 & (PD1_sr[35] & A1L151)))) ) ) # ( !RD2_dreg[0] & ( (PD1_sr[35] & ((!MD1_virtual_state_cdr) # ((A1L150 & A1L151)))) ) );


--SC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~1
SC1L932 = ( YB2_av_readdata_pre[30] & ( YB1_av_readdata_pre[19] & ( (((TB2L1 & YB3_av_readdata_pre[19])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB2_av_readdata_pre[30] & ( YB1_av_readdata_pre[19] & ( ((TB2L1 & YB3_av_readdata_pre[19])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( YB2_av_readdata_pre[30] & ( !YB1_av_readdata_pre[19] & ( ((TB2L1 & YB3_av_readdata_pre[19])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !YB2_av_readdata_pre[30] & ( !YB1_av_readdata_pre[19] & ( (TB2L1 & YB3_av_readdata_pre[19]) ) ) );


--SC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~2
SC1L953 = (!SC1_av_ld_aligning_data & (((TB2L1 & YB3_av_readdata_pre[23])))) # (SC1_av_ld_aligning_data & (SC1_av_ld_byte3_data[7]));


--SC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3
SC1L942 = ( YB2_av_readdata_pre[30] & ( YB1_av_readdata_pre[21] & ( (((TB2L1 & YB3_av_readdata_pre[21])) # (YB2_read_latency_shift_reg[0])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( !YB2_av_readdata_pre[30] & ( YB1_av_readdata_pre[21] & ( ((TB2L1 & YB3_av_readdata_pre[21])) # (YB1_read_latency_shift_reg[0]) ) ) ) # ( YB2_av_readdata_pre[30] & ( !YB1_av_readdata_pre[21] & ( ((TB2L1 & YB3_av_readdata_pre[21])) # (YB2_read_latency_shift_reg[0]) ) ) ) # ( !YB2_av_readdata_pre[30] & ( !YB1_av_readdata_pre[21] & ( (TB2L1 & YB3_av_readdata_pre[21]) ) ) );


--GC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~10
GC1L7 = ( !YB5_read_latency_shift_reg[0] & ( YB5_av_readdata_pre[0] & ( (!YB8_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[0])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[0] & ((!TB2L1) # (!YB3_av_readdata_pre[0])))) ) ) ) # ( YB5_read_latency_shift_reg[0] & ( !YB5_av_readdata_pre[0] & ( (!YB8_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[0])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[0] & ((!TB2L1) # (!YB3_av_readdata_pre[0])))) ) ) ) # ( !YB5_read_latency_shift_reg[0] & ( !YB5_av_readdata_pre[0] & ( (!YB8_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[0])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[0] & ((!TB2L1) # (!YB3_av_readdata_pre[0])))) ) ) );


--GC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~11
GC1L8 = ( !YB1_read_latency_shift_reg[0] & ( YB1_av_readdata_pre[0] & ( (!YB6_read_latency_shift_reg[0] & (((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[0])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[0] & ((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[0])))) ) ) ) # ( YB1_read_latency_shift_reg[0] & ( !YB1_av_readdata_pre[0] & ( (!YB6_read_latency_shift_reg[0] & (((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[0])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[0] & ((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[0])))) ) ) ) # ( !YB1_read_latency_shift_reg[0] & ( !YB1_av_readdata_pre[0] & ( (!YB6_read_latency_shift_reg[0] & (((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[0])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[0] & ((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[0])))) ) ) );


--GC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~12
GC1L11 = ( !YB5_read_latency_shift_reg[0] & ( YB5_av_readdata_pre[1] & ( (!YB8_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[1])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[1] & ((!TB2L1) # (!YB3_av_readdata_pre[1])))) ) ) ) # ( YB5_read_latency_shift_reg[0] & ( !YB5_av_readdata_pre[1] & ( (!YB8_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[1])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[1] & ((!TB2L1) # (!YB3_av_readdata_pre[1])))) ) ) ) # ( !YB5_read_latency_shift_reg[0] & ( !YB5_av_readdata_pre[1] & ( (!YB8_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[1])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[1] & ((!TB2L1) # (!YB3_av_readdata_pre[1])))) ) ) );


--GC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~13
GC1L12 = ( !YB1_read_latency_shift_reg[0] & ( YB1_av_readdata_pre[1] & ( (!YB6_read_latency_shift_reg[0] & (((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[1])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[1] & ((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[1])))) ) ) ) # ( YB1_read_latency_shift_reg[0] & ( !YB1_av_readdata_pre[1] & ( (!YB6_read_latency_shift_reg[0] & (((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[1])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[1] & ((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[1])))) ) ) ) # ( !YB1_read_latency_shift_reg[0] & ( !YB1_av_readdata_pre[1] & ( (!YB6_read_latency_shift_reg[0] & (((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[1])))) # (YB6_read_latency_shift_reg[0] & (!YB6_av_readdata_pre[1] & ((!YB7_read_latency_shift_reg[0]) # (!YB7_av_readdata_pre[1])))) ) ) );


--GC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~14
GC1L22 = ( !TB2L1 & ( YB3_av_readdata_pre[4] & ( (!YB8_read_latency_shift_reg[0] & (((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[4])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[4] & ((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[4])))) ) ) ) # ( TB2L1 & ( !YB3_av_readdata_pre[4] & ( (!YB8_read_latency_shift_reg[0] & (((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[4])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[4] & ((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[4])))) ) ) ) # ( !TB2L1 & ( !YB3_av_readdata_pre[4] & ( (!YB8_read_latency_shift_reg[0] & (((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[4])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[4] & ((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[4])))) ) ) );


--GC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~15
GC1L23 = ( !YB7_read_latency_shift_reg[0] & ( YB7_av_readdata_pre[4] & ( (!YB9_read_latency_shift_reg[0] & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[4])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[4] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[4])))) ) ) ) # ( YB7_read_latency_shift_reg[0] & ( !YB7_av_readdata_pre[4] & ( (!YB9_read_latency_shift_reg[0] & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[4])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[4] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[4])))) ) ) ) # ( !YB7_read_latency_shift_reg[0] & ( !YB7_av_readdata_pre[4] & ( (!YB9_read_latency_shift_reg[0] & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[4])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[4] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[4])))) ) ) );


--GC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~16
GC1L25 = ( !TB2L1 & ( YB3_av_readdata_pre[5] & ( (!YB8_read_latency_shift_reg[0] & (((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[5])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[5] & ((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[5])))) ) ) ) # ( TB2L1 & ( !YB3_av_readdata_pre[5] & ( (!YB8_read_latency_shift_reg[0] & (((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[5])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[5] & ((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[5])))) ) ) ) # ( !TB2L1 & ( !YB3_av_readdata_pre[5] & ( (!YB8_read_latency_shift_reg[0] & (((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[5])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[5] & ((!YB5_read_latency_shift_reg[0]) # (!YB5_av_readdata_pre[5])))) ) ) );


--GC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~17
GC1L26 = ( !YB7_read_latency_shift_reg[0] & ( YB7_av_readdata_pre[5] & ( (!YB9_read_latency_shift_reg[0] & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[5])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[5] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[5])))) ) ) ) # ( YB7_read_latency_shift_reg[0] & ( !YB7_av_readdata_pre[5] & ( (!YB9_read_latency_shift_reg[0] & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[5])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[5] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[5])))) ) ) ) # ( !YB7_read_latency_shift_reg[0] & ( !YB7_av_readdata_pre[5] & ( (!YB9_read_latency_shift_reg[0] & (((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[5])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[5] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[5])))) ) ) );


--GC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~18
GC1L28 = ( !YB5_read_latency_shift_reg[0] & ( YB5_av_readdata_pre[6] & ( (!YB9_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[6])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[6] & ((!TB2L1) # (!YB3_av_readdata_pre[6])))) ) ) ) # ( YB5_read_latency_shift_reg[0] & ( !YB5_av_readdata_pre[6] & ( (!YB9_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[6])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[6] & ((!TB2L1) # (!YB3_av_readdata_pre[6])))) ) ) ) # ( !YB5_read_latency_shift_reg[0] & ( !YB5_av_readdata_pre[6] & ( (!YB9_read_latency_shift_reg[0] & (((!TB2L1) # (!YB3_av_readdata_pre[6])))) # (YB9_read_latency_shift_reg[0] & (!YB9_av_readdata_pre[6] & ((!TB2L1) # (!YB3_av_readdata_pre[6])))) ) ) );


--GC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~19
GC1L29 = (!YB8_read_latency_shift_reg[0] & (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[6])))) # (YB8_read_latency_shift_reg[0] & (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[6])) # (YB8_av_readdata_pre[6])));


--SC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~15
SC1L887 = (!YB9_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[11]))) # (YB9_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[11])) # (YB9_av_readdata_pre[11])));


--SC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4
SC1L917 = (!YB1_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[16]))) # (YB1_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[16])) # (YB1_av_readdata_pre[16])));


--SC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~5
SC1L937 = (!YB1_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[20]))) # (YB1_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[20])) # (YB1_av_readdata_pre[20])));


--SC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6
SC1L927 = (!YB1_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[18]))) # (YB1_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[18])) # (YB1_av_readdata_pre[18])));


--SC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~7
SC1L922 = (!YB1_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[17]))) # (YB1_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[17])) # (YB1_av_readdata_pre[17])));


--SC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~8
SC1L947 = (!YB1_read_latency_shift_reg[0] & (TB2L1 & (YB3_av_readdata_pre[22]))) # (YB1_read_latency_shift_reg[0] & (((TB2L1 & YB3_av_readdata_pre[22])) # (YB1_av_readdata_pre[22])));


--SC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
SC1L213 = ( SC1_D_iw[16] & ( SC1_D_iw[15] & ( (SC1_D_iw[14] & (SC1_D_iw[13] & (!SC1_D_iw[12] & SC1_D_iw[11]))) ) ) ) # ( SC1_D_iw[16] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & ((!SC1_D_iw[12]) # ((!SC1_D_iw[14] & SC1_D_iw[11])))) ) ) );


--SC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
SC1L203 = ( !SC1_D_iw[0] & ( (SC1_D_iw[4] & (!SC1_D_iw[3] & (!SC1_D_iw[2] $ (SC1_D_iw[1])))) ) );


--SC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
SC1L204 = ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[13] & (!SC1_D_iw[15] $ (!SC1_D_iw[14]))) ) ) );


--SC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
SC1L240 = ( !SC1_D_iw[12] & ( (SC1_D_iw[14] & (SC1_D_iw[13] & (!SC1_D_iw[16] $ (!SC1_D_iw[15])))) ) );


--SC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
SC1L241 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[15] & (!SC1_D_iw[14] & SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[13] & ((!SC1_D_iw[14]) # (SC1_D_iw[15])))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[14] & SC1_D_iw[13])) ) ) );


--SC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
SC1L229 = ( SC1_D_iw[0] & ( (SC1_D_iw[1] & ((!SC1_D_iw[4]) # ((!SC1_D_iw[3] & SC1_D_iw[2])))) ) );


--SC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5
SC1L746 = ( SC1_D_iw[0] & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3])))) ) );


--SC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
SC1L214 = ( SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) ) ) ) # ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) # (SC1_D_iw[5] & (!SC1_D_iw[4] & ((!SC1_D_iw[2])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[3] & !SC1_D_iw[2]))) ) ) );


--SC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
SC1L215 = ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (!SC1_D_iw[2] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[5] & (!SC1_D_iw[2] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
SC1L216 = ( SC1_D_iw[1] & ( SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) ) ) ) # ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & ((!SC1_D_iw[2]) # (SC1_D_iw[3])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[2]))) ) ) ) # ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (SC1_D_iw[3] & !SC1_D_iw[2]))) ) ) );


--SC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
SC1L222 = ( SC1_D_iw[16] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & ((!SC1_D_iw[11] & ((!SC1_D_iw[12]))) # (SC1_D_iw[11] & (!SC1_D_iw[14])))) ) ) );


--SC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
SC1L223 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (((SC1_D_iw[13])))) # (SC1_D_iw[16] & ((!SC1_D_iw[15] & ((!SC1_D_iw[13]) # (SC1_D_iw[14]))) # (SC1_D_iw[15] & ((!SC1_D_iw[14]) # (SC1_D_iw[13]))))) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (SC1_D_iw[15] & ((!SC1_D_iw[14]) # (!SC1_D_iw[13])))) # (SC1_D_iw[16] & (!SC1_D_iw[15] & (!SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[13]))) # (SC1_D_iw[16] & (!SC1_D_iw[13] $ (((SC1_D_iw[15] & SC1_D_iw[14]))))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[15] $ (SC1_D_iw[13])))) # (SC1_D_iw[16] & (SC1_D_iw[15] & (SC1_D_iw[14]))) ) ) );


--SC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
SC1L224 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[13])) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16] & (SC1_D_iw[15] & SC1_D_iw[14])) # (SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[13])) ) ) );


--SC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
SC1L225 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[15] & (SC1_D_iw[14] & SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[16] & (SC1_D_iw[15] & !SC1_D_iw[14])) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[15] $ (SC1_D_iw[13])))) ) ) );


--SC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
SC1L226 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[16] & ((!SC1_D_iw[15] & (SC1_D_iw[14] & SC1_D_iw[13])) # (SC1_D_iw[15] & (!SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[15] & (!SC1_D_iw[14] & !SC1_D_iw[13]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (SC1_D_iw[16] & (SC1_D_iw[15] & SC1_D_iw[14])) ) ) );


--SC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
SC1L254 = ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (!SC1_D_iw[2] & (!SC1_D_iw[4] $ (!SC1_D_iw[3])))) ) ) );


--SC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
SC1L201 = ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[2] & ((!SC1_D_iw[4] & ((!SC1_D_iw[3]))) # (SC1_D_iw[4] & (!SC1_D_iw[5] & SC1_D_iw[3])))) ) ) ) # ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[2] & ((!SC1_D_iw[5] & (SC1_D_iw[4] & SC1_D_iw[3])) # (SC1_D_iw[5] & (!SC1_D_iw[4] & !SC1_D_iw[3])))) ) ) );


--SC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
SC1L205 = ( !SC1_D_iw[0] & ( (!SC1_D_iw[4] & (SC1_D_iw[3] & (!SC1_D_iw[2] $ (SC1_D_iw[1])))) ) );


--SC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
SC1L202 = ( !SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16] & ((SC1_D_iw[14]))) # (SC1_D_iw[16] & (!SC1_D_iw[15])))) ) ) );


--SC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
SC1L231 = ( SC1_D_iw[0] & ( SC1L230 ) ) # ( !SC1_D_iw[0] & ( SC1L230 ) ) # ( !SC1_D_iw[0] & ( !SC1L230 & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
SC1L232 = ( !SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[2] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
SC1L246 = ( SC1_D_iw[12] & ( SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16]) # ((SC1_D_iw[15] & SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[13] & ((!SC1_D_iw[14] & (!SC1_D_iw[16])) # (SC1_D_iw[14] & ((SC1_D_iw[15]))))) ) ) );


--SC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
SC1L247 = (SC1L246 & SC1L545);


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
AC1L11 = ( SB1L3 & ( SB1L4 & ( (!AC1L3 & (((SC1_d_write & DB1_rst1)) # (AC1_write_accepted))) ) ) ) # ( !SB1L3 & ( SB1L4 & ( (!AC1L3 & (((SC1_d_write & DB1_rst1)) # (AC1_write_accepted))) ) ) ) # ( SB1L3 & ( !SB1L4 & ( (AC1_write_accepted & !AC1L3) ) ) ) # ( !SB1L3 & ( !SB1L4 & ( (!AC1L3 & (((SC1_d_write & DB1_rst1)) # (AC1_write_accepted))) ) ) );


--Z1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
Z1L8 = !Z1_altera_reset_synchronizer_int_chain[3];


--DB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
DB1L54 = AMPP_FUNCTION(!T1_t_dav);


--KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
KC1L6 = !KC1L2;


--VB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0
VB1L2 = !VB1L55;


--KC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
KC2L6 = !KC2L2;


--VB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0
VB2L2 = !VB2L58;


--AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
AD1L5 = !VC1_writedata[0];


--AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1
AD1L9 = !VC1_writedata[2];


--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2
AD1L7 = !VC1_writedata[1];


--YB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
YB1L15 = !MB1_b_full;


--DB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
DB1L36 = AMPP_FUNCTION(!DB1_read);


--CB1L153 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[0]~0
CB1L153 = !CB1_internal_counter[0];


--CB1L269 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[0]~0
CB1L269 = !SC1_d_writedata[0];


--CB1L155 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[1]~1
CB1L155 = !CB1_internal_counter[1];


--CB1L271 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[1]~1
CB1L271 = !SC1_d_writedata[1];


--CB1L157 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[2]~2
CB1L157 = !CB1_internal_counter[2];


--CB1L273 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[2]~2
CB1L273 = !SC1_d_writedata[2];


--CB1L250 is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[2]~0
CB1L250 = !SC1_d_writedata[2];


--CB1L181 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[18]~3
CB1L181 = !CB1_internal_counter[18];


--CB1L159 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[3]~4
CB1L159 = !CB1_internal_counter[3];


--CB1L275 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[3]~3
CB1L275 = !SC1_d_writedata[3];


--CB1L252 is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[3]~1
CB1L252 = !SC1_d_writedata[3];


--CB1L183 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[19]~5
CB1L183 = !CB1_internal_counter[19];


--CB1L161 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[4]~6
CB1L161 = !CB1_internal_counter[4];


--CB1L277 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[4]~4
CB1L277 = !SC1_d_writedata[4];


--CB1L163 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[5]~7
CB1L163 = !CB1_internal_counter[5];


--CB1L279 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[5]~5
CB1L279 = !SC1_d_writedata[5];


--CB1L187 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[22]~8
CB1L187 = !CB1_internal_counter[22];


--CB1L256 is nios_system:u0|nios_system_timer_0:timer_0|period_h_register[6]~2
CB1L256 = !SC1_d_writedata[6];


--CB1L167 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[8]~9
CB1L167 = !CB1_internal_counter[8];


--CB1L283 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[8]~6
CB1L283 = !SC1_d_writedata[8];


--CB1L292 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[14]~7
CB1L292 = !SC1_d_writedata[14];


--CB1L288 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[11]~8
CB1L288 = !SC1_d_writedata[11];


--CB1L285 is nios_system:u0|nios_system_timer_0:timer_0|period_l_register[9]~9
CB1L285 = !SC1_d_writedata[9];


--CB1L176 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[14]~10
CB1L176 = !CB1_internal_counter[14];


--CB1L172 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[11]~11
CB1L172 = !CB1_internal_counter[11];


--CB1L169 is nios_system:u0|nios_system_timer_0:timer_0|counter_snapshot[9]~12
CB1L169 = !CB1_internal_counter[9];


--DB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
DB1L99 = AMPP_FUNCTION(!DB1_write);


--ZD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
ZD2L4 = GND;


--A1L205 is ~GND
A1L205 = GND;


--DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
DB1L16 = AMPP_FUNCTION(!DB1_count[9]);


--SC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
SC1L391 = !SC1_E_shift_rot_cnt[0];


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
LD1L3 = !LD1L2;


