# extended-pipeline-RISC-V
Extend the “normal” 5-stages pipeline RISC-V cpu to a larger pipeline that can include multiple stages of Execute and Mem arranged in different combinations.
