<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v</a>
defines: 
time_elapsed: 0.223s
ram usage: 13608 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v</a>
module bsg_fifo_1r1w_small_hardened (
	clk_i,
	reset_i,
	v_i,
	ready_o,
	data_i,
	v_o,
	data_o,
	yumi_i
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter ready_THEN_valid_p = 0;
	input clk_i;
	input reset_i;
	input v_i;
	output ready_o;
	input [width_p - 1:0] data_i;
	output v_o;
	output [width_p - 1:0] data_o;
	input yumi_i;
	wire deque = yumi_i;
	wire v_o_tmp;
	assign v_o = v_o_tmp;
	wire enque;
	wire ready_lo;
	generate
		if (ready_THEN_valid_p) begin : rtv
			assign enque = v_i;
		end
		else begin : rav
			assign enque = v_i &amp; ready_lo;
		end
	endgenerate
	localparam ptr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	wire [ptr_width_lp - 1:0] rptr_r;
	wire [ptr_width_lp - 1:0] wptr_r;
	wire full;
	wire empty;
	wire [ptr_width_lp - 1:0] rptr_n;
	wire [width_p - 1:0] data_o_mem;
	wire [width_p - 1:0] data_o_reg;
	wire read_write_same_addr_n;
	reg write_bypass_r;
	wire write_bypass_n;
	bsg_fifo_tracker #(.els_p(els_p)) fts(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.enq_i(enque),
		.deq_i(deque),
		.wptr_r_o(wptr_r),
		.rptr_r_o(rptr_r),
		.rptr_n_o(rptr_n),
		.full_o(full),
		.empty_o(empty)
	);
	bsg_mem_1r1w_sync #(
		.width_p(width_p),
		.els_p(els_p),
		.read_write_same_addr_p(0),
		.disable_collision_warning_p(0),
		.harden_p(1)
	) mem_1r1w_sync(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.w_v_i(enque),
		.w_addr_i(wptr_r),
		.w_data_i(data_i),
		.r_v_i(~read_write_same_addr_n),
		.r_addr_i(rptr_n),
		.r_data_o(data_o_mem)
	);
	bsg_dff_en #(.width_p(width_p)) bypass_reg(
		.clk_i(clk_i),
		.data_i(data_i),
		.en_i(write_bypass_n),
		.data_o(data_o_reg)
	);
	assign data_o = (write_bypass_r ? data_o_reg : data_o_mem);
	assign read_write_same_addr_n = wptr_r == rptr_n;
	assign write_bypass_n = enque &amp; read_write_same_addr_n;
	always @(posedge clk_i) write_bypass_r &lt;= write_bypass_n;
	assign ready_lo = ~full;
	assign ready_o = ready_lo;
	assign v_o_tmp = ~empty;
	always @(negedge clk_i) begin
		if (((ready_THEN_valid_p &amp; full) &amp; v_i) &amp; ~reset_i)
			$display(&#34;%m error: enque full fifo at time %t&#34;, $time);
		if ((empty &amp; yumi_i) &amp; ~reset_i)
			$display(&#34;%m error: deque empty fifo at time %t&#34;, $time);
	end
endmodule

</pre>
</body>