

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa_4'
================================================================
* Date:           Sat Apr 25 13:04:11 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.981 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         5|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2824|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    8838|   2697|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    309|    -|
|Register         |        0|      -|    2480|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|   11318|   5862|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|      10|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |BlackBoxJam_mux_9hbi_U44  |BlackBoxJam_mux_9hbi  |        0|      0|  8838|  2697|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  8838|  2697|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |accu_0_0_V_fu_2730_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_10_V_fu_2980_p2            |     +    |      0|  0|  16|          24|          24|
    |accu_0_11_V_fu_3005_p2            |     +    |      0|  0|  16|          24|          24|
    |accu_0_12_V_fu_3030_p2            |     +    |      0|  0|  16|          24|          24|
    |accu_0_13_V_fu_3055_p2            |     +    |      0|  0|  16|          24|          24|
    |accu_0_14_V_fu_3080_p2            |     +    |      0|  0|  16|          24|          24|
    |accu_0_15_V_fu_3105_p2            |     +    |      0|  0|  16|          24|          24|
    |accu_0_1_V_fu_2755_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_2_V_fu_2780_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_3_V_fu_2805_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_4_V_fu_2830_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_5_V_fu_2855_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_6_V_fu_2880_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_7_V_fu_2905_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_8_V_fu_2930_p2             |     +    |      0|  0|  16|          24|          24|
    |accu_0_9_V_fu_2955_p2             |     +    |      0|  0|  16|          24|          24|
    |add_ln122_fu_752_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln703_10_fu_1750_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_12_fu_2822_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_13_fu_1828_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_15_fu_2847_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_16_fu_1906_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_18_fu_2872_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_19_fu_1984_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_1_fu_1516_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln703_21_fu_2897_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_22_fu_2062_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_24_fu_2922_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_25_fu_2140_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_27_fu_2947_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_28_fu_2218_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_30_fu_2972_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_31_fu_2296_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_33_fu_2997_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_34_fu_2374_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_36_fu_3022_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_37_fu_2452_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_39_fu_3047_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_3_fu_2747_p2            |     +    |      0|  0|  16|          24|          24|
    |add_ln703_40_fu_2530_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_42_fu_3072_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_43_fu_2608_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_45_fu_3097_p2           |     +    |      0|  0|  16|          24|          24|
    |add_ln703_46_fu_2686_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln703_4_fu_1594_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln703_6_fu_2772_p2            |     +    |      0|  0|  16|          24|          24|
    |add_ln703_7_fu_1672_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln703_9_fu_2797_p2            |     +    |      0|  0|  16|          24|          24|
    |add_ln703_fu_2722_p2              |     +    |      0|  0|  16|          24|          24|
    |i_fu_763_p2                       |     +    |      0|  0|  39|          32|           1|
    |nf_fu_830_p2                      |     +    |      0|  0|  39|          32|           1|
    |sf_fu_810_p2                      |     +    |      0|  0|  39|           1|          32|
    |tile_fu_1189_p2                   |     +    |      0|  0|  39|           1|          32|
    |sub_ln1253_1_fu_1442_p2           |     -    |      0|  0|  15|           1|           9|
    |sub_ln1253_2_fu_1490_p2           |     -    |      0|  0|  15|           1|           9|
    |sub_ln1253_fu_1406_p2             |     -    |      0|  0|  15|           1|           9|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_602                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_read_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln122_fu_758_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln125_fu_772_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln137_fu_804_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1495_10_fu_3231_p2         |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_11_fu_3235_p2         |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_12_fu_3239_p2         |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_13_fu_3243_p2         |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_14_fu_3247_p2         |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_15_fu_3251_p2         |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_1_fu_3195_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_2_fu_3199_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_3_fu_3203_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_4_fu_3207_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_5_fu_3211_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_6_fu_3215_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_7_fu_3219_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_8_fu_3223_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_9_fu_3227_p2          |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln1495_fu_3191_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln159_fu_816_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln173_fu_1200_p2             |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln321_1_fu_891_p2            |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln321_2_fu_896_p2            |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln321_3_fu_901_p2            |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln321_4_fu_906_p2            |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln321_5_fu_911_p2            |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln321_6_fu_789_p2            |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln321_7_fu_795_p2            |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln321_fu_886_p2              |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln321_1_fu_920_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln321_2_fu_926_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln321_3_fu_932_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln321_4_fu_938_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln321_5_fu_944_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln321_6_fu_950_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln321_fu_916_p2                |    or    |      0|  0|   2|           1|           1|
    |inputBuf_8_V_11_fu_988_p3         |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_12_fu_1012_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_13_fu_1036_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_14_fu_1052_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_15_fu_1076_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_16_fu_1092_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_17_fu_1100_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_18_fu_1107_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_19_fu_1114_p3        |  select  |      0|  0|  24|           1|          24|
    |inputBuf_8_V_fu_956_p3            |  select  |      0|  0|  24|           1|          24|
    |select_ln137_19_fu_1285_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_20_fu_1292_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_21_fu_1299_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_22_fu_1306_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_23_fu_1313_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_24_fu_1320_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_25_fu_1327_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_26_fu_1334_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_27_fu_1341_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_28_fu_1348_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_29_fu_1355_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_30_fu_1362_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_31_fu_1369_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_32_fu_1376_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_33_fu_1383_p3        |  select  |      0|  0|  24|           1|           1|
    |select_ln137_fu_1278_p3           |  select  |      0|  0|  24|           1|           1|
    |select_ln173_3_fu_1212_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln173_fu_1205_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln321_10_fu_1044_p3        |  select  |      0|  0|  24|           1|          24|
    |select_ln321_12_fu_1060_p3        |  select  |      0|  0|  24|           1|          24|
    |select_ln321_13_fu_1068_p3        |  select  |      0|  0|  24|           1|          24|
    |select_ln321_15_fu_1084_p3        |  select  |      0|  0|  24|           1|          24|
    |select_ln321_1_fu_972_p3          |  select  |      0|  0|  24|           1|          24|
    |select_ln321_2_fu_980_p3          |  select  |      0|  0|  24|           1|          24|
    |select_ln321_4_fu_996_p3          |  select  |      0|  0|  24|           1|          24|
    |select_ln321_5_fu_1004_p3         |  select  |      0|  0|  24|           1|          24|
    |select_ln321_7_fu_1020_p3         |  select  |      0|  0|  24|           1|          24|
    |select_ln321_8_fu_1028_p3         |  select  |      0|  0|  24|           1|          24|
    |select_ln321_fu_964_p3            |  select  |      0|  0|  24|           1|          24|
    |select_ln89_10_fu_1702_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_11_fu_1730_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_12_fu_1764_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_13_fu_1780_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_14_fu_1808_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_15_fu_1842_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_16_fu_1858_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_17_fu_1886_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_18_fu_1920_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_19_fu_1936_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_1_fu_1448_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_20_fu_1964_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_21_fu_1998_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_22_fu_2014_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_23_fu_2042_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_24_fu_2076_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_25_fu_2092_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_26_fu_2120_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_27_fu_2154_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_28_fu_2170_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_29_fu_2198_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_2_fu_1496_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_30_fu_2232_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_31_fu_2248_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_32_fu_2276_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_33_fu_2310_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_34_fu_2326_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_35_fu_2354_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_36_fu_2388_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_37_fu_2404_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_38_fu_2432_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_39_fu_2466_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_3_fu_1530_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_40_fu_2482_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_41_fu_2510_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_42_fu_2544_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_43_fu_2560_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_44_fu_2588_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_45_fu_2622_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_46_fu_2638_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_47_fu_2666_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln89_4_fu_1546_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_5_fu_1574_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_6_fu_1608_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_7_fu_1624_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_8_fu_1652_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_9_fu_1686_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln89_fu_1412_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2824|        1724|        2482|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  27|          5|    1|          5|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_act_m_val_V_reg_718  |  15|          3|   24|         72|
    |ap_sig_allocacmp_accu_V_0_0_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_10_0_i_i_lo     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_11_0_i_i_lo     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_12_0_i_i_lo     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_13_0_i_i_lo     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_14_0_i_i_lo     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_15_0_i_i_lo     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_1_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_2_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_3_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_4_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_5_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_6_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_7_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_8_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_accu_V_0_9_0_i_i_loa     |   9|          2|   24|         48|
    |ap_sig_allocacmp_nf_assign_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_nf_assign_load_5         |   9|          2|   32|         64|
    |i_0_i_i_reg_707                           |   9|          2|   32|         64|
    |in_V_V_blk_n                              |   9|          2|    1|          2|
    |mul_ln120_loc_blk_n                       |   9|          2|    1|          2|
    |nf_assign_fu_232                          |   9|          2|   32|         64|
    |out_V_V_blk_n                             |   9|          2|    1|          2|
    |real_start                                |   9|          2|    1|          2|
    |sf_5_fu_228                               |   9|          2|   32|         64|
    |tile_assign_fu_224                        |  15|          3|   32|         96|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 309|         67|  608|       1275|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |accu_0_0_V_reg_3963                       |  24|   0|   24|          0|
    |accu_0_10_V_reg_4013                      |  24|   0|   24|          0|
    |accu_0_11_V_reg_4018                      |  24|   0|   24|          0|
    |accu_0_12_V_reg_4023                      |  24|   0|   24|          0|
    |accu_0_13_V_reg_4028                      |  24|   0|   24|          0|
    |accu_0_14_V_reg_4033                      |  24|   0|   24|          0|
    |accu_0_15_V_reg_4038                      |  24|   0|   24|          0|
    |accu_0_1_V_reg_3968                       |  24|   0|   24|          0|
    |accu_0_2_V_reg_3973                       |  24|   0|   24|          0|
    |accu_0_3_V_reg_3978                       |  24|   0|   24|          0|
    |accu_0_4_V_reg_3983                       |  24|   0|   24|          0|
    |accu_0_5_V_reg_3988                       |  24|   0|   24|          0|
    |accu_0_6_V_reg_3993                       |  24|   0|   24|          0|
    |accu_0_7_V_reg_3998                       |  24|   0|   24|          0|
    |accu_0_8_V_reg_4003                       |  24|   0|   24|          0|
    |accu_0_9_V_reg_4008                       |  24|   0|   24|          0|
    |accu_V_0_0_0_i_i_fu_160                   |  24|   0|   24|          0|
    |accu_V_0_10_0_i_i_fu_200                  |  24|   0|   24|          0|
    |accu_V_0_11_0_i_i_fu_204                  |  24|   0|   24|          0|
    |accu_V_0_12_0_i_i_fu_208                  |  24|   0|   24|          0|
    |accu_V_0_13_0_i_i_fu_212                  |  24|   0|   24|          0|
    |accu_V_0_14_0_i_i_fu_216                  |  24|   0|   24|          0|
    |accu_V_0_15_0_i_i_fu_220                  |  24|   0|   24|          0|
    |accu_V_0_1_0_i_i_fu_164                   |  24|   0|   24|          0|
    |accu_V_0_2_0_i_i_fu_168                   |  24|   0|   24|          0|
    |accu_V_0_3_0_i_i_fu_172                   |  24|   0|   24|          0|
    |accu_V_0_4_0_i_i_fu_176                   |  24|   0|   24|          0|
    |accu_V_0_5_0_i_i_fu_180                   |  24|   0|   24|          0|
    |accu_V_0_6_0_i_i_fu_184                   |  24|   0|   24|          0|
    |accu_V_0_7_0_i_i_fu_188                   |  24|   0|   24|          0|
    |accu_V_0_8_0_i_i_fu_192                   |  24|   0|   24|          0|
    |accu_V_0_9_0_i_i_fu_196                   |  24|   0|   24|          0|
    |add_ln122_reg_3472                        |  30|   0|   32|          2|
    |add_ln703_10_reg_3758                     |  10|   0|   11|          1|
    |add_ln703_13_reg_3768                     |  10|   0|   11|          1|
    |add_ln703_16_reg_3778                     |  10|   0|   11|          1|
    |add_ln703_19_reg_3788                     |  10|   0|   11|          1|
    |add_ln703_1_reg_3728                      |  10|   0|   11|          1|
    |add_ln703_22_reg_3798                     |  10|   0|   11|          1|
    |add_ln703_25_reg_3808                     |  10|   0|   11|          1|
    |add_ln703_28_reg_3818                     |  10|   0|   11|          1|
    |add_ln703_31_reg_3828                     |  10|   0|   11|          1|
    |add_ln703_34_reg_3838                     |  10|   0|   11|          1|
    |add_ln703_37_reg_3848                     |  10|   0|   11|          1|
    |add_ln703_40_reg_3858                     |  10|   0|   11|          1|
    |add_ln703_43_reg_3868                     |  10|   0|   11|          1|
    |add_ln703_46_reg_3878                     |  10|   0|   11|          1|
    |add_ln703_4_reg_3738                      |  10|   0|   11|          1|
    |add_ln703_7_reg_3748                      |  10|   0|   11|          1|
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_act_m_val_V_reg_718  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_act_m_val_V_reg_718  |  24|   0|   24|          0|
    |i_0_i_i_reg_707                           |  32|   0|   32|          0|
    |icmp_ln122_reg_3477                       |   1|   0|    1|          0|
    |icmp_ln125_reg_3486                       |   1|   0|    1|          0|
    |icmp_ln137_reg_3518                       |   1|   0|    1|          0|
    |icmp_ln137_reg_3518_pp0_iter1_reg         |   1|   0|    1|          0|
    |icmp_ln159_reg_3538                       |   1|   0|    1|          0|
    |icmp_ln321_6_reg_3505                     |   1|   0|    1|          0|
    |icmp_ln321_7_reg_3511                     |   1|   0|    1|          0|
    |inputBuf_8_V_1_fu_236                     |  24|   0|   24|          0|
    |inputBuf_8_V_2_fu_240                     |  24|   0|   24|          0|
    |inputBuf_8_V_3_fu_260                     |  24|   0|   24|          0|
    |inputBuf_8_V_4_fu_244                     |  24|   0|   24|          0|
    |inputBuf_8_V_5_fu_256                     |  24|   0|   24|          0|
    |inputBuf_8_V_6_fu_248                     |  24|   0|   24|          0|
    |inputBuf_8_V_7_fu_252                     |  24|   0|   24|          0|
    |inputBuf_8_V_8_fu_264                     |  24|   0|   24|          0|
    |inputBuf_8_V_9_fu_268                     |  24|   0|   24|          0|
    |mul_ln120_loc_read_reg_3466               |  32|   0|   32|          0|
    |nf_assign_fu_232                          |  32|   0|   32|          0|
    |nf_assign_load_reg_3542                   |  32|   0|   32|          0|
    |nf_assign_load_reg_3542_pp0_iter1_reg     |  32|   0|   32|          0|
    |nf_reg_3547                               |  32|   0|   32|          0|
    |select_ln137_19_reg_3648                  |  24|   0|   24|          0|
    |select_ln137_20_reg_3653                  |  24|   0|   24|          0|
    |select_ln137_21_reg_3658                  |  24|   0|   24|          0|
    |select_ln137_22_reg_3663                  |  24|   0|   24|          0|
    |select_ln137_23_reg_3668                  |  24|   0|   24|          0|
    |select_ln137_24_reg_3673                  |  24|   0|   24|          0|
    |select_ln137_25_reg_3678                  |  24|   0|   24|          0|
    |select_ln137_26_reg_3683                  |  24|   0|   24|          0|
    |select_ln137_27_reg_3688                  |  24|   0|   24|          0|
    |select_ln137_28_reg_3693                  |  24|   0|   24|          0|
    |select_ln137_29_reg_3698                  |  24|   0|   24|          0|
    |select_ln137_30_reg_3703                  |  24|   0|   24|          0|
    |select_ln137_31_reg_3708                  |  24|   0|   24|          0|
    |select_ln137_32_reg_3713                  |  24|   0|   24|          0|
    |select_ln137_33_reg_3718                  |  24|   0|   24|          0|
    |select_ln137_reg_3643                     |  24|   0|   24|          0|
    |select_ln89_12_reg_3763                   |   9|   0|    9|          0|
    |select_ln89_15_reg_3773                   |   9|   0|    9|          0|
    |select_ln89_18_reg_3783                   |   9|   0|    9|          0|
    |select_ln89_21_reg_3793                   |   9|   0|    9|          0|
    |select_ln89_24_reg_3803                   |   9|   0|    9|          0|
    |select_ln89_27_reg_3813                   |   9|   0|    9|          0|
    |select_ln89_30_reg_3823                   |   9|   0|    9|          0|
    |select_ln89_33_reg_3833                   |   9|   0|    9|          0|
    |select_ln89_36_reg_3843                   |   9|   0|    9|          0|
    |select_ln89_39_reg_3853                   |   9|   0|    9|          0|
    |select_ln89_3_reg_3733                    |   9|   0|    9|          0|
    |select_ln89_42_reg_3863                   |   9|   0|    9|          0|
    |select_ln89_45_reg_3873                   |   9|   0|    9|          0|
    |select_ln89_6_reg_3743                    |   9|   0|    9|          0|
    |select_ln89_9_reg_3753                    |   9|   0|    9|          0|
    |select_ln89_reg_3723                      |   9|   0|    9|          0|
    |sf_5_fu_228                               |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |threshs0_m_threshold_17_reg_4043          |  24|   0|   24|          0|
    |threshs0_m_threshold_19_reg_4048          |  24|   0|   24|          0|
    |threshs0_m_threshold_21_reg_4053          |  24|   0|   24|          0|
    |threshs0_m_threshold_23_reg_4058          |  24|   0|   24|          0|
    |threshs0_m_threshold_25_reg_4063          |  24|   0|   24|          0|
    |threshs0_m_threshold_27_reg_4068          |  24|   0|   24|          0|
    |threshs0_m_threshold_29_reg_4073          |  24|   0|   24|          0|
    |threshs0_m_threshold_31_reg_4078          |  24|   0|   24|          0|
    |threshs0_m_threshold_33_reg_4083          |  24|   0|   24|          0|
    |threshs0_m_threshold_35_reg_4088          |  24|   0|   24|          0|
    |threshs0_m_threshold_37_reg_4093          |  24|   0|   24|          0|
    |threshs0_m_threshold_39_reg_4098          |  24|   0|   24|          0|
    |threshs0_m_threshold_41_reg_4103          |  24|   0|   24|          0|
    |threshs0_m_threshold_43_reg_4108          |  24|   0|   24|          0|
    |threshs0_m_threshold_45_reg_4113          |  24|   0|   24|          0|
    |threshs0_m_threshold_47_reg_4118          |  24|   0|   24|          0|
    |tile_assign_fu_224                        |  32|   0|   32|          0|
    |trunc_ln321_5_reg_3490                    |   4|   0|    4|          0|
    |trunc_ln321_reg_3495                      |   4|   0|    4|          0|
    |icmp_ln159_reg_3538                       |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2480|  32| 2435|         18|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|start_out                         | out |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|start_write                       | out |    1| ap_ctrl_hs |  Matrix_Vector_Activa.4 | return value |
|in_V_V_dout                       |  in |   24|   ap_fifo  |          in_V_V         |    pointer   |
|in_V_V_empty_n                    |  in |    1|   ap_fifo  |          in_V_V         |    pointer   |
|in_V_V_read                       | out |    1|   ap_fifo  |          in_V_V         |    pointer   |
|out_V_V_din                       | out |   16|   ap_fifo  |         out_V_V         |    pointer   |
|out_V_V_full_n                    |  in |    1|   ap_fifo  |         out_V_V         |    pointer   |
|out_V_V_write                     | out |    1|   ap_fifo  |         out_V_V         |    pointer   |
|mul_ln120_loc_dout                |  in |   32|   ap_fifo  |      mul_ln120_loc      |    pointer   |
|mul_ln120_loc_empty_n             |  in |    1|   ap_fifo  |      mul_ln120_loc      |    pointer   |
|mul_ln120_loc_read                | out |    1|   ap_fifo  |      mul_ln120_loc      |    pointer   |
|weights0_m_weights_V_address0     | out |    6|  ap_memory |   weights0_m_weights_V  |     array    |
|weights0_m_weights_V_ce0          | out |    1|  ap_memory |   weights0_m_weights_V  |     array    |
|weights0_m_weights_V_q0           |  in |    3|  ap_memory |   weights0_m_weights_V  |     array    |
|weights0_m_weights_V_1_address0   | out |    6|  ap_memory |  weights0_m_weights_V_1 |     array    |
|weights0_m_weights_V_1_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_1 |     array    |
|weights0_m_weights_V_1_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_1 |     array    |
|weights0_m_weights_V_2_address0   | out |    6|  ap_memory |  weights0_m_weights_V_2 |     array    |
|weights0_m_weights_V_2_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_2 |     array    |
|weights0_m_weights_V_2_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_2 |     array    |
|weights0_m_weights_V_3_address0   | out |    6|  ap_memory |  weights0_m_weights_V_3 |     array    |
|weights0_m_weights_V_3_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_3 |     array    |
|weights0_m_weights_V_3_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_3 |     array    |
|weights0_m_weights_V_4_address0   | out |    6|  ap_memory |  weights0_m_weights_V_4 |     array    |
|weights0_m_weights_V_4_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_4 |     array    |
|weights0_m_weights_V_4_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_4 |     array    |
|weights0_m_weights_V_5_address0   | out |    6|  ap_memory |  weights0_m_weights_V_5 |     array    |
|weights0_m_weights_V_5_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_5 |     array    |
|weights0_m_weights_V_5_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_5 |     array    |
|weights0_m_weights_V_6_address0   | out |    6|  ap_memory |  weights0_m_weights_V_6 |     array    |
|weights0_m_weights_V_6_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_6 |     array    |
|weights0_m_weights_V_6_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_6 |     array    |
|weights0_m_weights_V_7_address0   | out |    6|  ap_memory |  weights0_m_weights_V_7 |     array    |
|weights0_m_weights_V_7_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_7 |     array    |
|weights0_m_weights_V_7_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_7 |     array    |
|weights0_m_weights_V_8_address0   | out |    6|  ap_memory |  weights0_m_weights_V_8 |     array    |
|weights0_m_weights_V_8_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_8 |     array    |
|weights0_m_weights_V_8_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_8 |     array    |
|weights0_m_weights_V_9_address0   | out |    6|  ap_memory |  weights0_m_weights_V_9 |     array    |
|weights0_m_weights_V_9_ce0        | out |    1|  ap_memory |  weights0_m_weights_V_9 |     array    |
|weights0_m_weights_V_9_q0         |  in |    3|  ap_memory |  weights0_m_weights_V_9 |     array    |
|weights0_m_weights_V_10_address0  | out |    6|  ap_memory | weights0_m_weights_V_10 |     array    |
|weights0_m_weights_V_10_ce0       | out |    1|  ap_memory | weights0_m_weights_V_10 |     array    |
|weights0_m_weights_V_10_q0        |  in |    3|  ap_memory | weights0_m_weights_V_10 |     array    |
|weights0_m_weights_V_11_address0  | out |    6|  ap_memory | weights0_m_weights_V_11 |     array    |
|weights0_m_weights_V_11_ce0       | out |    1|  ap_memory | weights0_m_weights_V_11 |     array    |
|weights0_m_weights_V_11_q0        |  in |    3|  ap_memory | weights0_m_weights_V_11 |     array    |
|weights0_m_weights_V_12_address0  | out |    6|  ap_memory | weights0_m_weights_V_12 |     array    |
|weights0_m_weights_V_12_ce0       | out |    1|  ap_memory | weights0_m_weights_V_12 |     array    |
|weights0_m_weights_V_12_q0        |  in |    3|  ap_memory | weights0_m_weights_V_12 |     array    |
|weights0_m_weights_V_13_address0  | out |    6|  ap_memory | weights0_m_weights_V_13 |     array    |
|weights0_m_weights_V_13_ce0       | out |    1|  ap_memory | weights0_m_weights_V_13 |     array    |
|weights0_m_weights_V_13_q0        |  in |    3|  ap_memory | weights0_m_weights_V_13 |     array    |
|weights0_m_weights_V_14_address0  | out |    6|  ap_memory | weights0_m_weights_V_14 |     array    |
|weights0_m_weights_V_14_ce0       | out |    1|  ap_memory | weights0_m_weights_V_14 |     array    |
|weights0_m_weights_V_14_q0        |  in |    3|  ap_memory | weights0_m_weights_V_14 |     array    |
|weights0_m_weights_V_15_address0  | out |    6|  ap_memory | weights0_m_weights_V_15 |     array    |
|weights0_m_weights_V_15_ce0       | out |    1|  ap_memory | weights0_m_weights_V_15 |     array    |
|weights0_m_weights_V_15_q0        |  in |    3|  ap_memory | weights0_m_weights_V_15 |     array    |
|threshs0_m_threshold_15_address0  | out |    2|  ap_memory | threshs0_m_threshold_15 |     array    |
|threshs0_m_threshold_15_ce0       | out |    1|  ap_memory | threshs0_m_threshold_15 |     array    |
|threshs0_m_threshold_15_q0        |  in |   24|  ap_memory | threshs0_m_threshold_15 |     array    |
|threshs0_m_threshold_14_address0  | out |    2|  ap_memory | threshs0_m_threshold_14 |     array    |
|threshs0_m_threshold_14_ce0       | out |    1|  ap_memory | threshs0_m_threshold_14 |     array    |
|threshs0_m_threshold_14_q0        |  in |   24|  ap_memory | threshs0_m_threshold_14 |     array    |
|threshs0_m_threshold_7_address0   | out |    2|  ap_memory |  threshs0_m_threshold_7 |     array    |
|threshs0_m_threshold_7_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_7 |     array    |
|threshs0_m_threshold_7_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_7 |     array    |
|threshs0_m_threshold_6_address0   | out |    2|  ap_memory |  threshs0_m_threshold_6 |     array    |
|threshs0_m_threshold_6_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_6 |     array    |
|threshs0_m_threshold_6_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_6 |     array    |
|threshs0_m_threshold_5_address0   | out |    2|  ap_memory |  threshs0_m_threshold_5 |     array    |
|threshs0_m_threshold_5_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_5 |     array    |
|threshs0_m_threshold_5_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_5 |     array    |
|threshs0_m_threshold_4_address0   | out |    2|  ap_memory |  threshs0_m_threshold_4 |     array    |
|threshs0_m_threshold_4_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_4 |     array    |
|threshs0_m_threshold_4_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_4 |     array    |
|threshs0_m_threshold_3_address0   | out |    2|  ap_memory |  threshs0_m_threshold_3 |     array    |
|threshs0_m_threshold_3_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_3 |     array    |
|threshs0_m_threshold_3_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_3 |     array    |
|threshs0_m_threshold_2_address0   | out |    2|  ap_memory |  threshs0_m_threshold_2 |     array    |
|threshs0_m_threshold_2_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_2 |     array    |
|threshs0_m_threshold_2_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_2 |     array    |
|threshs0_m_threshold_1_address0   | out |    2|  ap_memory |  threshs0_m_threshold_1 |     array    |
|threshs0_m_threshold_1_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_1 |     array    |
|threshs0_m_threshold_1_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_1 |     array    |
|threshs0_m_threshold_address0     | out |    2|  ap_memory |   threshs0_m_threshold  |     array    |
|threshs0_m_threshold_ce0          | out |    1|  ap_memory |   threshs0_m_threshold  |     array    |
|threshs0_m_threshold_q0           |  in |   24|  ap_memory |   threshs0_m_threshold  |     array    |
|threshs0_m_threshold_13_address0  | out |    2|  ap_memory | threshs0_m_threshold_13 |     array    |
|threshs0_m_threshold_13_ce0       | out |    1|  ap_memory | threshs0_m_threshold_13 |     array    |
|threshs0_m_threshold_13_q0        |  in |   24|  ap_memory | threshs0_m_threshold_13 |     array    |
|threshs0_m_threshold_12_address0  | out |    2|  ap_memory | threshs0_m_threshold_12 |     array    |
|threshs0_m_threshold_12_ce0       | out |    1|  ap_memory | threshs0_m_threshold_12 |     array    |
|threshs0_m_threshold_12_q0        |  in |   24|  ap_memory | threshs0_m_threshold_12 |     array    |
|threshs0_m_threshold_11_address0  | out |    2|  ap_memory | threshs0_m_threshold_11 |     array    |
|threshs0_m_threshold_11_ce0       | out |    1|  ap_memory | threshs0_m_threshold_11 |     array    |
|threshs0_m_threshold_11_q0        |  in |   24|  ap_memory | threshs0_m_threshold_11 |     array    |
|threshs0_m_threshold_10_address0  | out |    2|  ap_memory | threshs0_m_threshold_10 |     array    |
|threshs0_m_threshold_10_ce0       | out |    1|  ap_memory | threshs0_m_threshold_10 |     array    |
|threshs0_m_threshold_10_q0        |  in |   24|  ap_memory | threshs0_m_threshold_10 |     array    |
|threshs0_m_threshold_9_address0   | out |    2|  ap_memory |  threshs0_m_threshold_9 |     array    |
|threshs0_m_threshold_9_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_9 |     array    |
|threshs0_m_threshold_9_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_9 |     array    |
|threshs0_m_threshold_8_address0   | out |    2|  ap_memory |  threshs0_m_threshold_8 |     array    |
|threshs0_m_threshold_8_ce0        | out |    1|  ap_memory |  threshs0_m_threshold_8 |     array    |
|threshs0_m_threshold_8_q0         |  in |   24|  ap_memory |  threshs0_m_threshold_8 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

