/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Apr 11 09:34:34 2017
 *                 Full Compile MD5 Checksum  4272585b45aedafcc6f8659ae1dfafd4
 *                     (minus title and desc)
 *                 MD5 Checksum               06edb082b66e1e47fa3a887d52c34fb5
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_BVNM_INTR2_0_H__
#define BCHP_BVNM_INTR2_0_H__

/***************************************************************************
 *BVNM_INTR2_0 - BVN Middle Interrupt Controller 0 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_0_R5F_STATUS             0x20627000 /* [RO][32] R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_0_R5F_SET                0x20627004 /* [WO][32] R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR              0x20627008 /* [WO][32] R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        0x2062700c /* [RO][32] R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET           0x20627010 /* [WO][32] R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR         0x20627014 /* [WO][32] R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_STATUS             0x20627018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_0_PCI_SET                0x2062701c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR              0x20627020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        0x20627024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET           0x20627028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR         0x2062702c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_STATUS :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_MASK                0xffc00000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_SHIFT               22

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_MASK        0x00200000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_SHIFT       21
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_MASK                0x001f8000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_SHIFT               15

/* BVNM_INTR2_0 :: R5F_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_MASK           0x00004000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_SHIFT          14
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_MASK                0x00003000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_SHIFT               12

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_MASK                0x000007fe
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_SHIFT               1

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_SET :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_MASK                   0xffc00000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_SHIFT                  22

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_MASK           0x00200000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_SHIFT          21
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_MASK                   0x001f8000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_SHIFT                  15

/* BVNM_INTR2_0 :: R5F_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_MASK              0x00004000
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_SHIFT             14
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_MASK                   0x00003000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_SHIFT                  12

/* BVNM_INTR2_0 :: R5F_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_MASK              0x00000800
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_SHIFT             11
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_MASK                   0x000007fe
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_SHIFT                  1

/* BVNM_INTR2_0 :: R5F_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_MASK                 0xffc00000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_SHIFT                22

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_MASK                 0x001f8000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_SHIFT                15

/* BVNM_INTR2_0 :: R5F_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_MASK            0x00004000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_SHIFT           14
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_MASK                 0x00003000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_SHIFT                12

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_MASK                 0x000007fe
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_SHIFT                1

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_MASK           0xffc00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_SHIFT          22

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x00200000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  21
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_MASK           0x001f8000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_SHIFT          15

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     14
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved2_MASK           0x00003000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved2_SHIFT          12

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_MASK           0x000007fe
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_SHIFT          1

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_MASK              0xffc00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_SHIFT             22

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x00200000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     21
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_MASK              0x001f8000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_SHIFT             15

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_MASK         0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_SHIFT        14
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved2_MASK              0x00003000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved2_SHIFT             12

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_MASK              0x000007fe
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_SHIFT             1

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_MASK            0xffc00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_SHIFT           22

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x00200000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   21
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_MASK            0x001f8000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_SHIFT           15

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      14
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved2_MASK            0x00003000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved2_SHIFT           12

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_MASK            0x000007fe
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_SHIFT           1

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_STATUS :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_MASK                0xffc00000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_SHIFT               22

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_MASK        0x00200000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_SHIFT       21
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_MASK                0x001f8000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_SHIFT               15

/* BVNM_INTR2_0 :: PCI_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_MASK           0x00004000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_SHIFT          14
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_MASK                0x00003000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_SHIFT               12

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_MASK                0x000007fe
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_SHIFT               1

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_SET :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_MASK                   0xffc00000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_SHIFT                  22

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_MASK           0x00200000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_SHIFT          21
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_MASK                   0x001f8000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_SHIFT                  15

/* BVNM_INTR2_0 :: PCI_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_MASK              0x00004000
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_SHIFT             14
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_MASK                   0x00003000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_SHIFT                  12

/* BVNM_INTR2_0 :: PCI_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_MASK              0x00000800
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_SHIFT             11
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_MASK                   0x000007fe
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_SHIFT                  1

/* BVNM_INTR2_0 :: PCI_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xffc00000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_SHIFT                22

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_MASK                 0x001f8000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_SHIFT                15

/* BVNM_INTR2_0 :: PCI_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_MASK            0x00004000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_SHIFT           14
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_MASK                 0x00003000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_SHIFT                12

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_MASK                 0x000007fe
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_SHIFT                1

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xffc00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          22

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x00200000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  21
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_MASK           0x001f8000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT          15

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     14
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved2_MASK           0x00003000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved2_SHIFT          12

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_MASK           0x000007fe
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_SHIFT          1

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xffc00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             22

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x00200000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     21
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_MASK              0x001f8000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_SHIFT             15

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_MASK         0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_SHIFT        14
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved2_MASK              0x00003000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved2_SHIFT             12

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_MASK              0x000007fe
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_SHIFT             1

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xffc00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           22

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x00200000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   21
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [20:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK            0x001f8000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT           15

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      14
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved2 [13:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved2_MASK            0x00003000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved2_SHIFT           12

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved3 [10:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_MASK            0x000007fe
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_SHIFT           1

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_BVNM_INTR2_0_H__ */

/* End of File */
