INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/RISC_v_datapath/RISC_v_datapath.srcs/sources_1/new/RISC_v_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_v_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/SCDP_without_control_unit/SCDP_without_control_unit.srcs/sources_1/new/SCDP_without_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCDP_without_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/alu_control_datapath/alu_control_datapath.srcs/sources_1/new/alu_control_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/alu_unit/alu_unit.srcs/sources_1/new/alu_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/control_unit_datapath/control_unit_datapath.srcs/sources_1/new/control_unit_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/data_memory/data_memory.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/instruction_fetch_with_control_transfer/instruction_fetch_with_control_transfer.srcs/sources_1/new/instruction_fetch_with_control_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch_with_control_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/pc_counter/pc_counter.srcs/sources_1/new/pc_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/program_counter/program_counter.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/Register_file/Register_file.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/sign extension/sign extension.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/RISC_v_datapath/RISC_v_datapath.srcs/sim_1/new/RISC_v_datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_v_datapath_tb
