<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14535 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/spi_hddr/spi_hddr_master.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14535 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_0fc1f2cc8a716113b0e8264ff4dfe179.html">driver</a></li><li class="navelem"><a class="el" href="dir_8bd49058a17a6b48aa00b17d765988d3.html">spi_hddr</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi_hddr_master.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi__hddr__master_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef _SPI_HDDR_MASTER_</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define _SPI_HDDR_MASTER_</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;ble_msg.h&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpio_8h.html">gpio.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="spi_8h.html">spi.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="systick_8h.html">systick.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;app_list.h&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * DEFINES</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *****************************************************************************************</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ac1c246bbbfdfae4b2eeeebe4ae03c1b1">   53</a></span>&#160;<span class="preprocessor">#define SPI_MASTER_HEADER_TX                                            (0x9E)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a3d0c6ba575fed80be3d4f1cdc42a13fa">   54</a></span>&#160;<span class="preprocessor">#define SPI_MASTER_HEADER_RX                                            (0x61)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a7d2c04f4dfb0d6a389d00f405fef2bfc">   55</a></span>&#160;<span class="preprocessor">#define SPIHDDR_MASTER_CFG_MESSAGES_RECEIVED_IN_SEQUENCE_COUNT_MAX      (5)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ab8c21017fa9a410017d6af224c6ad6cc">   56</a></span>&#160;<span class="preprocessor">#define SPIHDDR_MASTER_CFG_MESSAGES_TRANSMITTED_IN_SEQUENCE_COUNT_MAX   (5)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a42736832131c18509aa46f9953799ac5">   58</a></span>&#160;<span class="preprocessor">#define spihddr_master_delay_before_cs_assertion() systick_wait(480)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#aaa4964858b8e068d8383a8e39b25a3ae">   59</a></span>&#160;<span class="preprocessor">#define spihddr_master_delay_after_cs_assertion() systick_wait(50)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a5d3b5d65dbe5c9307be555f37acba2e6">   63</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a5d3b5d65dbe5c9307be555f37acba2e6">SPIHDDR_MASTER_STATE_UNKNOWN</a> = 0,</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1aa8cb2ab1e70817166965ec6aa4517d07">   64</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1aa8cb2ab1e70817166965ec6aa4517d07">SPIHDDR_MASTER_STATE_IDLE</a>,</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1af0dc308364561c433291d909a49daa1a">   65</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1af0dc308364561c433291d909a49daa1a">SPIHDDR_MASTER_STATE_RECEIVING</a>,</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a1f7715e92fb27ad7280d3ddcb9de5d70">   66</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a1f7715e92fb27ad7280d3ddcb9de5d70">SPIHDDR_MASTER_STATE_TRANSMITTING</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} <a class="code" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1">spihddr_master_state_t</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">   69</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062ba2d3764629bd64152d034e9f380bf1a2b">   71</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062ba2d3764629bd64152d034e9f380bf1a2b">SPIHDDR_MASTER_EVENT_NONE</a> = 0,</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062badcd5caad3e16258f9e6f9f6718404998">   72</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062badcd5caad3e16258f9e6f9f6718404998">SPIHDDR_MASTER_EVENT_INCOMING_MESSAGE_NOTIFICATION</a>,</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062bab10fc533734abfc77d13d535b670bc6e">   73</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062bab10fc533734abfc77d13d535b670bc6e">SPIHDDR_MASTER_EVENT_OUTGOING_MESSAGE_ADDED</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;} <a class="code" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structspihddr__master__env.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structspihddr__master__env.html">spihddr_master_env</a></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structspihddr__master__env.html#a34a4b6daa20a0d8b623173ecd260a152">   78</a></span>&#160;    <a class="code" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1">spihddr_master_state_t</a> <a class="code" href="structspihddr__master__env.html#a34a4b6daa20a0d8b623173ecd260a152">state</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structspihddr__master__env.html#a36d7358f6cb9abcb78810dfad6123a25">   79</a></span>&#160;    uint32_t <a class="code" href="structspihddr__master__env.html#a36d7358f6cb9abcb78810dfad6123a25">messages_received_in_sequence_count</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structspihddr__master__env.html#ae97313e80596380be05ca202e9baceb3">   80</a></span>&#160;    uint32_t <a class="code" href="structspihddr__master__env.html#ae97313e80596380be05ca202e9baceb3">messages_transmitted_in_sequence_count</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;} <a class="code" href="spi__hddr__master_8h.html#a6c47fcc282db7237226552f308e6b37e">spihddr_master_env_t</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">void</span> <a class="code" href="spi__hddr__master_8h.html#a9b67998e61f1385970a56b1f6f66cd7f">spihddr_dready_pin_irq_enable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keywordtype">void</span> <a class="code" href="spi__hddr__master_8h.html#a2a334354ea45a0ee9c59eda835762239">spihddr_dready_pin_irq_disable</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keywordtype">void</span> <a class="code" href="spi__hddr__master_8h.html#a437b3baaf9d85d980aebff9bf43e5bdd">spihddr_dready_pin_irq_callback</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;uint8_t <a class="code" href="spi__hddr__master_8h.html#aa61a3afc7cfdb50b7d0fc43853669046">spihddr_master_fsm_state_is_idle</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keywordtype">void</span> <a class="code" href="spi__hddr__master_8h.html#ab87fa445848b060492213fa2302523ab">spihddr_master_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keywordtype">void</span> <a class="code" href="spi__hddr__master_8h.html#ae312eabc0823419fda7f7359a39727c2">spihddr_master_tx</a>(ble_msg *blemsg);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordtype">void</span> <a class="code" href="spi__hddr__master_8h.html#a18c7b80cbf79e0c66b3a1e7a3bb74dd9">spihddr_master_rx</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;uint8_t <a class="code" href="spi__hddr__master_8h.html#afe9217a77e6aed3e781b3a6e8fbed513">spihddr_master_event_handler</a>(<a class="code" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a> event);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif //_SPI_HDDR_MASTER_</span></div><div class="ttc" id="spi__hddr__master_8h_html_afe9217a77e6aed3e781b3a6e8fbed513"><div class="ttname"><a href="spi__hddr__master_8h.html#afe9217a77e6aed3e781b3a6e8fbed513">spihddr_master_event_handler</a></div><div class="ttdeci">uint8_t spihddr_master_event_handler(spihddr_master_event_t event)</div><div class="ttdoc">Registers an SPIHDDR master communication event. </div></div>
<div class="ttc" id="structspihddr__master__env_html_ae97313e80596380be05ca202e9baceb3"><div class="ttname"><a href="structspihddr__master__env.html#ae97313e80596380be05ca202e9baceb3">spihddr_master_env::messages_transmitted_in_sequence_count</a></div><div class="ttdeci">uint32_t messages_transmitted_in_sequence_count</div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:80</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ae6608de4aa3069aeabc558caf3372cc1a5d3b5d65dbe5c9307be555f37acba2e6"><div class="ttname"><a href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a5d3b5d65dbe5c9307be555f37acba2e6">SPIHDDR_MASTER_STATE_UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:63</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_aa61a3afc7cfdb50b7d0fc43853669046"><div class="ttname"><a href="spi__hddr__master_8h.html#aa61a3afc7cfdb50b7d0fc43853669046">spihddr_master_fsm_state_is_idle</a></div><div class="ttdeci">uint8_t spihddr_master_fsm_state_is_idle(void)</div><div class="ttdoc">Check a SPIHDDR master idle state. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a0f743c767d8838b32899dfcd02b7062ba2d3764629bd64152d034e9f380bf1a2b"><div class="ttname"><a href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062ba2d3764629bd64152d034e9f380bf1a2b">SPIHDDR_MASTER_EVENT_NONE</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:71</div></div>
<div class="ttc" id="structspihddr__master__env_html_a36d7358f6cb9abcb78810dfad6123a25"><div class="ttname"><a href="structspihddr__master__env.html#a36d7358f6cb9abcb78810dfad6123a25">spihddr_master_env::messages_received_in_sequence_count</a></div><div class="ttdeci">uint32_t messages_received_in_sequence_count</div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:79</div></div>
<div class="ttc" id="systick_8h_html"><div class="ttname"><a href="systick_8h.html">systick.h</a></div><div class="ttdoc">SysTick driver header file. </div></div>
<div class="ttc" id="gpio_8h_html"><div class="ttname"><a href="gpio_8h.html">gpio.h</a></div><div class="ttdoc">Hardware GPIO abstraction layer API. </div></div>
<div class="ttc" id="spi_8h_html"><div class="ttname"><a href="spi_8h.html">spi.h</a></div><div class="ttdoc">SPI driver header file. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ae312eabc0823419fda7f7359a39727c2"><div class="ttname"><a href="spi__hddr__master_8h.html#ae312eabc0823419fda7f7359a39727c2">spihddr_master_tx</a></div><div class="ttdeci">void spihddr_master_tx(ble_msg *blemsg)</div><div class="ttdoc">Received data from Slave over SPIHDDR. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a0f743c767d8838b32899dfcd02b7062badcd5caad3e16258f9e6f9f6718404998"><div class="ttname"><a href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062badcd5caad3e16258f9e6f9f6718404998">SPIHDDR_MASTER_EVENT_INCOMING_MESSAGE_NOTIFICATION</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:72</div></div>
<div class="ttc" id="structspihddr__master__env_html"><div class="ttname"><a href="structspihddr__master__env.html">spihddr_master_env</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:76</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ab87fa445848b060492213fa2302523ab"><div class="ttname"><a href="spi__hddr__master_8h.html#ab87fa445848b060492213fa2302523ab">spihddr_master_init</a></div><div class="ttdeci">void spihddr_master_init(void)</div><div class="ttdoc">Initializes the SPI module as master to default values. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a0f743c767d8838b32899dfcd02b7062b"><div class="ttname"><a href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a></div><div class="ttdeci">spihddr_master_event_t</div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:69</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a0f743c767d8838b32899dfcd02b7062bab10fc533734abfc77d13d535b670bc6e"><div class="ttname"><a href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062bab10fc533734abfc77d13d535b670bc6e">SPIHDDR_MASTER_EVENT_OUTGOING_MESSAGE_ADDED</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:73</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ae6608de4aa3069aeabc558caf3372cc1"><div class="ttname"><a href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1">spihddr_master_state_t</a></div><div class="ttdeci">spihddr_master_state_t</div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:61</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a18c7b80cbf79e0c66b3a1e7a3bb74dd9"><div class="ttname"><a href="spi__hddr__master_8h.html#a18c7b80cbf79e0c66b3a1e7a3bb74dd9">spihddr_master_rx</a></div><div class="ttdeci">void spihddr_master_rx(void)</div><div class="ttdoc">Received data from Slave over SPIHDDR. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a6c47fcc282db7237226552f308e6b37e"><div class="ttname"><a href="spi__hddr__master_8h.html#a6c47fcc282db7237226552f308e6b37e">spihddr_master_env_t</a></div><div class="ttdeci">struct spihddr_master_env spihddr_master_env_t</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ae6608de4aa3069aeabc558caf3372cc1aa8cb2ab1e70817166965ec6aa4517d07"><div class="ttname"><a href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1aa8cb2ab1e70817166965ec6aa4517d07">SPIHDDR_MASTER_STATE_IDLE</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:64</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ae6608de4aa3069aeabc558caf3372cc1a1f7715e92fb27ad7280d3ddcb9de5d70"><div class="ttname"><a href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a1f7715e92fb27ad7280d3ddcb9de5d70">SPIHDDR_MASTER_STATE_TRANSMITTING</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:66</div></div>
<div class="ttc" id="structspihddr__master__env_html_a34a4b6daa20a0d8b623173ecd260a152"><div class="ttname"><a href="structspihddr__master__env.html#a34a4b6daa20a0d8b623173ecd260a152">spihddr_master_env::state</a></div><div class="ttdeci">spihddr_master_state_t state</div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:78</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a9b67998e61f1385970a56b1f6f66cd7f"><div class="ttname"><a href="spi__hddr__master_8h.html#a9b67998e61f1385970a56b1f6f66cd7f">spihddr_dready_pin_irq_enable</a></div><div class="ttdeci">void spihddr_dready_pin_irq_enable(void)</div><div class="ttdoc">SPIHDDR Data Ready Pin IRQ Enable. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a2a334354ea45a0ee9c59eda835762239"><div class="ttname"><a href="spi__hddr__master_8h.html#a2a334354ea45a0ee9c59eda835762239">spihddr_dready_pin_irq_disable</a></div><div class="ttdeci">void spihddr_dready_pin_irq_disable(void)</div><div class="ttdoc">SPIHDDR Data Ready Pin IRQ Disable. </div></div>
<div class="ttc" id="spi__hddr__master_8h_html_ae6608de4aa3069aeabc558caf3372cc1af0dc308364561c433291d909a49daa1a"><div class="ttname"><a href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1af0dc308364561c433291d909a49daa1a">SPIHDDR_MASTER_STATE_RECEIVING</a></div><div class="ttdef"><b>Definition:</b> spi_hddr_master.h:65</div></div>
<div class="ttc" id="spi__hddr__master_8h_html_a437b3baaf9d85d980aebff9bf43e5bdd"><div class="ttname"><a href="spi__hddr__master_8h.html#a437b3baaf9d85d980aebff9bf43e5bdd">spihddr_dready_pin_irq_callback</a></div><div class="ttdeci">void spihddr_dready_pin_irq_callback(void)</div><div class="ttdoc">SPIHDDR Data Ready IRQ Callback. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:56:13 for DA14535 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
