# Project Description

This is my implementation for the course project 3 of CSC3050, 2023 Spring, CUHK(SZ). In this project, we are required to write a simple ALU and a 5-stage Pipelined CPU.

# Set Up Instruction

## Prerequisites

- iverilog
- Make >= 4.2.1

## Compile the project

```shell
$ cd /path/to/the/project/src/alu
$ make compile
$ cd /path/to/the/project/src/cpu
$ make compile
```

# Report

A more detailed report can be found in [here](https://github.com/EnderturtleOrz/5-Stage-Pipelined-CPU-MIPS32/blob/master/report/report.pdf)
