#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 12 21:37:57 2018
# Process ID: 3144
# Current directory: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1
# Command line: vivado.exe -log rgb2ycbcr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr.tcl
# Log file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/rgb2ycbcr.vds
# Journal file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rgb2ycbcr.tcl -notrace
Command: synth_design -top rgb2ycbcr -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.059 ; gain = 99.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:3]
INFO: [Synth 8-638] synthesizing module 'mult_gen_1' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_1' (1#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_addsub_1' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_1' (2#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'delay_line' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (4#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (5#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.410 ; gain = 151.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 420.410 ; gain = 151.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Y1'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Y1'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Y2'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Y2'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Y3'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Y3'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cb1'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cb1'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cb2'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cb2'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cb3'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cb3'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cr1'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cr1'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cr2'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cr2'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cr3'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp2/mult_gen_1_in_context.xdc] for cell 'mul_Cr3'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Y1'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Y1'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Y2'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Y2'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Y3'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Y3'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cb1'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cb1'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cb2'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cb2'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cb3'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cb3'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cr1'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cr1'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cr2'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cr2'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cr3'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-3144-DESKTOP-35S9QF6/dcp3/c_addsub_1_in_context.xdc] for cell 'add_Cr3'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 732.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 732.941 ; gain = 464.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 732.941 ; gain = 464.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for add_Cb1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Cb2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Cb3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Cr1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Cr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Cr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Y1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Y2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_Y3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Cb1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Cb2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Cb3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Cr1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Cr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Cr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Y1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Y2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mul_Y3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 732.941 ; gain = 464.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 732.941 ; gain = 464.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 732.941 ; gain = 464.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 739.234 ; gain = 470.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 739.234 ; gain = 470.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rgb2ycbcr   | d_2/genblk1[6].delay_i/val_reg[2] | 7      | 3     | NO           | YES                | YES               | 3      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_1    |         9|
|2     |c_addsub_1    |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |c_addsub_1    |     1|
|2     |c_addsub_1__1 |     1|
|3     |c_addsub_1__2 |     1|
|4     |c_addsub_1__3 |     1|
|5     |c_addsub_1__4 |     1|
|6     |c_addsub_1__5 |     1|
|7     |c_addsub_1__6 |     1|
|8     |c_addsub_1__7 |     1|
|9     |c_addsub_1__8 |     1|
|10    |mult_gen_1    |     1|
|11    |mult_gen_1__1 |     1|
|12    |mult_gen_1__2 |     1|
|13    |mult_gen_1__3 |     1|
|14    |mult_gen_1__4 |     1|
|15    |mult_gen_1__5 |     1|
|16    |mult_gen_1__6 |     1|
|17    |mult_gen_1__7 |     1|
|18    |mult_gen_1__8 |     1|
|19    |BUFG          |     1|
|20    |SRL16E        |     3|
|21    |FDRE          |     6|
|22    |IBUF          |    28|
|23    |OBUF          |    27|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------+-----------+------+
|      |Instance                 |Module     |Cells |
+------+-------------------------+-----------+------+
|1     |top                      |           |   389|
|2     |  d_2                    |delay_line |     9|
|3     |    \genblk1[0].delay_i  |delay      |     3|
|4     |    \genblk1[5].delay_i  |delay_0    |     3|
|5     |    \genblk1[6].delay_i  |delay_1    |     3|
+------+-------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 758.301 ; gain = 489.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 758.301 ; gain = 176.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 758.301 ; gain = 489.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 758.836 ; gain = 501.504
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3_4/rgb2ycbcr/rgb2ycbcr.runs/synth_1/rgb2ycbcr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2ycbcr_utilization_synth.rpt -pb rgb2ycbcr_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 758.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 12 21:38:48 2018...
