<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonMachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonMachineScheduler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonMachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonMachineScheduler.cpp - MI Scheduler for Hexagon -------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// MachineScheduler schedules machine instructions after phi elimination. It</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// preserves LiveIntervals so it can be invoked before register allocation.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonMachineScheduler_8h.html">HexagonMachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VLIWMachineScheduler_8h.html">llvm/CodeGen/VLIWMachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="HexagonMachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   23</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// Return true if there is a dependence between SUd and SUu.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonVLIWResourceModel.html#aa66dd2a7692adf3c952cd70ea8a43641">   26</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonVLIWResourceModel.html#aa66dd2a7692adf3c952cd70ea8a43641">HexagonVLIWResourceModel::hasDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUd,</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUu) {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *QII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1VLIWResourceModel.html#afe0ea915c66a119ea471d7a6a76d274d">TII</a>);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// Enable .cur formation.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keywordflow">if</span> (QII-&gt;mayBeCurLoad(*SUd-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()))</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">if</span> (QII-&gt;canExecuteInBundle(*SUd-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), *SUu-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()))</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">VLIWResourceModel::hasDependence</a>(SUd, SUu);</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a311da7498b4505daad3a41b25a4315cf">   40</a></span>&#160;<a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> *<a class="code" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a311da7498b4505daad3a41b25a4315cf">HexagonConvergingVLIWScheduler::createVLIWResourceModel</a>(</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1HexagonVLIWResourceModel.html">HexagonVLIWResourceModel</a>(STI, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;}</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a5b1da83188ad8ac357edfd719ce2680f">   45</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a5b1da83188ad8ac357edfd719ce2680f">HexagonConvergingVLIWScheduler::SchedulingCost</a>(<a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                                   <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                                   <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                                   <span class="keywordtype">bool</span> verbose) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">int</span> ResCount =</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">ConvergingVLIWScheduler::SchedulingCost</a>(Q, SU, Candidate, Delta, verbose);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">if</span> (!SU || SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> ResCount;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">auto</span> &amp;QST = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;();</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">auto</span> &amp;QII = *QST.<a class="code" href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">getInstrInfo</a>();</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a>() &amp;&amp; QII.mayBeCurLoad(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> &amp;&amp;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">isResourceAvailable</a>(SU, <span class="keyword">true</span>)) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      ResCount += <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;C|&quot;</span>);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">BotQID</a> &amp;&amp;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;               <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">isResourceAvailable</a>(SU, <span class="keyword">false</span>)) {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      ResCount += <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;C|&quot;</span>);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    }</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  }</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">return</span> ResCount;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aHexagonSubtarget_8h_html"><div class="ttname"><a href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">llvm::ConvergingVLIWScheduler::SchedCandidate</a></div><div class="ttdoc">Store the state used by ConvergingVLIWScheduler heuristics, required for the lifetime of one invocati...</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00092">VLIWMachineScheduler.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a36231f2afc68d76cf54a3d4a8f87a70a"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">llvm::VLIWResourceModel::hasDependence</a></div><div class="ttdeci">virtual bool hasDependence(const SUnit *SUd, const SUnit *SUu)</div><div class="ttdoc">Return true if there is a dependence between SUd and SUu.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00087">VLIWMachineScheduler.cpp:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonConvergingVLIWScheduler_html_a311da7498b4505daad3a41b25a4315cf"><div class="ttname"><a href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a311da7498b4505daad3a41b25a4315cf">llvm::HexagonConvergingVLIWScheduler::createVLIWResourceModel</a></div><div class="ttdeci">VLIWResourceModel * createVLIWResourceModel(const TargetSubtargetInfo &amp;STI, const TargetSchedModel *SchedModel) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00040">HexagonMachineScheduler.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_ae92e52d0090af0f8abe764f84b20fd98"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">llvm::ConvergingVLIWScheduler::PriorityTwo</a></div><div class="ttdeci">static constexpr unsigned PriorityTwo</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00119">VLIWMachineScheduler.h:119</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">llvm::ConvergingVLIWScheduler::TopQID</a></div><div class="ttdeci">@ TopQID</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00219">VLIWMachineScheduler.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">llvm::ConvergingVLIWScheduler::BotQID</a></div><div class="ttdeci">@ BotQID</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00219">VLIWMachineScheduler.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_afe1bde7001d7b6a70198dc827f4a28e2"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00545">MachineScheduler.h:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_afe0ea915c66a119ea471d7a6a76d274d"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#afe0ea915c66a119ea471d7a6a76d274d">llvm::VLIWResourceModel::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00033">VLIWMachineScheduler.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a9b1bc7ac4c6a5eb2974a5fe039a629d3"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">llvm::ConvergingVLIWScheduler::Bot</a></div><div class="ttdeci">VLIWSchedBoundary Bot</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00212">VLIWMachineScheduler.h:212</a></div></div>
<div class="ttc" id="aHexagonInstrInfo_8h_html"><div class="ttname"><a href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a70cc4724751ac8752aacd038a455a1c9"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">llvm::ConvergingVLIWScheduler::Top</a></div><div class="ttdeci">VLIWSchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00211">VLIWMachineScheduler.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonSubtarget_html_a0b587d8644ef2a545907e933958ef8ab"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">llvm::HexagonSubtarget::getInstrInfo</a></div><div class="ttdeci">const HexagonInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00124">HexagonSubtarget.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html">llvm::VLIWResourceModel</a></div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00031">VLIWMachineScheduler.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_afa113683bb9cebc99c2711ac4a4c36dd"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">llvm::VLIWResourceModel::isResourceAvailable</a></div><div class="ttdeci">virtual bool isResourceAvailable(SUnit *SU, bool IsTop)</div><div class="ttdoc">Check if scheduling of this SU is possible in the current packet.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00108">VLIWMachineScheduler.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af64a330eb150020132eb5c092cb3f454"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">llvm::ConvergingVLIWScheduler::SchedulingCost</a></div><div class="ttdeci">virtual int SchedulingCost(ReadyQueue &amp;Q, SUnit *SU, SchedCandidate &amp;Candidate, RegPressureDelta &amp;Delta, bool verbose)</div><div class="ttdoc">Single point to compute overall scheduling cost.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00596">VLIWMachineScheduler.cpp:596</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="aHexagonMachineScheduler_8h_html"><div class="ttname"><a href="HexagonMachineScheduler_8h.html">HexagonMachineScheduler.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a187af70a733b698fbe59b50ff1fa0073"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">llvm::ConvergingVLIWScheduler::DAG</a></div><div class="ttdeci">VLIWMachineScheduler * DAG</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00207">VLIWMachineScheduler.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonVLIWResourceModel_html"><div class="ttname"><a href="classllvm_1_1HexagonVLIWResourceModel.html">llvm::HexagonVLIWResourceModel</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00025">HexagonMachineScheduler.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a547811c189bc99f76bf3e59c8ac547d1"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a></div><div class="ttdeci">VLIWResourceModel * ResourceModel</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00135">VLIWMachineScheduler.h:135</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdoc">Store the effects of a change in pressure on things that MI scheduler cares about.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00238">RegisterPressure.h:238</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8h_html"><div class="ttname"><a href="VLIWMachineScheduler_8h.html">VLIWMachineScheduler.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_aeeea464a2bbf5ddf0aadd356246ca08d"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">llvm::ConvergingVLIWScheduler::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00208">VLIWMachineScheduler.h:208</a></div></div>
<div class="ttc" id="aMachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a274909b1f31ad2d3d3379de55467d377"><div class="ttname"><a href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">llvm::SUnit::isInstr</a></div><div class="ttdeci">bool isInstr() const</div><div class="ttdoc">Returns true if this SUnit refers to a machine instruction as opposed to an SDNode.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00362">ScheduleDAG.h:362</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonConvergingVLIWScheduler_html_a5b1da83188ad8ac357edfd719ce2680f"><div class="ttname"><a href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a5b1da83188ad8ac357edfd719ce2680f">llvm::HexagonConvergingVLIWScheduler::SchedulingCost</a></div><div class="ttdeci">int SchedulingCost(ReadyQueue &amp;Q, SUnit *SU, SchedCandidate &amp;Candidate, RegPressureDelta &amp;Delta, bool verbose) override</div><div class="ttdoc">Single point to compute overall scheduling cost.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00045">HexagonMachineScheduler.cpp:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00043">HexagonSubtarget.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonVLIWResourceModel_html_aa66dd2a7692adf3c952cd70ea8a43641"><div class="ttname"><a href="classllvm_1_1HexagonVLIWResourceModel.html#aa66dd2a7692adf3c952cd70ea8a43641">llvm::HexagonVLIWResourceModel::hasDependence</a></div><div class="ttdeci">bool hasDependence(const SUnit *SUd, const SUnit *SUu) override</div><div class="ttdoc">Return true if there is a dependence between SUd and SUu.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00026">HexagonMachineScheduler.cpp:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00537">MachineScheduler.h:537</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:12:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
