<h1 id="Design/VerificationStatus06/19/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>RTL fix for pressure failed in power management tests. Test passed with local fix.</li></ul></li><li>Verification<ul><li>Regression clean up, current pass rate at 99.2% </li><li>Pressure should be clean with latest RTL fixes.</li></ul></li></ul><h1 id="Design/VerificationStatus06/19/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>Nothing  open for CCP in freeze mode </li></ul></li><li>Verification<ul><li>Bring up the checker on multiple DMI and NCB configurations.  </li></ul></li></ul><h1 id="Design/VerificationStatus06/19/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>No pending changes</li></ul></li><li>Verification<br/><ul><li>Pressure done</li><li>TransActive and FillActive failures in need to debug. </li><li>No concerning flush failures. </li><li>RTL assertion fail. Have not seen this failure in 2 days. </li><li>CCP tag memory CSR test failure when read happens before a write. Test case needs to change to have a write happen first so that an error is injected.</li><li>Functional coverage at 98% after exclusions</li></ul></li></ul><h1 id="Design/VerificationStatus06/19/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>Nothing  open for AIU in freeze mode </li><li>v2.2 PCIE non-coherent FIFO change checked in.</li><li>v2.2 ACE configurable flop also released.</li></ul></li><li>Verification<br/><ul><li>Isolation mode failures. Have not been fixed.</li><li>Functional coverage at 98% </li><li>v2.2 regressions this week on Fri. v2.0.1 regression this Fri.</li></ul></li></ul><h1 id="Design/VerificationStatus06/19/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Nothing open for NCB </li><li>Wr Bandwidth should be done tomorrow.</li><li>Might need useAcePipe on B and R channels for NCB. Check with <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> before doing the change.<ul><li>Discussed with JP. Yes we need to add these to AXI for NCB. </li></ul></li></ul></li><li>Verification<br/><ul><li>Performance looks good.</li><li>Pressure testing complete.</li><li>Regression pass rate 99.90%</li></ul></li></ul><h1 id="Design/VerificationStatus06/19/2017-System">System</h1><ul><li>RTL<br/><ul><li>Synthesis <ul><li>Is all clean for every thing with exception for AIU  </li></ul></li></ul></li><li>Verification<ul><li>Enable DMI SB</li><li>Enable error regression<br/><br/></li></ul></li></ul><h1 id="Design/VerificationStatus06/19/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>v2.2 delay changes checked in.</li><li><a class="external-link" href="https://en.wikipedia.org/wiki/Hamming_code" rel="nofollow">https://en.wikipedia.org/wiki/Hamming_code</a> : SECDED64</li><li>SECDED64 changes will be checked in today</li><li>Will not 0 out data if BE = 0</li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171622/Ncore+2.2+new+parameters" data-linked-resource-id="16171622" data-linked-resource-version="23" data-linked-resource-type="page">Ncore 2.2 new parameters</a> (<a class="confluence-userlink user-mention" data-account-id="624b377af6a26900695fd128" href="https://arterisip.atlassian.net/wiki/people/624b377af6a26900695fd128?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shilpa Sawant (Deactivated)</a>)</li></ul></li><li>Verification<ul><li>Delay change will be verified first.<br/><br/></li></ul></li></ul>