#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000103b9e0 .scope module, "ID" "ID" 2 4;
 .timescale 0 0;
v00000000010332a0_0 .var "EscReg", 0 0;
v0000000001033340_0 .var "RD", 4 0;
v00000000010922a0_0 .var "WB", 31 0;
v0000000001091a80_0 .var "clock", 0 0;
v0000000001091ee0_0 .var "instrucao", 31 0;
v00000000010923e0_0 .var "reg1", 4 0;
v00000000010919e0_0 .var "reg2", 4 0;
v0000000001091c60_0 .var "reg3", 4 0;
v00000000010925c0_0 .net "saida1", 31 0, v00000000001d68a0_0;  1 drivers
v00000000010918a0_0 .net "saida2", 31 0, v00000000001d6940_0;  1 drivers
v0000000001091f80_0 .var "sinal16entrada", 15 0;
v0000000001091d00_0 .net "sinal32saida", 31 0, v000000000102d710_0;  1 drivers
S_000000000103bb70 .scope module, "banco" "banco_registradores" 2 43, 3 1 0, S_000000000103b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "r1";
    .port_info 3 /INPUT 5 "r2";
    .port_info 4 /INPUT 5 "r3";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /OUTPUT 32 "dado_lido1";
    .port_info 7 /OUTPUT 32 "dado_lido2";
v000000000103bd00_0 .net "RegWrite", 0 0, v00000000010332a0_0;  1 drivers
v00000000001d6760_0 .net "clock", 0 0, v0000000001091a80_0;  1 drivers
v00000000001d6800_0 .net "dado_escrita", 31 0, v00000000010922a0_0;  1 drivers
v00000000001d68a0_0 .var "dado_lido1", 31 0;
v00000000001d6940_0 .var "dado_lido2", 31 0;
v00000000001d69e0_0 .net "r1", 4 0, v00000000010923e0_0;  1 drivers
v00000000001d6a80_0 .net "r2", 4 0, v00000000010919e0_0;  1 drivers
v00000000001d6b20_0 .net "r3", 4 0, v0000000001033340_0;  1 drivers
v000000000102d3a0 .array "registradores", 0 31, 31 0;
E_000000000102b8c0 .event negedge, v00000000001d6760_0;
E_000000000102c280 .event posedge, v00000000001d6760_0;
S_000000000102d440 .scope module, "extensor" "extensor16_32" 2 45, 4 1 0, S_000000000103b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "sinal16";
    .port_info 2 /OUTPUT 32 "sinal32";
v000000000102d5d0_0 .net "clock", 0 0, v0000000001091a80_0;  alias, 1 drivers
v000000000102d670_0 .net "sinal16", 15 0, v0000000001091f80_0;  1 drivers
v000000000102d710_0 .var "sinal32", 31 0;
    .scope S_000000000103bb70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 64, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 128, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 257, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 258, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 260, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 264, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 272, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 288, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 320, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 896, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 259, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 268, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 280, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 352, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 480, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 286, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 524546, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 557312, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 98560, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 229632, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 4352, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 12544, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 28928, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %pushi/vec4 4352, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000102d3a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000000000103bb70;
T_1 ;
    %wait E_000000000102c280;
    %load/vec4 v00000000001d69e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000102d3a0, 4;
    %assign/vec4 v00000000001d68a0_0, 0;
    %load/vec4 v00000000001d6a80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000102d3a0, 4;
    %assign/vec4 v00000000001d6940_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000103bb70;
T_2 ;
    %wait E_000000000102b8c0;
    %load/vec4 v000000000103bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000001d6800_0;
    %load/vec4 v00000000001d6b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000102d3a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000102d440;
T_3 ;
    %wait E_000000000102c280;
    %load/vec4 v000000000102d670_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v000000000102d710_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000103b9e0;
T_4 ;
    %pushi/vec4 2228225, 0, 32;
    %store/vec4 v0000000001091ee0_0, 0, 32;
    %load/vec4 v0000000001091ee0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000010923e0_0, 0, 5;
    %load/vec4 v0000000001091ee0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000010919e0_0, 0, 5;
    %load/vec4 v0000000001091ee0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000001091c60_0, 0, 5;
    %load/vec4 v0000000001091ee0_0;
    %parti/s 6, 10, 5;
    %pad/u 16;
    %store/vec4 v0000000001091f80_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_000000000103b9e0;
T_5 ;
    %vpi_call 2 30 "$monitor", "clock = %b \012 registrador1 = %b \012 registrador2 = %b \012 registradordestino = %b \012 dado escrito = %b \012 dado 1 = %b, dado 2 = %b, sinal extendido = %b", v0000000001091a80_0, v00000000010923e0_0, v00000000010919e0_0, v0000000001033340_0, v00000000010922a0_0, v00000000010925c0_0, v00000000010918a0_0, v0000000001091d00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001091a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010332a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001033340_0, 0, 5;
    %pushi/vec4 2228224, 0, 32;
    %store/vec4 v00000000010922a0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000000000103b9e0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000000001091a80_0;
    %inv;
    %store/vec4 v0000000001091a80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ID.v";
    "./banco_registradores.v";
    "./extensor16_32.v";
