Analysis & Synthesis report for microprocessor
Thu Dec 01 12:13:18 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |MICROPROCESSOR|CURRENT_FASE
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 01 12:13:18 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; microprocessor                              ;
; Top-level Entity Name              ; MICROPROCESSOR                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,223                                       ;
;     Total combinational functions  ; 2,219                                       ;
;     Dedicated logic registers      ; 33                                          ;
; Total registers                    ; 33                                          ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; microprocessor     ; microprocessor     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                  ; Library ;
+------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; microprocessor.vhd                 ; yes             ; User VHDL File  ; C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd                 ;         ;
; clock_div.vhd                      ; yes             ; User VHDL File  ; C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/clock_div.vhd                      ;         ;
; output_files/controlador_micro.vhd ; yes             ; User VHDL File  ; C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd ;         ;
; output_files/MICRO_PACK.vhd        ; yes             ; User VHDL File  ; C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/MICRO_PACK.vhd        ;         ;
; controlador_prin.vhd               ; yes             ; User VHDL File  ; C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd               ;         ;
; display_segs.vhd                   ; yes             ; User VHDL File  ; C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd                   ;         ;
+------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 2,223                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 2219                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 929                                         ;
;     -- 3 input functions                    ; 1156                                        ;
;     -- <=2 input functions                  ; 134                                         ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 2170                                        ;
;     -- arithmetic mode                      ; 49                                          ;
;                                             ;                                             ;
; Total registers                             ; 33                                          ;
;     -- Dedicated logic registers            ; 33                                          ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 45                                          ;
;                                             ;                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[1] ;
; Maximum fan-out                             ; 221                                         ;
; Total fan-out                               ; 7634                                        ;
; Average fan-out                             ; 3.26                                        ;
+---------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                               ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name       ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+-------------------+--------------+
; |MICROPROCESSOR                            ; 2219 (2)          ; 33 (6)       ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |MICROPROCESSOR                                       ; MICROPROCESSOR    ; work         ;
;    |CLOCK_DIV:CLK_1|                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MICROPROCESSOR|CLOCK_DIV:CLK_1                       ; CLOCK_DIV         ; work         ;
;    |CONTROLADOR_MICRO:CONTROLADOR_MICRO_1| ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MICROPROCESSOR|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1 ; CONTROLADOR_MICRO ; work         ;
;    |CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|   ; 1924 (1924)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1   ; CONTROLADOR_PRIN  ; work         ;
;    |DISPLAY_SEGS:DISPLAY_SEGS_1|           ; 179 (179)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1           ; DISPLAY_SEGS      ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MICROPROCESSOR|CURRENT_FASE                                                                                               ;
+----------------------+------------------+------------------+------------------+------------------+------------------+----------------------+
; Name                 ; CURRENT_FASE.f_5 ; CURRENT_FASE.f_4 ; CURRENT_FASE.f_3 ; CURRENT_FASE.f_2 ; CURRENT_FASE.f_1 ; CURRENT_FASE.f_reset ;
+----------------------+------------------+------------------+------------------+------------------+------------------+----------------------+
; CURRENT_FASE.f_reset ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                    ;
; CURRENT_FASE.f_1     ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                    ;
; CURRENT_FASE.f_2     ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                    ;
; CURRENT_FASE.f_3     ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                    ;
; CURRENT_FASE.f_4     ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                    ;
; CURRENT_FASE.f_5     ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                    ;
+----------------------+------------------+------------------+------------------+------------------+------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+--------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                             ; Free of Timing Hazards ;
+--------------------------------------------------------+-------------------------------------------------+------------------------+
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[15]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[14]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[13]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[12]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[11]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[10]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[9]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[8]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[7]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[6]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[5]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[4]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[3]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[2]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[1]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3_OUT[0]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[15]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[14]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[13]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[12]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[11]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[10]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[9]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[8]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[7]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[6]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[5]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[4]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[3]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[2]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[1]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2_OUT[0]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[15]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[14]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[13]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[12]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[11]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[10]   ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[9]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[8]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[7]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[6]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[5]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[4]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[3]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[2]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[1]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1_OUT[0]    ; CURRENT_FASE.f_1                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[15]         ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[14]         ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[13]         ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[12]         ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[11]         ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[10]         ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[9]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[8]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[7]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[6]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[5]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[4]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[3]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[2]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[1]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC_OUT[0]          ; CURRENT_FASE.f_2                                ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[15]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[15] ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector69  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[15]             ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector101 ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[15]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector35  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[15]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[15]            ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector72  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[15]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector1   ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[14] ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector69  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[14]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[14]             ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector101 ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[14]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector35  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[14]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[14]            ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector72  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[14]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector1   ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[13]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[13] ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector69  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[13]             ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector101 ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[13]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector35  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[13]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[13]            ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector72  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[13]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector1   ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[12] ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector69  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[12]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[12]             ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector101 ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[12]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector35  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[12]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[12]            ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector72  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[12]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector1   ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[11]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[11] ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector69  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[11]             ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector101 ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[11]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector35  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[11]             ; CURRENT_FASE.f_reset                            ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[15]             ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector89  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[11]            ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector72  ; yes                    ;
; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[11]       ; CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector1   ; yes                    ;
; Number of user-specified and inferred latches = 1028   ;                                                 ;                        ;
+--------------------------------------------------------+-------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[0]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[1]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[2]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[3]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[4]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[5]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[6]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[7]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[8]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|MPC_OUT[9]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[3]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[1]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[2]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[4]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[7]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[5]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[6]        ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[10]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[24]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[11]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[16]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[17]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[14]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[18]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[23]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[19]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[22]       ;    ;
; CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|SC_OUT[15]       ;    ;
; Number of logic cells representing combinational loops ; 28 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; CLOCK_DIV:CLK_1|SLOW_COUNT[27]        ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux38        ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux157       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|Mux4       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs6[5]     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux6         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|Mux3       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux124       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux18        ;
; 11:1               ; 12 bits   ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux24        ;
; 50:1               ; 16 bits   ; 528 LEs       ; 528 LEs              ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux65        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Selector82   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 45 LEs               ; 20 LEs                 ; No         ; |MICROPROCESSOR|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|Selector32 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux87        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs1[2]     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs2[3]     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs3[3]     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs1[1]     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs2[4]     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs3[1]     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs4[2]     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs5[4]     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs4[5]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MICROPROCESSOR|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|Mux49        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MICROPROCESSOR|DISPLAY_SEGS:DISPLAY_SEGS_1|display_segs5[3]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 33                          ;
;     CLR               ; 33                          ;
; cycloneiii_lcell_comb ; 2222                        ;
;     arith             ; 49                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 20                          ;
;     normal            ; 2173                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 1136                        ;
;         4 data inputs ; 929                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 01 12:12:35 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file microprocessor.vhd
    Info (12022): Found design unit 1: MICROPROCESSOR-BEHAVIOR File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 18
    Info (12023): Found entity 1: MICROPROCESSOR File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clock_div.vhd
    Info (12022): Found design unit 1: CLOCK_DIV-BEHAVIOR File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/clock_div.vhd Line: 11
    Info (12023): Found entity 1: CLOCK_DIV File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/clock_div.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file output_files/controlador_micro.vhd
    Info (12022): Found design unit 1: CONTROLADOR_MICRO-BEHAVIOR File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 15
    Info (12023): Found entity 1: CONTROLADOR_MICRO File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file output_files/micro_pack.vhd
    Info (12022): Found design unit 1: MICRO_PACK File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/MICRO_PACK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlador_prin.vhd
    Info (12022): Found design unit 1: CONTROLADOR_PRIN-BEHAVIOR File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 16
    Info (12023): Found entity 1: CONTROLADOR_PRIN File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file display_segs.vhd
    Info (12022): Found design unit 1: DISPLAY_SEGS-BEHAVIOR File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd Line: 17
    Info (12023): Found entity 1: DISPLAY_SEGS File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd Line: 7
Info (12127): Elaborating entity "microprocessor" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at microprocessor.vhd(10): used implicit default value for signal "CLK_LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 10
Warning (10492): VHDL Process Statement warning at microprocessor.vhd(106): signal "SC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 106
Info (12128): Elaborating entity "CLOCK_DIV" for hierarchy "CLOCK_DIV:CLK_1" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 43
Info (12128): Elaborating entity "CONTROLADOR_MICRO" for hierarchy "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 47
Warning (10631): VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable "MIC_MEM", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable "SC", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable "MPC", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable "BUS_INT1", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable "BUS_INT2", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Warning (10873): Using initial value X (don't care) for net "MIC_MEM[17]" at controlador_micro.vhd(31) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 31
Info (10041): Inferred latch for "BUS_INT2[0]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT2[9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[0]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "BUS_INT1[9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[16][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[15][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[14][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[13][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[12][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[11][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[10][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[9][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[8][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[7][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[6][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[5][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[4][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[3][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[2][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[1][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][1]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][2]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][3]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][4]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][5]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][6]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][7]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][8]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][9]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][10]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][11]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][12]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][13]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][14]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][15]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][16]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][17]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][18]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][19]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][20]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][21]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][22]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][23]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (10041): Inferred latch for "MIC_MEM[0][24]" at controlador_micro.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
Info (12128): Elaborating entity "CONTROLADOR_PRIN" for hierarchy "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 51
Warning (10541): VHDL Signal Declaration warning at controlador_prin.vhd(12): used implicit default value for signal "ACC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 12
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "PRIN_MEM", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "IR", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "RDM", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "REM1", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "ACC", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "R1", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "R2", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "BUS_ULA1", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "BUS_ULA2", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "BUS_EXT3", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "BUS_ULA1_OUT", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "BUS_ULA2_OUT", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "BUS_EXT3_OUT", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "PC_OUT", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (10631): VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable "IR_OUT", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR_OUT[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC_OUT[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3_OUT[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2_OUT[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1_OUT[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_EXT3[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA2[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "BUS_ULA1[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R2[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "R1[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "process_0:ACC[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "REM1[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "REM1[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "REM1[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "REM1[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "REM1[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "REM1[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "RDM[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "IR[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PC[15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[49][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[48][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[47][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[46][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[45][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[44][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[43][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[42][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[41][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[40][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[39][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[38][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[37][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[36][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[35][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[34][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[33][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[32][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[31][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[30][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[29][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[28][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[27][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[26][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[25][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[24][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[23][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[22][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[21][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[20][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[19][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[18][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[17][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[16][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[15][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[14][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[13][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[12][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[11][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[10][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[9][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[8][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[7][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[6][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[5][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[4][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[3][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[2][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[1][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][0]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][1]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][2]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][3]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][4]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][5]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][6]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][7]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][8]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][9]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][10]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][11]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][12]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][13]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][14]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (10041): Inferred latch for "PRIN_MEM[0][15]" at controlador_prin.vhd(21) File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Info (12128): Elaborating entity "DISPLAY_SEGS" for hierarchy "DISPLAY_SEGS:DISPLAY_SEGS_1" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at display_segs.vhd(19): used explicit default value for signal "seg_nums" because signal was never assigned a value File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd Line: 19
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[15]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[15]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[14]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[14]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[13]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[13]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[12]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[12]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[11]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[11]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[10]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[10]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[9]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[9]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[8]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[8]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[7]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[7]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[6]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[6]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[5]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[5]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[4]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[4]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[3]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[3]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[2]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[2]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[1]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[1]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Info (13026): Duplicate LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R2[0]" merged with LATCH primitive "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|R1[0]" File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|\process_0:ACC[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PC[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA1[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|IR[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|RDM[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_ULA2[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT1[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT1[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT1[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT1[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1|BUS_INT2[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|BUS_EXT3[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|REM1[4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][15] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][14] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][13] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][12] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][11] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][10] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][9] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][8] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][7] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][6] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][5] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][4] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][3] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][2] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][1] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[3][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[10][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[2][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[11][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[12][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[5][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[4][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[13][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[1][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[8][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[0][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[9][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[14][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[7][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[6][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[15][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[19][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[18][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[20][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[17][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13012): Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1|PRIN_MEM[16][0] has unsafe behavior File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3 File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 24
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CLK_LED" is stuck at GND File: C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2268 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 2223 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 957 warnings
    Info: Peak virtual memory: 870 megabytes
    Info: Processing ended: Thu Dec 01 12:13:18 2016
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:29


