<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: DSI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">DSI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>DSI Controller.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for DSI_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_d_s_i___type_def__coll__graph.png" border="0" usemap="#a_d_s_i___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_d_s_i___type_def_coll__map" id="a_d_s_i___type_def_coll__map">
<area shape="rect" title="DSI Controller." alt="" coords="5,5,113,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6349b3f5bd84a9d19d3de5b8c36ce900" id="r_a6349b3f5bd84a9d19d3de5b8c36ce900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6349b3f5bd84a9d19d3de5b8c36ce900">VR</a></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97" id="r_a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="memitem:a5aa70d8b857aa2b3fb2b1767eb2b82e0" id="r_a5aa70d8b857aa2b3fb2b1767eb2b82e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5aa70d8b857aa2b3fb2b1767eb2b82e0">LVCIDR</a></td></tr>
<tr class="memitem:adec8c4fe22023eb8df6fb9069b9204a5" id="r_adec8c4fe22023eb8df6fb9069b9204a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adec8c4fe22023eb8df6fb9069b9204a5">LCOLCR</a></td></tr>
<tr class="memitem:aa88f7acf487a73acd763e8478ac58e7c" id="r_aa88f7acf487a73acd763e8478ac58e7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa88f7acf487a73acd763e8478ac58e7c">LPCR</a></td></tr>
<tr class="memitem:ad7eabfe197dd4e367c4817b64fc8a207" id="r_ad7eabfe197dd4e367c4817b64fc8a207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7eabfe197dd4e367c4817b64fc8a207">LPMCR</a></td></tr>
<tr class="memitem:a5a51afd3eec34b9f5806b754eb0101a1" id="r_a5a51afd3eec34b9f5806b754eb0101a1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a51afd3eec34b9f5806b754eb0101a1">RESERVED0</a> [4]</td></tr>
<tr class="memitem:a6091bd215b74df162dd3bc51621c63ca" id="r_a6091bd215b74df162dd3bc51621c63ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6091bd215b74df162dd3bc51621c63ca">PCR</a></td></tr>
<tr class="memitem:a6af90ed872fae7ae9c9137fd3dc0c603" id="r_a6af90ed872fae7ae9c9137fd3dc0c603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6af90ed872fae7ae9c9137fd3dc0c603">GVCIDR</a></td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798" id="r_a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="memitem:a1f5e9f6d7b4cd70ea6bbe007a0c80cc2" id="r_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">VMCR</a></td></tr>
<tr class="memitem:abcf10f676fb04e2f4ef0ee2f6ee8dcdd" id="r_abcf10f676fb04e2f4ef0ee2f6ee8dcdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcf10f676fb04e2f4ef0ee2f6ee8dcdd">VPCR</a></td></tr>
<tr class="memitem:a697344e75543c71d76b265916e4cffba" id="r_a697344e75543c71d76b265916e4cffba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a697344e75543c71d76b265916e4cffba">VCCR</a></td></tr>
<tr class="memitem:ac5764e1f1815411d35a474f01066f196" id="r_ac5764e1f1815411d35a474f01066f196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5764e1f1815411d35a474f01066f196">VNPCR</a></td></tr>
<tr class="memitem:a8acb521d329627ad33515b7916b4103e" id="r_a8acb521d329627ad33515b7916b4103e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8acb521d329627ad33515b7916b4103e">VHSACR</a></td></tr>
<tr class="memitem:afb9fe674d72b1ec0d31697106b58b8b7" id="r_afb9fe674d72b1ec0d31697106b58b8b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb9fe674d72b1ec0d31697106b58b8b7">VHBPCR</a></td></tr>
<tr class="memitem:a2705ad75dd72e009b8df3400b8819426" id="r_a2705ad75dd72e009b8df3400b8819426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2705ad75dd72e009b8df3400b8819426">VLCR</a></td></tr>
<tr class="memitem:a0c20992c8f20f040628e8dd16b67b399" id="r_a0c20992c8f20f040628e8dd16b67b399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c20992c8f20f040628e8dd16b67b399">VVSACR</a></td></tr>
<tr class="memitem:ade15b1e2ed1957d5c8e24adca1509169" id="r_ade15b1e2ed1957d5c8e24adca1509169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade15b1e2ed1957d5c8e24adca1509169">VVBPCR</a></td></tr>
<tr class="memitem:a27fc5f60a3c37d104411a90628bc75c3" id="r_a27fc5f60a3c37d104411a90628bc75c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27fc5f60a3c37d104411a90628bc75c3">VVFPCR</a></td></tr>
<tr class="memitem:aa85636f59d822a5efe0b0b4c3ac7d5f4" id="r_aa85636f59d822a5efe0b0b4c3ac7d5f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa85636f59d822a5efe0b0b4c3ac7d5f4">VVACR</a></td></tr>
<tr class="memitem:a45337ccbf651d195c2c113b91c0abb30" id="r_a45337ccbf651d195c2c113b91c0abb30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45337ccbf651d195c2c113b91c0abb30">LCCR</a></td></tr>
<tr class="memitem:a28425c08d0f99dc282950144e02c084e" id="r_a28425c08d0f99dc282950144e02c084e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28425c08d0f99dc282950144e02c084e">CMCR</a></td></tr>
<tr class="memitem:aa3607a56076e3621468a0f89c1551e99" id="r_aa3607a56076e3621468a0f89c1551e99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3607a56076e3621468a0f89c1551e99">GHCR</a></td></tr>
<tr class="memitem:a8ed572f0779c735318463aa01dca3322" id="r_a8ed572f0779c735318463aa01dca3322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ed572f0779c735318463aa01dca3322">GPDR</a></td></tr>
<tr class="memitem:ad1d17a2648bfc75d9ce470ddcb97f8ff" id="r_ad1d17a2648bfc75d9ce470ddcb97f8ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1d17a2648bfc75d9ce470ddcb97f8ff">GPSR</a></td></tr>
<tr class="memitem:af739b272242d2b13e67f53ddb908ff97" id="r_af739b272242d2b13e67f53ddb908ff97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af739b272242d2b13e67f53ddb908ff97">TCCR</a> [6]</td></tr>
<tr class="memitem:ac689816b67ce3d5a6ef496bd97c57eca" id="r_ac689816b67ce3d5a6ef496bd97c57eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac689816b67ce3d5a6ef496bd97c57eca">TDCR</a></td></tr>
<tr class="memitem:a8ee3caa69ce871e68d1ca66a8640a9a9" id="r_a8ee3caa69ce871e68d1ca66a8640a9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ee3caa69ce871e68d1ca66a8640a9a9">CLCR</a></td></tr>
<tr class="memitem:ae46f5a0bfdbaa03ce98672c3fa65730d" id="r_ae46f5a0bfdbaa03ce98672c3fa65730d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae46f5a0bfdbaa03ce98672c3fa65730d">CLTCR</a></td></tr>
<tr class="memitem:abb5694635b72d5bf5ef25023070492b3" id="r_abb5694635b72d5bf5ef25023070492b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb5694635b72d5bf5ef25023070492b3">DLTCR</a></td></tr>
<tr class="memitem:a5cb818b16506f04ab31cd6ba46dad854" id="r_a5cb818b16506f04ab31cd6ba46dad854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cb818b16506f04ab31cd6ba46dad854">PCTLR</a></td></tr>
<tr class="memitem:a3b3d7b0505944ec6cd0657f122cbc40e" id="r_a3b3d7b0505944ec6cd0657f122cbc40e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b3d7b0505944ec6cd0657f122cbc40e">PCONFR</a></td></tr>
<tr class="memitem:a6455dee3c68bd18ad586ebd7e88de1c7" id="r_a6455dee3c68bd18ad586ebd7e88de1c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6455dee3c68bd18ad586ebd7e88de1c7">PUCR</a></td></tr>
<tr class="memitem:a3c44fbc278fa4361c9f06ce86cd0236b" id="r_a3c44fbc278fa4361c9f06ce86cd0236b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c44fbc278fa4361c9f06ce86cd0236b">PTTCR</a></td></tr>
<tr class="memitem:a909d70d4d88dd6731a07b76a21c8214b" id="r_a909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="memitem:a3c50f8698052818ea3024b4b52d65886" id="r_a3c50f8698052818ea3024b4b52d65886"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c50f8698052818ea3024b4b52d65886">RESERVED1</a> [2]</td></tr>
<tr class="memitem:a973944212869adb4c6fb039a0a16c039" id="r_a973944212869adb4c6fb039a0a16c039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a973944212869adb4c6fb039a0a16c039">ISR</a> [2]</td></tr>
<tr class="memitem:a1eaca686abd3c27a85bd13346cb70163" id="r_a1eaca686abd3c27a85bd13346cb70163"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1eaca686abd3c27a85bd13346cb70163">IER</a> [2]</td></tr>
<tr class="memitem:a084078d9f3cece4b4ad554e2c700919f" id="r_a084078d9f3cece4b4ad554e2c700919f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a084078d9f3cece4b4ad554e2c700919f">RESERVED2</a> [3]</td></tr>
<tr class="memitem:a056bece8ebbb0b4022d6166f59698ca2" id="r_a056bece8ebbb0b4022d6166f59698ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a056bece8ebbb0b4022d6166f59698ca2">FIR</a> [2]</td></tr>
<tr class="memitem:a8c5cc398041224f38803ecf5b544943f" id="r_a8c5cc398041224f38803ecf5b544943f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c5cc398041224f38803ecf5b544943f">RESERVED3</a> [8]</td></tr>
<tr class="memitem:a8ac698c8f34ec80f0a5f737a662c25b1" id="r_a8ac698c8f34ec80f0a5f737a662c25b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ac698c8f34ec80f0a5f737a662c25b1">VSCR</a></td></tr>
<tr class="memitem:ab47f7f00aca237787f484db0558735a4" id="r_ab47f7f00aca237787f484db0558735a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab47f7f00aca237787f484db0558735a4">RESERVED4</a> [2]</td></tr>
<tr class="memitem:ade4f4e7fc1c188af585a23889a95aeff" id="r_ade4f4e7fc1c188af585a23889a95aeff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade4f4e7fc1c188af585a23889a95aeff">LCVCIDR</a></td></tr>
<tr class="memitem:aba277f1cd31da079d07a3ad1d6775b54" id="r_aba277f1cd31da079d07a3ad1d6775b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba277f1cd31da079d07a3ad1d6775b54">LCCCR</a></td></tr>
<tr class="memitem:adb4bebbe6b0ac5c1518bc6efb1086fd9" id="r_adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="memitem:a0779b0195249d52afca2ac232e400d89" id="r_a0779b0195249d52afca2ac232e400d89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0779b0195249d52afca2ac232e400d89">LPMCCR</a></td></tr>
<tr class="memitem:a9f6d0bcdc24876b7f73fdbb2ed4f8ba8" id="r_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f6d0bcdc24876b7f73fdbb2ed4f8ba8">RESERVED6</a> [7]</td></tr>
<tr class="memitem:ad17bfd107d8f1cc3648f028ee2d1f8a7" id="r_ad17bfd107d8f1cc3648f028ee2d1f8a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad17bfd107d8f1cc3648f028ee2d1f8a7">VMCCR</a></td></tr>
<tr class="memitem:ab4720f16225bc17b3dba7d8caf773807" id="r_ab4720f16225bc17b3dba7d8caf773807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4720f16225bc17b3dba7d8caf773807">VPCCR</a></td></tr>
<tr class="memitem:a3dfde0e1ba08eb3f49d56be82f70279d" id="r_a3dfde0e1ba08eb3f49d56be82f70279d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dfde0e1ba08eb3f49d56be82f70279d">VCCCR</a></td></tr>
<tr class="memitem:a494e0b2abf2c5a06dab01d08c65af55a" id="r_a494e0b2abf2c5a06dab01d08c65af55a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a494e0b2abf2c5a06dab01d08c65af55a">VNPCCR</a></td></tr>
<tr class="memitem:a66d476d7df8ef8e87d3da38a031567dd" id="r_a66d476d7df8ef8e87d3da38a031567dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66d476d7df8ef8e87d3da38a031567dd">VHSACCR</a></td></tr>
<tr class="memitem:a1b33578fd6aff98f4435bc3685b49939" id="r_a1b33578fd6aff98f4435bc3685b49939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b33578fd6aff98f4435bc3685b49939">VHBPCCR</a></td></tr>
<tr class="memitem:a205dca2d71dc6f893f9c4f22d28cba9d" id="r_a205dca2d71dc6f893f9c4f22d28cba9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a205dca2d71dc6f893f9c4f22d28cba9d">VLCCR</a></td></tr>
<tr class="memitem:ae60126856ac70dc332b9859a415b2f06" id="r_ae60126856ac70dc332b9859a415b2f06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae60126856ac70dc332b9859a415b2f06">VVSACCR</a></td></tr>
<tr class="memitem:aa0baa0eb0c246bbabfd63047936e1c19" id="r_aa0baa0eb0c246bbabfd63047936e1c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0baa0eb0c246bbabfd63047936e1c19">VVBPCCR</a></td></tr>
<tr class="memitem:a1e1999e8c3a7bb04ff76c6b796a276de" id="r_a1e1999e8c3a7bb04ff76c6b796a276de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e1999e8c3a7bb04ff76c6b796a276de">VVFPCCR</a></td></tr>
<tr class="memitem:a3ce471d524b62bb455983e94114996d0" id="r_a3ce471d524b62bb455983e94114996d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ce471d524b62bb455983e94114996d0">VVACCR</a></td></tr>
<tr class="memitem:ac2f9e802040136e73422d91195ea8690" id="r_ac2f9e802040136e73422d91195ea8690"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2f9e802040136e73422d91195ea8690">RESERVED7</a> [11]</td></tr>
<tr class="memitem:a18c15f63e6eeeb8cae9403c81ed5419f" id="r_a18c15f63e6eeeb8cae9403c81ed5419f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18c15f63e6eeeb8cae9403c81ed5419f">TDCCR</a></td></tr>
<tr class="memitem:a5091c517c0810731699b5c312a5e8475" id="r_a5091c517c0810731699b5c312a5e8475"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5091c517c0810731699b5c312a5e8475">RESERVED8</a> [155]</td></tr>
<tr class="memitem:a2f09c62b1fbeff179ab435e0cd07a2ba" id="r_a2f09c62b1fbeff179ab435e0cd07a2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f09c62b1fbeff179ab435e0cd07a2ba">WCFGR</a></td></tr>
<tr class="memitem:a4ca8d4e372398db0e5045993ffa56b05" id="r_a4ca8d4e372398db0e5045993ffa56b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ca8d4e372398db0e5045993ffa56b05">WCR</a></td></tr>
<tr class="memitem:abf251c3d39400d58da7eb5c8f8354160" id="r_abf251c3d39400d58da7eb5c8f8354160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf251c3d39400d58da7eb5c8f8354160">WIER</a></td></tr>
<tr class="memitem:a5ae1f4ac0e821b4d9f945e1b9d7aeccc" id="r_a5ae1f4ac0e821b4d9f945e1b9d7aeccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ae1f4ac0e821b4d9f945e1b9d7aeccc">WISR</a></td></tr>
<tr class="memitem:a72700b16163185c01a76b121f2a260d4" id="r_a72700b16163185c01a76b121f2a260d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72700b16163185c01a76b121f2a260d4">WIFCR</a></td></tr>
<tr class="memitem:ad5e6ea0a37a7f654716cd4036ad9d54a" id="r_ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="memitem:af13e333411bfc7c44433b91f22091e49" id="r_af13e333411bfc7c44433b91f22091e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af13e333411bfc7c44433b91f22091e49">WPCR</a> [5]</td></tr>
<tr class="memitem:a7c173f2fa5c4ef64aafebcccaebf05fd" id="r_a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="memitem:a5eb6c6db929319dddfbb044e546f4d93" id="r_a5eb6c6db929319dddfbb044e546f4d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5eb6c6db929319dddfbb044e546f4d93">WRPCR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DSI Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00407">407</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="a5e1322e27c40bf91d172f9673f205c97" name="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI HOST Clock Control Register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00411">411</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a8ee3caa69ce871e68d1ca66a8640a9a9" name="a8ee3caa69ce871e68d1ca66a8640a9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee3caa69ce871e68d1ca66a8640a9a9">&#9670;&#160;</a></span>CLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Clock Lane Configuration Register, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00438">438</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ae46f5a0bfdbaa03ce98672c3fa65730d" name="ae46f5a0bfdbaa03ce98672c3fa65730d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46f5a0bfdbaa03ce98672c3fa65730d">&#9670;&#160;</a></span>CLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Clock Lane Timer Configuration Register, Address offset: 0x98 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00439">439</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a28425c08d0f99dc282950144e02c084e" name="a28425c08d0f99dc282950144e02c084e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28425c08d0f99dc282950144e02c084e">&#9670;&#160;</a></span>CMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Command Mode Configuration Register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00432">432</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Control Register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00410">410</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="abb5694635b72d5bf5ef25023070492b3" name="abb5694635b72d5bf5ef25023070492b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5694635b72d5bf5ef25023070492b3">&#9670;&#160;</a></span>DLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Data Lane Timer Configuration Register, Address offset: 0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00440">440</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a056bece8ebbb0b4022d6166f59698ca2" name="a056bece8ebbb0b4022d6166f59698ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056bece8ebbb0b4022d6166f59698ca2">&#9670;&#160;</a></span>FIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Force Interrupt Register, Address offset: 0xD8-0xDF </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00450">450</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="aa3607a56076e3621468a0f89c1551e99" name="aa3607a56076e3621468a0f89c1551e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3607a56076e3621468a0f89c1551e99">&#9670;&#160;</a></span>GHCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GHCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Header Configuration Register, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00433">433</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a8ed572f0779c735318463aa01dca3322" name="a8ed572f0779c735318463aa01dca3322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed572f0779c735318463aa01dca3322">&#9670;&#160;</a></span>GPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Payload Data Register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00434">434</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ad1d17a2648bfc75d9ce470ddcb97f8ff" name="ad1d17a2648bfc75d9ce470ddcb97f8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d17a2648bfc75d9ce470ddcb97f8ff">&#9670;&#160;</a></span>GPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Packet Status Register, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00435">435</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a6af90ed872fae7ae9c9137fd3dc0c603" name="a6af90ed872fae7ae9c9137fd3dc0c603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af90ed872fae7ae9c9137fd3dc0c603">&#9670;&#160;</a></span>GVCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic VCID Register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00418">418</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a1eaca686abd3c27a85bd13346cb70163" name="a1eaca686abd3c27a85bd13346cb70163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eaca686abd3c27a85bd13346cb70163">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Interrupt Enable Register, Address offset: 0xC4-0xCB </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00448">448</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a973944212869adb4c6fb039a0a16c039" name="a973944212869adb4c6fb039a0a16c039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973944212869adb4c6fb039a0a16c039">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Interrupt &amp; Status Register, Address offset: 0xBC-0xC3 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00447">447</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="aba277f1cd31da079d07a3ad1d6775b54" name="aba277f1cd31da079d07a3ad1d6775b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba277f1cd31da079d07a3ad1d6775b54">&#9670;&#160;</a></span>LCCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Current Color Coding Register, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00455">455</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a45337ccbf651d195c2c113b91c0abb30" name="a45337ccbf651d195c2c113b91c0abb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45337ccbf651d195c2c113b91c0abb30">&#9670;&#160;</a></span>LCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Command Configuration Register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00431">431</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="adec8c4fe22023eb8df6fb9069b9204a5" name="adec8c4fe22023eb8df6fb9069b9204a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec8c4fe22023eb8df6fb9069b9204a5">&#9670;&#160;</a></span>LCOLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCOLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Color Coding Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00413">413</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ade4f4e7fc1c188af585a23889a95aeff" name="ade4f4e7fc1c188af585a23889a95aeff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade4f4e7fc1c188af585a23889a95aeff">&#9670;&#160;</a></span>LCVCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Current VCID Register, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00454">454</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="aa88f7acf487a73acd763e8478ac58e7c" name="aa88f7acf487a73acd763e8478ac58e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa88f7acf487a73acd763e8478ac58e7c">&#9670;&#160;</a></span>LPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Polarity Configuration Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00414">414</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a0779b0195249d52afca2ac232e400d89" name="a0779b0195249d52afca2ac232e400d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0779b0195249d52afca2ac232e400d89">&#9670;&#160;</a></span>LPMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Low-power Mode Current Configuration Register, Address offset: 0x118 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00457">457</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ad7eabfe197dd4e367c4817b64fc8a207" name="ad7eabfe197dd4e367c4817b64fc8a207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eabfe197dd4e367c4817b64fc8a207">&#9670;&#160;</a></span>LPMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Low-Power Mode Configuration Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00415">415</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a5aa70d8b857aa2b3fb2b1767eb2b82e0" name="a5aa70d8b857aa2b3fb2b1767eb2b82e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa70d8b857aa2b3fb2b1767eb2b82e0">&#9670;&#160;</a></span>LVCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC VCID Register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00412">412</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798" name="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&#160;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Mode Configuration Register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00419">419</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a3b3d7b0505944ec6cd0657f122cbc40e" name="a3b3d7b0505944ec6cd0657f122cbc40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3d7b0505944ec6cd0657f122cbc40e">&#9670;&#160;</a></span>PCONFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCONFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Configuration Register, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00442">442</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a6091bd215b74df162dd3bc51621c63ca" name="a6091bd215b74df162dd3bc51621c63ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6091bd215b74df162dd3bc51621c63ca">&#9670;&#160;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Protocol Configuration Register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00417">417</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a5cb818b16506f04ab31cd6ba46dad854" name="a5cb818b16506f04ab31cd6ba46dad854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb818b16506f04ab31cd6ba46dad854">&#9670;&#160;</a></span>PCTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Control Register, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00441">441</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a909d70d4d88dd6731a07b76a21c8214b" name="a909d70d4d88dd6731a07b76a21c8214b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909d70d4d88dd6731a07b76a21c8214b">&#9670;&#160;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Status Register, Address offset: 0xB0 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00445">445</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a3c44fbc278fa4361c9f06ce86cd0236b" name="a3c44fbc278fa4361c9f06ce86cd0236b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c44fbc278fa4361c9f06ce86cd0236b">&#9670;&#160;</a></span>PTTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY TX Triggers Configuration Register, Address offset: 0xAC </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00444">444</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a6455dee3c68bd18ad586ebd7e88de1c7" name="a6455dee3c68bd18ad586ebd7e88de1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6455dee3c68bd18ad586ebd7e88de1c7">&#9670;&#160;</a></span>PUCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY ULPS Control Register, Address offset: 0xA8 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00443">443</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a5a51afd3eec34b9f5806b754eb0101a1" name="a5a51afd3eec34b9f5806b754eb0101a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a51afd3eec34b9f5806b754eb0101a1">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C - 0x2B </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00416">416</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a3c50f8698052818ea3024b4b52d65886" name="a3c50f8698052818ea3024b4b52d65886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c50f8698052818ea3024b4b52d65886">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xB4 - 0xBB </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00446">446</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a7c173f2fa5c4ef64aafebcccaebf05fd" name="a7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c173f2fa5c4ef64aafebcccaebf05fd">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x42C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00480">480</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a084078d9f3cece4b4ad554e2c700919f" name="a084078d9f3cece4b4ad554e2c700919f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084078d9f3cece4b4ad554e2c700919f">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xD0 - 0xD7 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00449">449</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a8c5cc398041224f38803ecf5b544943f" name="a8c5cc398041224f38803ecf5b544943f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5cc398041224f38803ecf5b544943f">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xE0 - 0xFF </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00451">451</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ab47f7f00aca237787f484db0558735a4" name="ab47f7f00aca237787f484db0558735a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47f7f00aca237787f484db0558735a4">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x104 - 0x10B </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00453">453</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="adb4bebbe6b0ac5c1518bc6efb1086fd9" name="adb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00456">456</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a9f6d0bcdc24876b7f73fdbb2ed4f8ba8" name="a9f6d0bcdc24876b7f73fdbb2ed4f8ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6d0bcdc24876b7f73fdbb2ed4f8ba8">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x11C - 0x137 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00458">458</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ac2f9e802040136e73422d91195ea8690" name="ac2f9e802040136e73422d91195ea8690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f9e802040136e73422d91195ea8690">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x164 - 0x18F </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00470">470</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a5091c517c0810731699b5c312a5e8475" name="a5091c517c0810731699b5c312a5e8475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5091c517c0810731699b5c312a5e8475">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x194 - 0x3FF </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00472">472</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ad5e6ea0a37a7f654716cd4036ad9d54a" name="ad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x414 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00478">478</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="af739b272242d2b13e67f53ddb908ff97" name="af739b272242d2b13e67f53ddb908ff97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af739b272242d2b13e67f53ddb908ff97">&#9670;&#160;</a></span>TCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Timeout Counter Configuration Register, Address offset: 0x78-0x8F </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00436">436</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a18c15f63e6eeeb8cae9403c81ed5419f" name="a18c15f63e6eeeb8cae9403c81ed5419f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c15f63e6eeeb8cae9403c81ed5419f">&#9670;&#160;</a></span>TDCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host 3D Current Configuration Register, Address offset: 0x190 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00471">471</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ac689816b67ce3d5a6ef496bd97c57eca" name="ac689816b67ce3d5a6ef496bd97c57eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac689816b67ce3d5a6ef496bd97c57eca">&#9670;&#160;</a></span>TDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host 3D Configuration Register, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00437">437</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a3dfde0e1ba08eb3f49d56be82f70279d" name="a3dfde0e1ba08eb3f49d56be82f70279d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfde0e1ba08eb3f49d56be82f70279d">&#9670;&#160;</a></span>VCCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Chunks Current Configuration Register, Address offset: 0x140 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00461">461</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a697344e75543c71d76b265916e4cffba" name="a697344e75543c71d76b265916e4cffba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697344e75543c71d76b265916e4cffba">&#9670;&#160;</a></span>VCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Chunks Configuration Register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00422">422</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a1b33578fd6aff98f4435bc3685b49939" name="a1b33578fd6aff98f4435bc3685b49939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b33578fd6aff98f4435bc3685b49939">&#9670;&#160;</a></span>VHBPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHBPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HBP Current Configuration Register, Address offset: 0x14C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00464">464</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="afb9fe674d72b1ec0d31697106b58b8b7" name="afb9fe674d72b1ec0d31697106b58b8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9fe674d72b1ec0d31697106b58b8b7">&#9670;&#160;</a></span>VHBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HBP Configuration Register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00425">425</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a66d476d7df8ef8e87d3da38a031567dd" name="a66d476d7df8ef8e87d3da38a031567dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d476d7df8ef8e87d3da38a031567dd">&#9670;&#160;</a></span>VHSACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHSACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HSA Current Configuration Register, Address offset: 0x148 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00463">463</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a8acb521d329627ad33515b7916b4103e" name="a8acb521d329627ad33515b7916b4103e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8acb521d329627ad33515b7916b4103e">&#9670;&#160;</a></span>VHSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HSA Configuration Register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00424">424</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a205dca2d71dc6f893f9c4f22d28cba9d" name="a205dca2d71dc6f893f9c4f22d28cba9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205dca2d71dc6f893f9c4f22d28cba9d">&#9670;&#160;</a></span>VLCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VLCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Line Current Configuration Register, Address offset: 0x150 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00465">465</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a2705ad75dd72e009b8df3400b8819426" name="a2705ad75dd72e009b8df3400b8819426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2705ad75dd72e009b8df3400b8819426">&#9670;&#160;</a></span>VLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Line Configuration Register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00426">426</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ad17bfd107d8f1cc3648f028ee2d1f8a7" name="ad17bfd107d8f1cc3648f028ee2d1f8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17bfd107d8f1cc3648f028ee2d1f8a7">&#9670;&#160;</a></span>VMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Mode Current Configuration Register, Address offset: 0x138 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00459">459</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a1f5e9f6d7b4cd70ea6bbe007a0c80cc2" name="a1f5e9f6d7b4cd70ea6bbe007a0c80cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">&#9670;&#160;</a></span>VMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Mode Configuration Register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00420">420</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a494e0b2abf2c5a06dab01d08c65af55a" name="a494e0b2abf2c5a06dab01d08c65af55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494e0b2abf2c5a06dab01d08c65af55a">&#9670;&#160;</a></span>VNPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VNPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00462">462</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ac5764e1f1815411d35a474f01066f196" name="ac5764e1f1815411d35a474f01066f196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5764e1f1815411d35a474f01066f196">&#9670;&#160;</a></span>VNPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VNPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Null Packet Configuration Register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00423">423</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ab4720f16225bc17b3dba7d8caf773807" name="ab4720f16225bc17b3dba7d8caf773807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4720f16225bc17b3dba7d8caf773807">&#9670;&#160;</a></span>VPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Packet Current Configuration Register, Address offset: 0x13C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00460">460</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="abcf10f676fb04e2f4ef0ee2f6ee8dcdd" name="abcf10f676fb04e2f4ef0ee2f6ee8dcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf10f676fb04e2f4ef0ee2f6ee8dcdd">&#9670;&#160;</a></span>VPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Packet Configuration Register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00421">421</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a6349b3f5bd84a9d19d3de5b8c36ce900" name="a6349b3f5bd84a9d19d3de5b8c36ce900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6349b3f5bd84a9d19d3de5b8c36ce900">&#9670;&#160;</a></span>VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Version Register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00409">409</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a8ac698c8f34ec80f0a5f737a662c25b1" name="a8ac698c8f34ec80f0a5f737a662c25b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac698c8f34ec80f0a5f737a662c25b1">&#9670;&#160;</a></span>VSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Shadow Control Register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00452">452</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a3ce471d524b62bb455983e94114996d0" name="a3ce471d524b62bb455983e94114996d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce471d524b62bb455983e94114996d0">&#9670;&#160;</a></span>VVACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VA Current Configuration Register, Address offset: 0x160 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00469">469</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="aa85636f59d822a5efe0b0b4c3ac7d5f4" name="aa85636f59d822a5efe0b0b4c3ac7d5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85636f59d822a5efe0b0b4c3ac7d5f4">&#9670;&#160;</a></span>VVACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VA Configuration Register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00430">430</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="aa0baa0eb0c246bbabfd63047936e1c19" name="aa0baa0eb0c246bbabfd63047936e1c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0baa0eb0c246bbabfd63047936e1c19">&#9670;&#160;</a></span>VVBPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVBPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VBP Current Configuration Register, Address offset: 0x158 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00467">467</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ade15b1e2ed1957d5c8e24adca1509169" name="ade15b1e2ed1957d5c8e24adca1509169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade15b1e2ed1957d5c8e24adca1509169">&#9670;&#160;</a></span>VVBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VBP Configuration Register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00428">428</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a1e1999e8c3a7bb04ff76c6b796a276de" name="a1e1999e8c3a7bb04ff76c6b796a276de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1999e8c3a7bb04ff76c6b796a276de">&#9670;&#160;</a></span>VVFPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVFPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VFP Current Configuration Register, Address offset: 0x15C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00468">468</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a27fc5f60a3c37d104411a90628bc75c3" name="a27fc5f60a3c37d104411a90628bc75c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fc5f60a3c37d104411a90628bc75c3">&#9670;&#160;</a></span>VVFPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVFPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VFP Configuration Register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00429">429</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="ae60126856ac70dc332b9859a415b2f06" name="ae60126856ac70dc332b9859a415b2f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60126856ac70dc332b9859a415b2f06">&#9670;&#160;</a></span>VVSACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVSACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VSA Current Configuration Register, Address offset: 0x154 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00466">466</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a0c20992c8f20f040628e8dd16b67b399" name="a0c20992c8f20f040628e8dd16b67b399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c20992c8f20f040628e8dd16b67b399">&#9670;&#160;</a></span>VVSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VSA Configuration Register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00427">427</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a2f09c62b1fbeff179ab435e0cd07a2ba" name="a2f09c62b1fbeff179ab435e0cd07a2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f09c62b1fbeff179ab435e0cd07a2ba">&#9670;&#160;</a></span>WCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Configuration Register, Address offset: 0x400 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00473">473</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a4ca8d4e372398db0e5045993ffa56b05" name="a4ca8d4e372398db0e5045993ffa56b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca8d4e372398db0e5045993ffa56b05">&#9670;&#160;</a></span>WCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Control Register, Address offset: 0x404 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00474">474</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="abf251c3d39400d58da7eb5c8f8354160" name="abf251c3d39400d58da7eb5c8f8354160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf251c3d39400d58da7eb5c8f8354160">&#9670;&#160;</a></span>WIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt Enable Register, Address offset: 0x408 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00475">475</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a72700b16163185c01a76b121f2a260d4" name="a72700b16163185c01a76b121f2a260d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72700b16163185c01a76b121f2a260d4">&#9670;&#160;</a></span>WIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt Flag Clear Register, Address offset: 0x410 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00477">477</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a5ae1f4ac0e821b4d9f945e1b9d7aeccc" name="a5ae1f4ac0e821b4d9f945e1b9d7aeccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae1f4ac0e821b4d9f945e1b9d7aeccc">&#9670;&#160;</a></span>WISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt and Status Register, Address offset: 0x40C </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00476">476</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="af13e333411bfc7c44433b91f22091e49" name="af13e333411bfc7c44433b91f22091e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af13e333411bfc7c44433b91f22091e49">&#9670;&#160;</a></span>WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper PHY Configuration Register, Address offset: 0x418-0x42B </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00479">479</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a id="a5eb6c6db929319dddfbb044e546f4d93" name="a5eb6c6db929319dddfbb044e546f4d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb6c6db929319dddfbb044e546f4d93">&#9670;&#160;</a></span>WRPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430 </p>

<p class="definition">Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00481">481</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
