

================================================================
== Vitis HLS Report for 'IDST7B8_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Dec  9 15:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_38"   --->   Operation 9 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff"   --->   Operation 10 'read' 'cutoff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_37"   --->   Operation 11 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax"   --->   Operation 12 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin"   --->   Operation 13 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_36"   --->   Operation 14 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i"   --->   Operation 15 'read' 'sh_prom_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i"   --->   Operation 16 'read' 'sh_prom_i9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i"   --->   Operation 17 'read' 'conv3_i12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val"   --->   Operation 18 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val"   --->   Operation 19 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val"   --->   Operation 20 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val"   --->   Operation 21 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val"   --->   Operation 22 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val"   --->   Operation 23 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val"   --->   Operation 24 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val"   --->   Operation 25 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read"   --->   Operation 26 'zext' 'sh_prom_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read"   --->   Operation 27 'zext' 'sh_prom_i9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read"   --->   Operation 28 'sext' 'conv3_i12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.98ns)   --->   "%icmp50 = icmp_sgt  i29 %tmp_2, i29 0"   --->   Operation 29 'icmp' 'icmp50' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6"   --->   Operation 30 'icmp' 'cmp_i_i_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.01ns)   --->   "%cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5"   --->   Operation 31 'icmp' 'cmp_i_i_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4"   --->   Operation 32 'icmp' 'cmp_i_i_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%icmp47 = icmp_sgt  i30 %tmp_1, i30 0"   --->   Operation 33 'icmp' 'icmp47' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2"   --->   Operation 34 'icmp' 'cmp_i_i_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 35 'icmp' 'icmp' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0"   --->   Operation 36 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln21 = store i4 0, i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 37 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 38 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln21 = icmp_eq  i4 %j_1, i4 8" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 40 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln21 = add i4 %j_1, i4 1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 41 'add' 'add_ln21' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.i.split_ifconv, void %_Z12INV_MATMUL_8PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA8_S1_.exit.exitStub" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %j_1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 43 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i4 %j_1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 44 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_0_addr = getelementptr i7 %p_ZL7idst7_8_0, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 45 'getelementptr' 'p_ZL7idst7_8_0_addr' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 46 'load' 'p_ZL7idst7_8_0_load' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_1_addr = getelementptr i8 %p_ZL7idst7_8_1, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 47 'getelementptr' 'p_ZL7idst7_8_1_addr' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 48 'load' 'p_ZL7idst7_8_1_load' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_2_addr = getelementptr i8 %p_ZL7idst7_8_2, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 49 'getelementptr' 'p_ZL7idst7_8_2_addr' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 50 'load' 'p_ZL7idst7_8_2_load' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_3_addr = getelementptr i8 %p_ZL7idst7_8_3, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 51 'getelementptr' 'p_ZL7idst7_8_3_addr' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 52 'load' 'p_ZL7idst7_8_3_load' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_4_addr = getelementptr i8 %p_ZL7idst7_8_4, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 53 'getelementptr' 'p_ZL7idst7_8_4_addr' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 54 'load' 'p_ZL7idst7_8_4_load' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_5_addr = getelementptr i8 %p_ZL7idst7_8_5, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 55 'getelementptr' 'p_ZL7idst7_8_5_addr' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 56 'load' 'p_ZL7idst7_8_5_load' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_6_addr = getelementptr i8 %p_ZL7idst7_8_6, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 57 'getelementptr' 'p_ZL7idst7_8_6_addr' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 58 'load' 'p_ZL7idst7_8_6_load' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_7_addr = getelementptr i8 %p_ZL7idst7_8_7, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 59 'getelementptr' 'p_ZL7idst7_8_7_addr' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 60 'load' 'p_ZL7idst7_8_7_load' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 61 [1/1] (0.67ns)   --->   "%switch_ln35 = switch i3 %trunc_ln21, void %arrayidx22.i8.case.7, i3 0, void %arrayidx22.i8.case.0, i3 1, void %arrayidx22.i8.case.1, i3 2, void %arrayidx22.i8.case.2, i3 3, void %arrayidx22.i8.case.3, i3 4, void %arrayidx22.i8.case.4, i3 5, void %arrayidx22.i8.case.5, i3 6, void %arrayidx22.i8.case.6" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 61 'switch' 'switch_ln35' <Predicate = (!icmp_ln21)> <Delay = 0.67>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 62 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 63 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 64 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 64 'load' 'p_ZL7idst7_8_0_load' <Predicate = (cmp_i_i)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %p_ZL7idst7_8_0_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 65 'zext' 'zext_ln30' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.42ns)   --->   "%sum = mul i32 %zext_ln30, i32 %src_0_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 66 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.44ns)   --->   "%sum_1 = select i1 %cmp_i_i, i32 %sum, i32 0" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 67 'select' 'sum_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 68 'load' 'p_ZL7idst7_8_1_load' <Predicate = (icmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i8 %p_ZL7idst7_8_1_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 69 'sext' 'sext_ln30' <Predicate = (icmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.42ns)   --->   "%mul_ln30 = mul i32 %sext_ln30, i32 %src_1_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 70 'mul' 'mul_ln30' <Predicate = (icmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.01ns)   --->   "%sum_2 = add i32 %mul_ln30, i32 %sum_1" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 71 'add' 'sum_2' <Predicate = (icmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.44ns)   --->   "%sum_3 = select i1 %icmp, i32 %sum_2, i32 %sum_1" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 72 'select' 'sum_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 73 'load' 'p_ZL7idst7_8_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i8 %p_ZL7idst7_8_2_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 74 'sext' 'sext_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (3.42ns)   --->   "%mul_ln30_1 = mul i32 %sext_ln30_1, i32 %src_2_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 75 'mul' 'mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.01ns)   --->   "%sum_4 = add i32 %mul_ln30_1, i32 %sum_3" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 76 'add' 'sum_4' <Predicate = (cmp_i_i_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 77 'load' 'p_ZL7idst7_8_3_load' <Predicate = (icmp47)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i8 %p_ZL7idst7_8_3_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 78 'sext' 'sext_ln30_2' <Predicate = (icmp47)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.42ns)   --->   "%mul_ln30_2 = mul i32 %sext_ln30_2, i32 %src_3_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 79 'mul' 'mul_ln30_2' <Predicate = (icmp47)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 80 'load' 'p_ZL7idst7_8_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i8 %p_ZL7idst7_8_4_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 81 'sext' 'sext_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (3.42ns)   --->   "%mul_ln30_3 = mul i32 %sext_ln30_3, i32 %src_4_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 82 'mul' 'mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 83 'load' 'p_ZL7idst7_8_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 84 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 84 'load' 'p_ZL7idst7_8_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 85 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 85 'load' 'p_ZL7idst7_8_7_load' <Predicate = (icmp50)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 86 [1/1] (0.44ns)   --->   "%sum_5 = select i1 %cmp_i_i_2, i32 %sum_4, i32 %sum_3" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 86 'select' 'sum_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.01ns)   --->   "%sum_6 = add i32 %mul_ln30_2, i32 %sum_5" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 87 'add' 'sum_6' <Predicate = (icmp47)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.44ns)   --->   "%sum_7 = select i1 %icmp47, i32 %sum_6, i32 %sum_5" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 88 'select' 'sum_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.01ns)   --->   "%sum_8 = add i32 %mul_ln30_3, i32 %sum_7" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 89 'add' 'sum_8' <Predicate = (cmp_i_i_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.44ns)   --->   "%sum_9 = select i1 %cmp_i_i_4, i32 %sum_8, i32 %sum_7" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 90 'select' 'sum_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i8 %p_ZL7idst7_8_5_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 91 'sext' 'sext_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.42ns)   --->   "%mul_ln30_4 = mul i32 %sext_ln30_4, i32 %src_5_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 92 'mul' 'mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.01ns)   --->   "%sum_10 = add i32 %mul_ln30_4, i32 %sum_9" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 93 'add' 'sum_10' <Predicate = (cmp_i_i_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.44ns)   --->   "%sum_11 = select i1 %cmp_i_i_5, i32 %sum_10, i32 %sum_9" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 94 'select' 'sum_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i8 %p_ZL7idst7_8_6_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 95 'sext' 'sext_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (3.42ns)   --->   "%mul_ln30_5 = mul i32 %sext_ln30_5, i32 %src_6_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 96 'mul' 'mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.01ns)   --->   "%sum_12 = add i32 %mul_ln30_5, i32 %sum_11" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 97 'add' 'sum_12' <Predicate = (cmp_i_i_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.44ns)   --->   "%sum_13 = select i1 %cmp_i_i_6, i32 %sum_12, i32 %sum_11" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 98 'select' 'sum_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i8 %p_ZL7idst7_8_7_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 99 'sext' 'sext_ln30_6' <Predicate = (icmp50)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.42ns)   --->   "%mul_ln30_6 = mul i32 %sext_ln30_6, i32 %src_7_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 100 'mul' 'mul_ln30_6' <Predicate = (icmp50)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/IDST7.cpp:23->src/IDST7.cpp:114]   --->   Operation 101 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 103 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.01ns)   --->   "%sum_14 = add i32 %mul_ln30_6, i32 %sum_13" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 104 'add' 'sum_14' <Predicate = (icmp50)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sum_15 = select i1 %icmp50, i32 %sum_14, i32 %sum_13" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 105 'select' 'sum_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sext_ln34 = sext i32 %sum_15" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 106 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln34 = add i33 %sext_ln34, i33 %conv3_i12_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 107 'add' 'add_ln34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.46ns)   --->   "%shl_ln34 = shl i33 %add_ln34, i33 %sh_prom_i9_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 108 'shl' 'shl_ln34' <Predicate = (tmp_3)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.46ns)   --->   "%ashr_ln34 = ashr i33 %add_ln34, i33 %sh_prom_i_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 109 'ashr' 'ashr_ln34' <Predicate = (!tmp_3)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i33 %shl_ln34" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 110 'trunc' 'trunc_ln34' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i33 %ashr_ln34" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 111 'trunc' 'trunc_ln34_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.44ns)   --->   "%scaled = select i1 %tmp_3, i32 %trunc_ln34, i32 %trunc_ln34_1" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 112 'select' 'scaled' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.01ns)   --->   "%icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read" [src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 113 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.01ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read" [src/IDST7.cpp:9->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 114 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled" [src/IDST7.cpp:9->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 115 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 116 'select' 'select_ln8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 117 'write' 'write_ln35' <Predicate = (trunc_ln21 == 6)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 118 'br' 'br_ln35' <Predicate = (trunc_ln21 == 6)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 119 'write' 'write_ln35' <Predicate = (trunc_ln21 == 5)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 120 'br' 'br_ln35' <Predicate = (trunc_ln21 == 5)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 121 'write' 'write_ln35' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 122 'br' 'br_ln35' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 123 'write' 'write_ln35' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 124 'br' 'br_ln35' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 125 'write' 'write_ln35' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 126 'br' 'br_ln35' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 127 'write' 'write_ln35' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 128 'br' 'br_ln35' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 129 'write' 'write_ln35' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 130 'br' 'br_ln35' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 131 'write' 'write_ln35' <Predicate = (trunc_ln21 == 7)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 132 'br' 'br_ln35' <Predicate = (trunc_ln21 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.651ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', src/IDST7.cpp:21->src/IDST7.cpp:114) of constant 0 on local variable 'j', src/IDST7.cpp:21->src/IDST7.cpp:114 [65]  (0.427 ns)
	'load' operation 4 bit ('j', src/IDST7.cpp:21->src/IDST7.cpp:114) on local variable 'j', src/IDST7.cpp:21->src/IDST7.cpp:114 [68]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', src/IDST7.cpp:21->src/IDST7.cpp:114) [69]  (0.797 ns)
	'store' operation 0 bit ('store_ln21', src/IDST7.cpp:21->src/IDST7.cpp:114) of variable 'add_ln21', src/IDST7.cpp:21->src/IDST7.cpp:114 on local variable 'j', src/IDST7.cpp:21->src/IDST7.cpp:114 [162]  (0.427 ns)

 <State 2>: 7.027ns
The critical path consists of the following:
	'load' operation 7 bit ('p_ZL7idst7_8_0_load', src/IDST7.cpp:30->src/IDST7.cpp:114) on array 'p_ZL7idst7_8_0' [79]  (0.677 ns)
	'mul' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [81]  (3.420 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [82]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [87]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [88]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [93]  (1.016 ns)

 <State 3>: 6.350ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln30_4', src/IDST7.cpp:30->src/IDST7.cpp:114) [110]  (3.420 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [111]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [112]  (0.449 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [117]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [118]  (0.449 ns)

 <State 4>: 5.406ns
The critical path consists of the following:
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [123]  (1.016 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [124]  (0.000 ns)
	'add' operation 33 bit ('add_ln34', src/IDST7.cpp:34->src/IDST7.cpp:114) [126]  (1.016 ns)
	'shl' operation 33 bit ('shl_ln34', src/IDST7.cpp:34->src/IDST7.cpp:114) [127]  (1.460 ns)
	'select' operation 32 bit ('scaled', src/IDST7.cpp:34->src/IDST7.cpp:114) [131]  (0.449 ns)
	'icmp' operation 1 bit ('icmp_ln8', src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114) [132]  (1.016 ns)
	'select' operation 32 bit ('select_ln8', src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114) [135]  (0.449 ns)
	wire write operation ('write_ln35', src/IDST7.cpp:35->src/IDST7.cpp:114) on port 'dst_6' (src/IDST7.cpp:35->src/IDST7.cpp:114) [138]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
