// Seed: 124826992
module module_0 (
    input tri0 id_0
    , id_8,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    output tri0 id_4,
    output supply1 id_5,
    output wire id_6
);
  assign id_6 = id_8;
  assign id_8 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd66
) (
    input supply0 id_0,
    output tri id_1,
    input uwire _id_2,
    input tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output wire id_7
);
  integer [1 : -1 'b0] id_9;
  assign id_7 = -1;
  bit id_10 = id_0;
  always @(id_2 * id_9 * -1 - 1'b0) begin : LABEL_0
    id_10 = id_10;
  end
  real [id_2 : 1] id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_6,
      id_5,
      id_5,
      id_1
  );
endmodule
