<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -e 3 nf2_top_par.ncd nf2_top.pcf

</twCmdLine><twDesign>nf2_top_par.ncd</twDesign><twPCF>nf2_top.pcf</twPCF><twDevInfo arch="virtex2p" pkg="ff1152"><twDevName>xc2vp50</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.94 2008-07-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst twConstType="NETDELAY" ><twConstHead uID="0x15c6cc78"><twConstName UCFConstName="">NET &quot;rgmii_0_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x15b14b18"><twConstName UCFConstName="">NET &quot;rgmii_1_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.466</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x15bf1200"><twConstName UCFConstName="">NET &quot;rgmii_2_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x15b87740"><twConstName UCFConstName="">NET &quot;rgmii_3_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.466</twMaxNetDel></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0x15a30bb0"><twConstName UCFConstName="">TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP &quot;rgmii_falling&quot; TO TIMEGRP         &quot;rgmii_rising&quot; 3.2 ns;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.215</twMaxDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x15ad52b8"><twConstName UCFConstName="">TS_rx_clk = PERIOD TIMEGRP &quot;rx_clock&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>64432</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2096</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.853</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x1568d358"><twConstName UCFConstName="">TS_tx_clk_gmii = PERIOD TIMEGRP &quot;tx_clock_gmii&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>42244</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1228</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.888</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x15a2e480"><twConstName UCFConstName="">TS_cpci_clk = PERIOD TIMEGRP &quot;cpci_clk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>7772</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>785</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.490</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x15b640f8"><twConstName UCFConstName="">TS_core_clk_int = PERIOD TIMEGRP &quot;core_clk_int&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>1133607</twItemCnt><twErrCntSetup>38</twErrCntSetup><twErrCntEndPt>38</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>28743</twEndPtCnt><twPathErrCnt>8264</twPathErrCnt><twMinPer>9.103</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.103</twSlack><twSrc BELType="RAM">nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twSrc><twDest BELType="RAM">nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/DP</twDest><twTotPathDel>9.010</twTotPathDel><twClkSkew dest = "2.028" src = "2.121">0.093</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twSrc><twDest BELType='RAM'>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/DP</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X2Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>RAMB16_X2Y14.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/queue_rd(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(6)</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mmux_dout57_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/N136</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(6)</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mmux_dout57</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y115.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/in_fifo_data(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y115.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(7)</twComp><twBEL>nf2_core/user_data_path/minifirewall/num_TCP_next_cmp_eq000123</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.F4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/num_TCP_next_cmp_eq000123</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N01</twComp><twBEL>nf2_core/user_data_path/minifirewall/state_next(3)122</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N21</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(2)11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y113.G1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N6</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(2)12</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y115.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y115.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/op_lut_in_ctrl(5)</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(5)31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y111.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>nf2_core/user_data_path/op_lut_in_ctrl(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y111.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y110.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded(63)</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000142</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/N10</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_51_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y107.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded(51)</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y107.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>nf2_core/user_data_path/oq_in_data(17)</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/DP</twBEL></twPathDel><twLogDel>4.364</twLogDel><twRouteDel>4.646</twRouteDel><twTotDel>9.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.103</twSlack><twSrc BELType="RAM">nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twSrc><twDest BELType="RAM">nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/SP</twDest><twTotPathDel>9.010</twTotPathDel><twClkSkew dest = "2.028" src = "2.121">0.093</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twSrc><twDest BELType='RAM'>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/SP</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X2Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>RAMB16_X2Y14.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/queue_rd(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(6)</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mmux_dout57_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/N136</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(6)</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mmux_dout57</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y115.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/in_fifo_data(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y115.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(7)</twComp><twBEL>nf2_core/user_data_path/minifirewall/num_TCP_next_cmp_eq000123</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.F4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/num_TCP_next_cmp_eq000123</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N01</twComp><twBEL>nf2_core/user_data_path/minifirewall/state_next(3)122</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N21</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(2)11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y113.G1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N6</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(2)12</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y115.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y115.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/op_lut_in_ctrl(5)</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(5)31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y111.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>nf2_core/user_data_path/op_lut_in_ctrl(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y111.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y110.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded(63)</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000142</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y108.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/N10</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_51_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y107.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded(51)</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y107.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue18/SP</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/SP</twBEL></twPathDel><twLogDel>4.364</twLogDel><twRouteDel>4.646</twRouteDel><twTotDel>9.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.061</twSlack><twSrc BELType="RAM">nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twSrc><twDest BELType="RAM">nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue58/DP</twDest><twTotPathDel>8.976</twTotPathDel><twClkSkew dest = "2.036" src = "2.121">0.085</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twSrc><twDest BELType='RAM'>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue58/DP</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X2Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twSrcClk><twPathDel><twSite>RAMB16_X2Y14.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mram_queue1.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/queue_rd(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(6)</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mmux_dout57_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/N136</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(6)</twComp><twBEL>nf2_core/user_data_path/minifirewall/input_fifo/Mmux_dout57</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y115.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/in_fifo_data(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y115.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/input_fifo/dout_d1(7)</twComp><twBEL>nf2_core/user_data_path/minifirewall/num_TCP_next_cmp_eq000123</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.F4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/num_TCP_next_cmp_eq000123</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N01</twComp><twBEL>nf2_core/user_data_path/minifirewall/state_next(3)122</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y113.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N21</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(2)11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y113.G1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N6</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(2)12</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y115.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>nf2_core/user_data_path/minifirewall/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y115.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/op_lut_in_ctrl(5)</twComp><twBEL>nf2_core/user_data_path/minifirewall/out_ctrl(5)31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y111.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>nf2_core/user_data_path/op_lut_in_ctrl(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y111.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y110.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000140</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y110.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded(63)</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000142</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.F3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/user_data_path/in_arb_in_reg_data(12)</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/in_data_modded_57_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>nf2_core/user_data_path/output_port_lookup/in_data_modded(57)</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>nf2_core/user_data_path/oq_in_data(24)</twComp><twBEL>nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue58/DP</twBEL></twPathDel><twLogDel>4.343</twLogDel><twRouteDel>4.633</twRouteDel><twTotDel>8.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_clk_int</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x150ebdc8"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.865</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x15c10568"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.630</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x17093888"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_WR_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.853</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x15b4b6e0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.650</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x17094d68"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_REQ&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.684</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x158f98d8"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.641</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x17096d50"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_IN&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.728</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1709a4f0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.767</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x158e3aa0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.689</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x15bed7d0"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.260</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1709c888"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>3520</twItemCnt><twErrCntSetup>96</twErrCntSetup><twErrCntEndPt>96</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>96</twEndPtCnt><twPathErrCnt>3422</twPathErrCnt><twMinOff>8.015</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-4.015</twSlack><twSrc BELType="PAD">sram1_data(32)</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twClkDel>-0.881</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data(32)</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>sram1_data(32)</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK31.PAD</twSrcSite><twPathDel><twSite>AK31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sram1_data(32)</twComp><twBEL>sram1_data(32)</twBEL><twBEL>sram1_data_32_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/core_256kb_0_reg_rd_data(408)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/sram_reg_rd_wr_L</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/mod_par_error(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/core_256kb_0_reg_wr_data(441)</twComp><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000_F</twBEL><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twBEL></twPathDel><twLogDel>2.325</twLogDel><twRouteDel>4.809</twRouteDel><twTotDel>7.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>8477</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.787</twRouteDel><twTotDel>-0.881</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-3.987</twSlack><twSrc BELType="PAD">sram1_data(32)</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twDest><twClkDel>-0.879</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(28)</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data(32)</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>sram1_data(32)</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK31.PAD</twSrcSite><twPathDel><twSite>AK31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sram1_data(32)</twComp><twBEL>sram1_data(32)</twBEL><twBEL>sram1_data_32_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>N86</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/core_256kb_0_reg_rd_data(408)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/sram_reg_rd_wr_L</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/mod_par_error(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/core_256kb_0_reg_wr_data(441)</twComp><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000_F</twBEL><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(3)1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.503</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(28)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>4.796</twRouteDel><twTotDel>7.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>8477</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.789</twRouteDel><twTotDel>-0.879</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-3.963</twSlack><twSrc BELType="PAD">sram1_data(33)</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twClkDel>-0.881</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twClkDest><twOff>4.000</twOff><twOffSrc>sram1_data(33)</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>sram1_data(33)</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK32.PAD</twSrcSite><twPathDel><twSite>AK32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>sram1_data(33)</twComp><twBEL>sram1_data(33)</twBEL><twBEL>sram1_data_33_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>N85</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/core_256kb_0_reg_rd_data(408)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/sram_reg_rd_wr_L</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(3)_xo&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/mod_par_error(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/core_256kb_0_reg_wr_data(441)</twComp><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000_F</twBEL><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>4.755</twRouteDel><twTotDel>7.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>8477</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.787</twRouteDel><twTotDel>-0.881</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x15a0f4e8"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.299</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x15ab1a78"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.955</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x1709e6e8"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>3520</twItemCnt><twErrCntSetup>96</twErrCntSetup><twErrCntEndPt>96</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>96</twEndPtCnt><twPathErrCnt>3216</twPathErrCnt><twMinOff>7.238</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-3.238</twSlack><twSrc BELType="PAD">sram2_data(7)</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twClkDel>-0.881</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data(7)</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>sram2_data(7)</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sram2_data(7)</twComp><twBEL>sram2_data(7)</twBEL><twBEL>sram2_data_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y151.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y151.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/mod_par_error(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/core_256kb_0_reg_wr_data(441)</twComp><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000_G</twBEL><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.027</twRouteDel><twTotDel>6.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>8477</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.787</twRouteDel><twTotDel>-0.881</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-3.210</twSlack><twSrc BELType="PAD">sram2_data(7)</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twDest><twClkDel>-0.879</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(28)</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data(7)</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>sram2_data(7)</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twDest><twLogLvls>5</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>sram2_data(7)</twComp><twBEL>sram2_data(7)</twBEL><twBEL>sram2_data_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y151.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>N147</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y151.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/mod_par_error(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/core_256kb_0_reg_wr_data(441)</twComp><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000_G</twBEL><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(3)1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.503</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(28)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twBEL></twPathDel><twLogDel>2.317</twLogDel><twRouteDel>4.014</twRouteDel><twTotDel>6.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>8477</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.789</twRouteDel><twTotDel>-0.879</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-3.159</twSlack><twSrc BELType="PAD">sram2_data(4)</twSrc><twDest BELType="FF">nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twClkDel>-0.881</twClkDel><twClkSrc>core_clk</twClkSrc><twClkDest>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twClkDest><twOff>4.000</twOff><twOffSrc>sram2_data(4)</twOffSrc><twOffDest>core_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>sram2_data(4)</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>H31.PAD</twSrcSite><twPathDel><twSite>H31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sram2_data(4)</twComp><twBEL>sram2_data(4)</twBEL><twBEL>sram2_data_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y151.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>N150</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y151.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/Mxor_mod_par_error(4)_xo&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/mod_par_error(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nf2_core/core_256kb_0_reg_wr_data(441)</twComp><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000_G</twBEL><twBEL>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/bit_par_is_valid_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(21)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_mux0000(21)</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>nf2_core/sram64.sram_arbiter/sram_reg_rd_data(10)</twComp><twBEL>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twBEL></twPathDel><twLogDel>2.331</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>6.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">core_clk_int</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>core_clk</twSrc><twDest BELType='FF'>nf2_core/sram64.sram_arbiter/sram_reg_rd_data_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>D17.PAD</twSrcSite><twPathDel><twSite>D17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>core_clk</twComp><twBEL>core_clk</twBEL><twBEL>inst_core_clk_ibuf</twBEL></twPathDel><twPathDel><twSite>DCM_X3Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>core_clk_ibuf</twComp></twPathDel><twPathDel><twSite>DCM_X3Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-4.315</twDelInfo><twComp>CORE_DCM_CLK</twComp><twBEL>CORE_DCM_CLK</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1P.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>core_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX1P.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>BUFGMUX_CORE_CLK</twComp><twBEL>BUFGMUX_CORE_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>8477</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>core_clk_int</twComp></twPathDel><twLogDel>-3.668</twLogDel><twRouteDel>2.787</twRouteDel><twTotDel>-0.881</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x176aefc0"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.283</twMinOff></twConstHead></twConst><twUnmetConstCnt>3</twUnmetConstCnt><twDataSheet twNameLen="21"><twSUH2ClkList twDestWidth = "14" twPhaseWidth = "12"><twDest>core_clk</twDest><twSUH2Clk ><twSrc>sram1_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.908</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.973</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.639</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.347</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.034</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.050</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.744</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.987</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.928</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.802</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.499</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.363</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.629</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.861</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.530</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.597</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.936</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.915</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.908</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.870</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.866</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.188</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.628</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.102</twSU2ClkTime><twH2ClkTime twEdge="twRising">-3.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.793</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.613</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.413</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.238</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.345</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.493</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.333</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.458</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.839</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.247</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.711</twSU2ClkTime><twH2ClkTime twEdge="twRising">-3.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.880</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.453</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.188</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.163</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.651</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">8.015</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.963</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.391</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.442</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.507</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.048</twSU2ClkTime><twH2ClkTime twEdge="twRising">-3.370</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.823</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.360</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.161</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.522</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.159</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.010</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.108</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.238</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.717</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.351</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.436</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.925</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.463</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.386</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.172</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.529</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.920</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.719</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.945</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.423</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.875</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.638</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.270</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.115</twSU2ClkTime><twH2ClkTime twEdge="twRising">-2.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.414</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.230</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.359</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.213</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.366</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.464</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.308</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.409</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.262</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.354</twSU2ClkTime><twH2ClkTime twEdge="twRising">-3.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.275</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.160</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.115</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.238</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.100</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.423</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.511</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.579</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.368</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.457</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.662</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">6.209</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.397</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList twDestWidth = "21" twPhaseWidth = "12"><twDest>cpci_clk</twDest><twSUH2Clk ><twSrc>cpci_addr(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.861</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.863</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.796</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.864</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.865</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.788</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.801</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.677</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.718</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.777</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.661</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.633</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.670</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.667</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.736</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.113</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.769</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(27)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(28)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(29)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(30)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(31)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_rd_wr_L</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_req</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.665</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.639</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.669</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.659</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.658</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.662</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.687</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.698</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.690</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.671</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(27)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.648</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(28)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.644</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(29)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.653</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(30)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(31)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.722</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.673</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_q_nearly_full_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_vld_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.222</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.287</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.744</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.291</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.036</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.348</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.365</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.364</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.058</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.301</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.455</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.116</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.448</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.813</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.549</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.677</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.943</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.844</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.161</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.911</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.675</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.250</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.222</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.059</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.184</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.180</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.195</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.942</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.416</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">5.107</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.011</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.927</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.552</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.807</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.157</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.647</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.081</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.772</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.164</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">5.153</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.121</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.561</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">5.025</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">5.194</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.997</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.502</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.965</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.109</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">5.329</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">5.277</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.756</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.384</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.362</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.987</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.137</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.043</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.836</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.077</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.473</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.324</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.214</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.422</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.552</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.031</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.750</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.777</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.148</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.700</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.486</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.408</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.843</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.463</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">4.033</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.737</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.952</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.584</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.353</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.429</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.197</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.673</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.784</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.527</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.680</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.847</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.622</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.948</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.723</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.576</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.668</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.906</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.589</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.474</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.552</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.283</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.737</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.825</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.682</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.771</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">3.523</twSU2ClkTime><twH2ClkTime twEdge="twRising">0.986</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList twDestWidth = "14" twPhaseWidth = "12"><twSrc>core_clk</twSrc><twClk2Out  twOutPad = "sram1_addr(0)" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "2.193" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(1)" twMinTime = "1.177" twMinEdge ="twRising" twMaxTime = "2.194" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(2)" twMinTime = "1.176" twMinEdge ="twRising" twMaxTime = "2.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(3)" twMinTime = "1.181" twMinEdge ="twRising" twMaxTime = "2.195" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(4)" twMinTime = "1.202" twMinEdge ="twRising" twMaxTime = "2.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(5)" twMinTime = "1.228" twMinEdge ="twRising" twMaxTime = "2.254" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(6)" twMinTime = "1.234" twMinEdge ="twRising" twMaxTime = "2.260" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(7)" twMinTime = "1.192" twMinEdge ="twRising" twMaxTime = "2.209" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(8)" twMinTime = "1.174" twMinEdge ="twRising" twMaxTime = "2.191" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(9)" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "2.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(10)" twMinTime = "1.076" twMinEdge ="twRising" twMaxTime = "2.074" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(11)" twMinTime = "1.056" twMinEdge ="twRising" twMaxTime = "2.053" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(12)" twMinTime = "1.071" twMinEdge ="twRising" twMaxTime = "2.069" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(13)" twMinTime = "1.083" twMinEdge ="twRising" twMaxTime = "2.080" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(14)" twMinTime = "1.171" twMinEdge ="twRising" twMaxTime = "2.188" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(15)" twMinTime = "1.173" twMinEdge ="twRising" twMaxTime = "2.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(16)" twMinTime = "1.183" twMinEdge ="twRising" twMaxTime = "2.200" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(17)" twMinTime = "1.188" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(18)" twMinTime = "1.088" twMinEdge ="twRising" twMaxTime = "2.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(0)" twMinTime = "1.179" twMinEdge ="twRising" twMaxTime = "2.195" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(1)" twMinTime = "1.195" twMinEdge ="twRising" twMaxTime = "2.211" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(2)" twMinTime = "1.209" twMinEdge ="twRising" twMaxTime = "2.227" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(3)" twMinTime = "1.222" twMinEdge ="twRising" twMaxTime = "2.248" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(0)" twMinTime = "1.013" twMinEdge ="twRising" twMaxTime = "2.077" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(1)" twMinTime = "1.013" twMinEdge ="twRising" twMaxTime = "2.078" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(2)" twMinTime = "0.989" twMinEdge ="twRising" twMaxTime = "2.052" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(3)" twMinTime = "0.984" twMinEdge ="twRising" twMaxTime = "2.047" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(4)" twMinTime = "1.005" twMinEdge ="twRising" twMaxTime = "2.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(5)" twMinTime = "0.997" twMinEdge ="twRising" twMaxTime = "2.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(6)" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.057" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(7)" twMinTime = "0.977" twMinEdge ="twRising" twMaxTime = "2.041" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(8)" twMinTime = "0.972" twMinEdge ="twRising" twMaxTime = "2.036" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(9)" twMinTime = "0.982" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(10)" twMinTime = "0.986" twMinEdge ="twRising" twMaxTime = "2.049" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(11)" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.055" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(12)" twMinTime = "0.994" twMinEdge ="twRising" twMaxTime = "2.056" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(13)" twMinTime = "1.015" twMinEdge ="twRising" twMaxTime = "2.079" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(14)" twMinTime = "0.995" twMinEdge ="twRising" twMaxTime = "2.060" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(15)" twMinTime = "1.000" twMinEdge ="twRising" twMaxTime = "2.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(16)" twMinTime = "1.000" twMinEdge ="twRising" twMaxTime = "2.062" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(17)" twMinTime = "1.012" twMinEdge ="twRising" twMaxTime = "2.076" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(18)" twMinTime = "1.130" twMinEdge ="twRising" twMaxTime = "2.215" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(19)" twMinTime = "1.148" twMinEdge ="twRising" twMaxTime = "2.239" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(20)" twMinTime = "1.151" twMinEdge ="twRising" twMaxTime = "2.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(21)" twMinTime = "1.131" twMinEdge ="twRising" twMaxTime = "2.217" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(22)" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.219" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(23)" twMinTime = "1.136" twMinEdge ="twRising" twMaxTime = "2.221" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(24)" twMinTime = "1.140" twMinEdge ="twRising" twMaxTime = "2.225" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(25)" twMinTime = "1.129" twMinEdge ="twRising" twMaxTime = "2.212" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(26)" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.216" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(27)" twMinTime = "1.156" twMinEdge ="twRising" twMaxTime = "2.246" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(28)" twMinTime = "1.166" twMinEdge ="twRising" twMaxTime = "2.256" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(29)" twMinTime = "1.152" twMinEdge ="twRising" twMaxTime = "2.242" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(30)" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "2.291" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(31)" twMinTime = "1.202" twMinEdge ="twRising" twMaxTime = "2.296" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(32)" twMinTime = "1.162" twMinEdge ="twRising" twMaxTime = "2.253" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(33)" twMinTime = "1.164" twMinEdge ="twRising" twMaxTime = "2.255" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(34)" twMinTime = "1.200" twMinEdge ="twRising" twMaxTime = "2.294" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(35)" twMinTime = "1.205" twMinEdge ="twRising" twMaxTime = "2.299" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "1.166" twMinEdge ="twRising" twMaxTime = "2.183" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(0)" twMinTime = "2.410" twMinEdge ="twRising" twMaxTime = "3.744" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(1)" twMinTime = "1.874" twMinEdge ="twRising" twMaxTime = "3.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(2)" twMinTime = "2.341" twMinEdge ="twRising" twMaxTime = "3.655" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(3)" twMinTime = "2.360" twMinEdge ="twRising" twMaxTime = "3.690" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(4)" twMinTime = "2.378" twMinEdge ="twRising" twMaxTime = "3.710" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(5)" twMinTime = "2.452" twMinEdge ="twRising" twMaxTime = "3.797" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(6)" twMinTime = "2.227" twMinEdge ="twRising" twMaxTime = "3.512" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(7)" twMinTime = "1.933" twMinEdge ="twRising" twMaxTime = "3.146" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(8)" twMinTime = "1.857" twMinEdge ="twRising" twMaxTime = "3.045" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(9)" twMinTime = "2.110" twMinEdge ="twRising" twMaxTime = "3.370" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(10)" twMinTime = "2.312" twMinEdge ="twRising" twMaxTime = "3.626" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(11)" twMinTime = "2.175" twMinEdge ="twRising" twMaxTime = "3.444" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(12)" twMinTime = "2.261" twMinEdge ="twRising" twMaxTime = "3.553" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(13)" twMinTime = "2.224" twMinEdge ="twRising" twMaxTime = "3.515" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(14)" twMinTime = "2.299" twMinEdge ="twRising" twMaxTime = "3.605" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(15)" twMinTime = "2.087" twMinEdge ="twRising" twMaxTime = "3.335" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(16)" twMinTime = "1.899" twMinEdge ="twRising" twMaxTime = "3.110" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(17)" twMinTime = "2.576" twMinEdge ="twRising" twMaxTime = "3.955" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(18)" twMinTime = "1.922" twMinEdge ="twRising" twMaxTime = "3.135" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(0)" twMinTime = "1.088" twMinEdge ="twRising" twMaxTime = "2.085" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(1)" twMinTime = "1.044" twMinEdge ="twRising" twMaxTime = "2.041" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(2)" twMinTime = "1.042" twMinEdge ="twRising" twMaxTime = "2.038" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(3)" twMinTime = "1.050" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(0)" twMinTime = "1.129" twMinEdge ="twRising" twMaxTime = "2.213" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(1)" twMinTime = "1.123" twMinEdge ="twRising" twMaxTime = "2.208" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(2)" twMinTime = "1.114" twMinEdge ="twRising" twMaxTime = "2.199" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(3)" twMinTime = "1.132" twMinEdge ="twRising" twMaxTime = "2.217" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(4)" twMinTime = "1.135" twMinEdge ="twRising" twMaxTime = "2.220" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(5)" twMinTime = "1.157" twMinEdge ="twRising" twMaxTime = "2.243" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(6)" twMinTime = "1.150" twMinEdge ="twRising" twMaxTime = "2.236" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(7)" twMinTime = "1.189" twMinEdge ="twRising" twMaxTime = "2.283" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(8)" twMinTime = "1.180" twMinEdge ="twRising" twMaxTime = "2.274" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(9)" twMinTime = "1.123" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(10)" twMinTime = "1.100" twMinEdge ="twRising" twMaxTime = "2.183" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(11)" twMinTime = "1.108" twMinEdge ="twRising" twMaxTime = "2.191" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(12)" twMinTime = "1.125" twMinEdge ="twRising" twMaxTime = "2.209" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(13)" twMinTime = "1.133" twMinEdge ="twRising" twMaxTime = "2.218" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(14)" twMinTime = "1.100" twMinEdge ="twRising" twMaxTime = "2.184" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(15)" twMinTime = "1.104" twMinEdge ="twRising" twMaxTime = "2.188" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(16)" twMinTime = "1.119" twMinEdge ="twRising" twMaxTime = "2.205" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(17)" twMinTime = "1.125" twMinEdge ="twRising" twMaxTime = "2.211" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(18)" twMinTime = "0.975" twMinEdge ="twRising" twMaxTime = "2.040" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(19)" twMinTime = "0.975" twMinEdge ="twRising" twMaxTime = "2.040" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(20)" twMinTime = "1.003" twMinEdge ="twRising" twMaxTime = "2.067" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(21)" twMinTime = "0.998" twMinEdge ="twRising" twMaxTime = "2.063" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(22)" twMinTime = "0.989" twMinEdge ="twRising" twMaxTime = "2.054" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(23)" twMinTime = "0.982" twMinEdge ="twRising" twMaxTime = "2.046" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(24)" twMinTime = "0.973" twMinEdge ="twRising" twMaxTime = "2.037" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(25)" twMinTime = "0.967" twMinEdge ="twRising" twMaxTime = "2.031" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(26)" twMinTime = "1.003" twMinEdge ="twRising" twMaxTime = "2.065" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(27)" twMinTime = "0.985" twMinEdge ="twRising" twMaxTime = "2.050" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(28)" twMinTime = "0.992" twMinEdge ="twRising" twMaxTime = "2.058" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(29)" twMinTime = "1.001" twMinEdge ="twRising" twMaxTime = "2.067" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(30)" twMinTime = "1.006" twMinEdge ="twRising" twMaxTime = "2.071" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(31)" twMinTime = "0.980" twMinEdge ="twRising" twMaxTime = "2.045" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(32)" twMinTime = "0.985" twMinEdge ="twRising" twMaxTime = "2.050" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(33)" twMinTime = "0.993" twMinEdge ="twRising" twMaxTime = "2.059" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(34)" twMinTime = "0.998" twMinEdge ="twRising" twMaxTime = "2.064" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(35)" twMinTime = "1.010" twMinEdge ="twRising" twMaxTime = "2.075" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "1.074" twMinEdge ="twRising" twMaxTime = "2.070" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList twDestWidth = "21" twPhaseWidth = "12"><twSrc>cpci_clk</twSrc><twClk2Out  twOutPad = "cpci_data(0)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(1)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(2)" twMinTime = "3.812" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(3)" twMinTime = "3.820" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(4)" twMinTime = "3.833" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(5)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.616" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(6)" twMinTime = "3.828" twMinEdge ="twRising" twMaxTime = "4.609" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(7)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(8)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(9)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(10)" twMinTime = "3.780" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(11)" twMinTime = "3.783" twMinEdge ="twRising" twMaxTime = "4.559" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(12)" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(13)" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.565" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(14)" twMinTime = "3.791" twMinEdge ="twRising" twMaxTime = "4.564" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(15)" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(16)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.560" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(17)" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.551" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(18)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "4.543" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(19)" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(20)" twMinTime = "3.770" twMinEdge ="twRising" twMaxTime = "4.539" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(21)" twMinTime = "3.741" twMinEdge ="twRising" twMaxTime = "4.516" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(22)" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "4.523" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(23)" twMinTime = "3.753" twMinEdge ="twRising" twMaxTime = "4.524" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(24)" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "4.526" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(25)" twMinTime = "3.750" twMinEdge ="twRising" twMaxTime = "4.518" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(26)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.550" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(27)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "4.514" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(28)" twMinTime = "3.735" twMinEdge ="twRising" twMaxTime = "4.503" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(29)" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "4.506" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(30)" twMinTime = "3.732" twMinEdge ="twRising" twMaxTime = "4.498" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(31)" twMinTime = "3.646" twMinEdge ="twRising" twMaxTime = "4.400" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_rd_rdy" twMinTime = "3.907" twMinEdge ="twRising" twMaxTime = "4.627" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_wr_rdy" twMinTime = "3.930" twMinEdge ="twRising" twMaxTime = "4.650" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(0)" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(1)" twMinTime = "3.844" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(2)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(3)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(4)" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.558" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(5)" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(6)" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(7)" twMinTime = "3.831" twMinEdge ="twRising" twMaxTime = "4.618" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(8)" twMinTime = "3.827" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(9)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(10)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(11)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(12)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(13)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.633" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(14)" twMinTime = "3.849" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(15)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(16)" twMinTime = "3.871" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(17)" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.669" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(18)" twMinTime = "3.855" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(19)" twMinTime = "3.864" twMinEdge ="twRising" twMaxTime = "4.652" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(20)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.655" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(21)" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.664" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(22)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(23)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(24)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(25)" twMinTime = "3.898" twMinEdge ="twRising" twMaxTime = "4.689" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(26)" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(27)" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(28)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(29)" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.668" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(30)" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(31)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack(0)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.605" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack(1)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_q_nearly_full_n2c" twMinTime = "3.921" twMinEdge ="twRising" twMaxTime = "4.641" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_vld_n2c" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(0)" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "4.576" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(1)" twMinTime = "3.863" twMinEdge ="twRising" twMaxTime = "4.577" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(2)" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "4.573" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(3)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(4)" twMinTime = "3.888" twMinEdge ="twRising" twMaxTime = "4.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(5)" twMinTime = "3.914" twMinEdge ="twRising" twMaxTime = "4.637" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(6)" twMinTime = "3.920" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(7)" twMinTime = "3.878" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(8)" twMinTime = "3.860" twMinEdge ="twRising" twMaxTime = "4.574" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(9)" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "4.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(10)" twMinTime = "3.762" twMinEdge ="twRising" twMaxTime = "4.457" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(11)" twMinTime = "3.742" twMinEdge ="twRising" twMaxTime = "4.436" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(12)" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "4.452" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(13)" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "4.463" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(14)" twMinTime = "3.857" twMinEdge ="twRising" twMaxTime = "4.571" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(15)" twMinTime = "3.859" twMinEdge ="twRising" twMaxTime = "4.573" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(16)" twMinTime = "3.869" twMinEdge ="twRising" twMaxTime = "4.583" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(17)" twMinTime = "3.874" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(18)" twMinTime = "3.774" twMinEdge ="twRising" twMaxTime = "4.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(0)" twMinTime = "3.865" twMinEdge ="twRising" twMaxTime = "4.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(1)" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.594" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(2)" twMinTime = "3.895" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(3)" twMinTime = "3.908" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(0)" twMinTime = "3.699" twMinEdge ="twRising" twMaxTime = "4.460" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(1)" twMinTime = "3.699" twMinEdge ="twRising" twMaxTime = "4.461" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(2)" twMinTime = "3.675" twMinEdge ="twRising" twMaxTime = "4.435" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(3)" twMinTime = "3.670" twMinEdge ="twRising" twMaxTime = "4.430" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(4)" twMinTime = "3.691" twMinEdge ="twRising" twMaxTime = "4.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(5)" twMinTime = "3.683" twMinEdge ="twRising" twMaxTime = "4.445" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(6)" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.440" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(7)" twMinTime = "3.663" twMinEdge ="twRising" twMaxTime = "4.424" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(8)" twMinTime = "3.658" twMinEdge ="twRising" twMaxTime = "4.419" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(9)" twMinTime = "3.668" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(10)" twMinTime = "3.672" twMinEdge ="twRising" twMaxTime = "4.432" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(11)" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.438" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(12)" twMinTime = "3.680" twMinEdge ="twRising" twMaxTime = "4.439" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(13)" twMinTime = "3.701" twMinEdge ="twRising" twMaxTime = "4.462" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(14)" twMinTime = "3.681" twMinEdge ="twRising" twMaxTime = "4.443" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(15)" twMinTime = "3.686" twMinEdge ="twRising" twMaxTime = "4.448" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(16)" twMinTime = "3.686" twMinEdge ="twRising" twMaxTime = "4.445" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(17)" twMinTime = "3.698" twMinEdge ="twRising" twMaxTime = "4.459" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(18)" twMinTime = "3.816" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(19)" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.622" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(20)" twMinTime = "3.837" twMinEdge ="twRising" twMaxTime = "4.625" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(21)" twMinTime = "3.817" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(22)" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.602" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(23)" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.604" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(24)" twMinTime = "3.826" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(25)" twMinTime = "3.815" twMinEdge ="twRising" twMaxTime = "4.595" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(26)" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.599" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(27)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(28)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(29)" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.625" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(30)" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "4.674" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(31)" twMinTime = "3.888" twMinEdge ="twRising" twMaxTime = "4.679" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(32)" twMinTime = "3.848" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(33)" twMinTime = "3.850" twMinEdge ="twRising" twMaxTime = "4.638" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(34)" twMinTime = "3.886" twMinEdge ="twRising" twMaxTime = "4.677" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(35)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(0)" twMinTime = "5.096" twMinEdge ="twRising" twMaxTime = "6.127" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(1)" twMinTime = "4.560" twMinEdge ="twRising" twMaxTime = "5.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(2)" twMinTime = "5.027" twMinEdge ="twRising" twMaxTime = "6.038" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(3)" twMinTime = "5.046" twMinEdge ="twRising" twMaxTime = "6.073" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(4)" twMinTime = "5.064" twMinEdge ="twRising" twMaxTime = "6.093" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(5)" twMinTime = "5.138" twMinEdge ="twRising" twMaxTime = "6.180" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(6)" twMinTime = "4.913" twMinEdge ="twRising" twMaxTime = "5.895" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(7)" twMinTime = "4.619" twMinEdge ="twRising" twMaxTime = "5.529" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(8)" twMinTime = "4.543" twMinEdge ="twRising" twMaxTime = "5.428" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(9)" twMinTime = "4.796" twMinEdge ="twRising" twMaxTime = "5.753" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(10)" twMinTime = "4.998" twMinEdge ="twRising" twMaxTime = "6.009" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(11)" twMinTime = "4.861" twMinEdge ="twRising" twMaxTime = "5.827" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(12)" twMinTime = "4.947" twMinEdge ="twRising" twMaxTime = "5.936" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(13)" twMinTime = "4.910" twMinEdge ="twRising" twMaxTime = "5.898" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(14)" twMinTime = "4.985" twMinEdge ="twRising" twMaxTime = "5.988" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(15)" twMinTime = "4.773" twMinEdge ="twRising" twMaxTime = "5.718" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(16)" twMinTime = "4.585" twMinEdge ="twRising" twMaxTime = "5.493" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(17)" twMinTime = "5.262" twMinEdge ="twRising" twMaxTime = "6.338" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(18)" twMinTime = "4.608" twMinEdge ="twRising" twMaxTime = "5.518" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(0)" twMinTime = "3.774" twMinEdge ="twRising" twMaxTime = "4.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(1)" twMinTime = "3.730" twMinEdge ="twRising" twMaxTime = "4.424" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(2)" twMinTime = "3.728" twMinEdge ="twRising" twMaxTime = "4.421" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(3)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(0)" twMinTime = "3.815" twMinEdge ="twRising" twMaxTime = "4.596" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(1)" twMinTime = "3.809" twMinEdge ="twRising" twMaxTime = "4.591" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(2)" twMinTime = "3.800" twMinEdge ="twRising" twMaxTime = "4.582" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(3)" twMinTime = "3.818" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(4)" twMinTime = "3.821" twMinEdge ="twRising" twMaxTime = "4.603" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(5)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.626" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(6)" twMinTime = "3.836" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(7)" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(8)" twMinTime = "3.866" twMinEdge ="twRising" twMaxTime = "4.657" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(9)" twMinTime = "3.809" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(10)" twMinTime = "3.786" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(11)" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.574" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(12)" twMinTime = "3.811" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(13)" twMinTime = "3.819" twMinEdge ="twRising" twMaxTime = "4.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(14)" twMinTime = "3.786" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(15)" twMinTime = "3.790" twMinEdge ="twRising" twMaxTime = "4.571" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(16)" twMinTime = "3.805" twMinEdge ="twRising" twMaxTime = "4.588" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(17)" twMinTime = "3.811" twMinEdge ="twRising" twMaxTime = "4.594" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(18)" twMinTime = "3.661" twMinEdge ="twRising" twMaxTime = "4.423" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(19)" twMinTime = "3.661" twMinEdge ="twRising" twMaxTime = "4.423" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(20)" twMinTime = "3.689" twMinEdge ="twRising" twMaxTime = "4.450" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(21)" twMinTime = "3.684" twMinEdge ="twRising" twMaxTime = "4.446" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(22)" twMinTime = "3.675" twMinEdge ="twRising" twMaxTime = "4.437" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(23)" twMinTime = "3.668" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(24)" twMinTime = "3.659" twMinEdge ="twRising" twMaxTime = "4.420" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(25)" twMinTime = "3.653" twMinEdge ="twRising" twMaxTime = "4.414" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(26)" twMinTime = "3.689" twMinEdge ="twRising" twMaxTime = "4.448" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(27)" twMinTime = "3.671" twMinEdge ="twRising" twMaxTime = "4.433" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(28)" twMinTime = "3.678" twMinEdge ="twRising" twMaxTime = "4.441" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(29)" twMinTime = "3.687" twMinEdge ="twRising" twMaxTime = "4.450" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(30)" twMinTime = "3.692" twMinEdge ="twRising" twMaxTime = "4.454" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(31)" twMinTime = "3.666" twMinEdge ="twRising" twMaxTime = "4.428" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(32)" twMinTime = "3.671" twMinEdge ="twRising" twMaxTime = "4.433" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(33)" twMinTime = "3.679" twMinEdge ="twRising" twMaxTime = "4.442" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(34)" twMinTime = "3.684" twMinEdge ="twRising" twMaxTime = "4.447" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(35)" twMinTime = "3.696" twMinEdge ="twRising" twMaxTime = "4.458" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "3.760" twMinEdge ="twRising" twMaxTime = "4.453" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList twDestWidth = "8"><twDest>core_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>9.103</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>9.103</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>cpci_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>9.103</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>11.490</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "7"><twDest>gtx_clk</twDest><twClk2SU><twSrc>gtx_clk</twSrc><twRiseRise>7.888</twRiseRise><twRiseFall>2.261</twRiseFall><twFallFall>2.091</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_0_rxc</twDest><twClk2SU><twSrc>rgmii_0_rxc</twSrc><twRiseRise>7.832</twRiseRise><twFallRise>2.077</twFallRise><twFallFall>1.720</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_1_rxc</twDest><twClk2SU><twSrc>rgmii_1_rxc</twSrc><twRiseRise>7.632</twRiseRise><twFallRise>2.195</twFallRise><twFallFall>2.641</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_2_rxc</twDest><twClk2SU><twSrc>rgmii_2_rxc</twSrc><twRiseRise>7.657</twRiseRise><twFallRise>1.632</twFallRise><twFallFall>1.751</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_3_rxc</twDest><twClk2SU><twSrc>rgmii_3_rxc</twSrc><twRiseRise>7.853</twRiseRise><twFallRise>2.215</twFallRise><twFallFall>1.898</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable twDestWidth = "13" twMinSlack = "5.370" twMaxSlack = "5.600" twRelSkew = "0.230" ><twConstName>TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_data(0)" twSlack = "4.629" twRelSkew = "0.229" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(1)" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(2)" twSlack = "4.600" twRelSkew = "0.200" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(3)" twSlack = "4.608" twRelSkew = "0.208" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(4)" twSlack = "4.619" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(5)" twSlack = "4.616" twRelSkew = "0.216" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(6)" twSlack = "4.609" twRelSkew = "0.209" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(7)" twSlack = "4.611" twRelSkew = "0.211" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(8)" twSlack = "4.630" twRelSkew = "0.230" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(9)" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(10)" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(11)" twSlack = "4.559" twRelSkew = "0.159" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(12)" twSlack = "4.567" twRelSkew = "0.167" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(13)" twSlack = "4.565" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(14)" twSlack = "4.564" twRelSkew = "0.164" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(15)" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(16)" twSlack = "4.560" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(17)" twSlack = "4.551" twRelSkew = "0.151" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(18)" twSlack = "4.543" twRelSkew = "0.143" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(19)" twSlack = "4.555" twRelSkew = "0.155" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(20)" twSlack = "4.539" twRelSkew = "0.139" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(21)" twSlack = "4.516" twRelSkew = "0.116" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(22)" twSlack = "4.523" twRelSkew = "0.123" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(23)" twSlack = "4.524" twRelSkew = "0.124" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(24)" twSlack = "4.526" twRelSkew = "0.126" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(25)" twSlack = "4.518" twRelSkew = "0.118" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(26)" twSlack = "4.550" twRelSkew = "0.150" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(27)" twSlack = "4.514" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(28)" twSlack = "4.503" twRelSkew = "0.103" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(29)" twSlack = "4.506" twRelSkew = "0.106" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(30)" twSlack = "4.498" twRelSkew = "0.098" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(31)" twSlack = "4.400" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "11" twMinSlack = "3.350" twMaxSlack = "3.373" twRelSkew = "0.023" ><twConstName>TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_rd_rdy" twSlack = "4.627" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_wr_rdy" twSlack = "4.650" twRelSkew = "0.023" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "21" twMinSlack = "3.359" twMaxSlack = "3.408" twRelSkew = "0.049" ><twConstName>TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_op_code_ack(0)" twSlack = "4.605" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_op_code_ack(1)" twSlack = "4.592" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_q_nearly_full_n2c" twSlack = "4.641" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_vld_n2c" twSlack = "4.598" twRelSkew = "0.006" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "2.311" twMaxSlack = "2.445" twRelSkew = "0.134" ><twConstName>TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_data(0)" twSlack = "4.566" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(1)" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(2)" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(3)" twSlack = "4.555" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(4)" twSlack = "4.558" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(5)" twSlack = "4.610" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(6)" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(7)" twSlack = "4.618" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(8)" twSlack = "4.608" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(9)" twSlack = "4.611" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(10)" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(11)" twSlack = "4.631" twRelSkew = "0.076" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(12)" twSlack = "4.629" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(13)" twSlack = "4.633" twRelSkew = "0.078" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(14)" twSlack = "4.636" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(15)" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(16)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(17)" twSlack = "4.669" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(18)" twSlack = "4.643" twRelSkew = "0.088" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(19)" twSlack = "4.652" twRelSkew = "0.097" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(20)" twSlack = "4.655" twRelSkew = "0.100" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(21)" twSlack = "4.664" twRelSkew = "0.109" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(22)" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(23)" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(24)" twSlack = "4.682" twRelSkew = "0.127" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(25)" twSlack = "4.689" twRelSkew = "0.134" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(26)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(27)" twSlack = "4.666" twRelSkew = "0.111" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(28)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(29)" twSlack = "4.668" twRelSkew = "0.113" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(30)" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(31)" twSlack = "4.628" twRelSkew = "0.073" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.740" twMaxSlack = "1.947" twRelSkew = "0.207" ><twConstName>TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_addr(0)" twSlack = "2.193" twRelSkew = "0.140" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(1)" twSlack = "2.194" twRelSkew = "0.141" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(2)" twSlack = "2.190" twRelSkew = "0.137" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(3)" twSlack = "2.195" twRelSkew = "0.142" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(4)" twSlack = "2.218" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(5)" twSlack = "2.254" twRelSkew = "0.201" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(6)" twSlack = "2.260" twRelSkew = "0.207" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(7)" twSlack = "2.209" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(8)" twSlack = "2.191" twRelSkew = "0.138" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(9)" twSlack = "2.079" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(10)" twSlack = "2.074" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(11)" twSlack = "2.053" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(12)" twSlack = "2.069" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(13)" twSlack = "2.080" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(14)" twSlack = "2.188" twRelSkew = "0.135" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(15)" twSlack = "2.190" twRelSkew = "0.137" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(16)" twSlack = "2.200" twRelSkew = "0.147" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(17)" twSlack = "2.205" twRelSkew = "0.152" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(18)" twSlack = "2.085" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(0)" twSlack = "2.195" twRelSkew = "0.142" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(1)" twSlack = "2.211" twRelSkew = "0.158" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(2)" twSlack = "2.227" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(3)" twSlack = "2.248" twRelSkew = "0.195" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_we" twSlack = "2.183" twRelSkew = "0.130" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.701" twMaxSlack = "1.964" twRelSkew = "0.263" ><twConstName>TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_data(0)" twSlack = "2.077" twRelSkew = "0.041" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(1)" twSlack = "2.078" twRelSkew = "0.042" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(2)" twSlack = "2.052" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(3)" twSlack = "2.047" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(4)" twSlack = "2.070" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(5)" twSlack = "2.062" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(6)" twSlack = "2.057" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(7)" twSlack = "2.041" twRelSkew = "0.005" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(8)" twSlack = "2.036" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(9)" twSlack = "2.046" twRelSkew = "0.010" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(10)" twSlack = "2.049" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(11)" twSlack = "2.055" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(12)" twSlack = "2.056" twRelSkew = "0.020" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(13)" twSlack = "2.079" twRelSkew = "0.043" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(14)" twSlack = "2.060" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(15)" twSlack = "2.065" twRelSkew = "0.029" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(16)" twSlack = "2.062" twRelSkew = "0.026" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(17)" twSlack = "2.076" twRelSkew = "0.040" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(18)" twSlack = "2.215" twRelSkew = "0.179" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(19)" twSlack = "2.239" twRelSkew = "0.203" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(20)" twSlack = "2.242" twRelSkew = "0.206" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(21)" twSlack = "2.217" twRelSkew = "0.181" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(22)" twSlack = "2.219" twRelSkew = "0.183" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(23)" twSlack = "2.221" twRelSkew = "0.185" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(24)" twSlack = "2.225" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(25)" twSlack = "2.212" twRelSkew = "0.176" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(26)" twSlack = "2.216" twRelSkew = "0.180" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(27)" twSlack = "2.246" twRelSkew = "0.210" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(28)" twSlack = "2.256" twRelSkew = "0.220" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(29)" twSlack = "2.242" twRelSkew = "0.206" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(30)" twSlack = "2.291" twRelSkew = "0.255" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(31)" twSlack = "2.296" twRelSkew = "0.260" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(32)" twSlack = "2.253" twRelSkew = "0.217" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(33)" twSlack = "2.255" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(34)" twSlack = "2.294" twRelSkew = "0.258" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(35)" twSlack = "2.299" twRelSkew = "0.263" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.045" twMaxSlack = "1.962" twRelSkew = "1.917" ><twConstName>TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_addr(0)" twSlack = "3.744" twRelSkew = "1.706" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(1)" twSlack = "3.070" twRelSkew = "1.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(2)" twSlack = "3.655" twRelSkew = "1.617" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(3)" twSlack = "3.690" twRelSkew = "1.652" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(4)" twSlack = "3.710" twRelSkew = "1.672" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(5)" twSlack = "3.797" twRelSkew = "1.759" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(6)" twSlack = "3.512" twRelSkew = "1.474" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(7)" twSlack = "3.146" twRelSkew = "1.108" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(8)" twSlack = "3.045" twRelSkew = "1.007" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(9)" twSlack = "3.370" twRelSkew = "1.332" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(10)" twSlack = "3.626" twRelSkew = "1.588" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(11)" twSlack = "3.444" twRelSkew = "1.406" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(12)" twSlack = "3.553" twRelSkew = "1.515" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(13)" twSlack = "3.515" twRelSkew = "1.477" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(14)" twSlack = "3.605" twRelSkew = "1.567" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(15)" twSlack = "3.335" twRelSkew = "1.297" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(16)" twSlack = "3.110" twRelSkew = "1.072" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(17)" twSlack = "3.955" twRelSkew = "1.917" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(18)" twSlack = "3.135" twRelSkew = "1.097" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(0)" twSlack = "2.085" twRelSkew = "0.047" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(1)" twSlack = "2.041" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(2)" twSlack = "2.038" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(3)" twSlack = "2.046" twRelSkew = "0.008" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_we" twSlack = "2.070" twRelSkew = "0.032" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "1.717" twMaxSlack = "1.969" twRelSkew = "0.252" ><twConstName>TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_data(0)" twSlack = "2.213" twRelSkew = "0.182" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(1)" twSlack = "2.208" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(2)" twSlack = "2.199" twRelSkew = "0.168" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(3)" twSlack = "2.217" twRelSkew = "0.186" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(4)" twSlack = "2.220" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(5)" twSlack = "2.243" twRelSkew = "0.212" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(6)" twSlack = "2.236" twRelSkew = "0.205" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(7)" twSlack = "2.283" twRelSkew = "0.252" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(8)" twSlack = "2.274" twRelSkew = "0.243" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(9)" twSlack = "2.205" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(10)" twSlack = "2.183" twRelSkew = "0.152" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(11)" twSlack = "2.191" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(12)" twSlack = "2.209" twRelSkew = "0.178" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(13)" twSlack = "2.218" twRelSkew = "0.187" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(14)" twSlack = "2.184" twRelSkew = "0.153" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(15)" twSlack = "2.188" twRelSkew = "0.157" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(16)" twSlack = "2.205" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(17)" twSlack = "2.211" twRelSkew = "0.180" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(18)" twSlack = "2.040" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(19)" twSlack = "2.040" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(20)" twSlack = "2.067" twRelSkew = "0.036" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(21)" twSlack = "2.063" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(22)" twSlack = "2.054" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(23)" twSlack = "2.046" twRelSkew = "0.015" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(24)" twSlack = "2.037" twRelSkew = "0.006" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(25)" twSlack = "2.031" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(26)" twSlack = "2.065" twRelSkew = "0.034" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(27)" twSlack = "2.050" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(28)" twSlack = "2.058" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(29)" twSlack = "2.067" twRelSkew = "0.036" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(30)" twSlack = "2.071" twRelSkew = "0.040" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(31)" twSlack = "2.045" twRelSkew = "0.014" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(32)" twSlack = "2.050" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(33)" twSlack = "2.059" twRelSkew = "0.028" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(34)" twSlack = "2.064" twRelSkew = "0.033" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(35)" twSlack = "2.075" twRelSkew = "0.044" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>230</twErrCnt><twScore>413886</twScore><twConstCov><twPathCnt>1255542</twPathCnt><twNetCnt>4</twNetCnt><twConnCnt>90447</twConnCnt></twConstCov><twStats><twMinPer>11.490</twMinPer><twMaxFreq>87.032</twMaxFreq><twMaxFromToDel>2.215</twMaxFromToDel><twMaxNetDel>0.603</twMaxNetDel><twMinInBeforeClk>8.015</twMinInBeforeClk><twMinOutAfterClk>4.689</twMinOutAfterClk></twStats></twSum><twFoot><twTimestamp>Fri Mar  6 18:26:10 2015 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 475 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
