#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  3 23:30:41 2018
# Process ID: 9084
# Current directory: D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Memory_0_0_synth_1
# Command line: vivado.exe -log PicoRV32_BD_Memory_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PicoRV32_BD_Memory_0_0.tcl
# Log file: D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Memory_0_0_synth_1/PicoRV32_BD_Memory_0_0.vds
# Journal file: D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Memory_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source PicoRV32_BD_Memory_0_0.tcl -notrace
Command: synth_design -top PicoRV32_BD_Memory_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.398 ; gain = 105.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PicoRV32_BD_Memory_0_0' [d:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_Memory_0_0/synth/PicoRV32_BD_Memory_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Memory' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v:1]
	Parameter MEMDEPTH bound to: 2048 - type: integer 
	Parameter MODULE_STATE_IDLE bound to: 1'b0 
	Parameter MODULE_STATE_RESET bound to: 1'b1 
	Parameter wstrb_mask_0001 bound to: 255 - type: integer 
	Parameter wstrb_mask_0010 bound to: 65280 - type: integer 
	Parameter wstrb_mask_0100 bound to: 16711680 - type: integer 
	Parameter wstrb_mask_1000 bound to: -16777216 - type: integer 
	Parameter wstrb_mask_0011 bound to: 65535 - type: integer 
	Parameter wstrb_mask_1100 bound to: -65536 - type: integer 
	Parameter wstrb_mask_1111 bound to: -1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'mem_content.txt'; please make sure the file is added to project and has read permission, ignoring [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v:41]
INFO: [Synth 8-256] done synthesizing module 'Memory' (1#1) [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v:1]
INFO: [Synth 8-256] done synthesizing module 'PicoRV32_BD_Memory_0_0' (2#1) [d:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_Memory_0_0/synth/PicoRV32_BD_Memory_0_0.v:57]
WARNING: [Synth 8-3331] design Memory has unconnected port resetn
WARNING: [Synth 8-3331] design Memory has unconnected port mem_instr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 458.750 ; gain = 158.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 458.750 ; gain = 158.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 805.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 805.102 ; gain = 504.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 805.102 ; gain = 504.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 805.102 ; gain = 504.629
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 805.102 ; gain = 504.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port resetn
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_instr
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design PicoRV32_BD_Memory_0_0 has unconnected port mem_addr[11]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 805.102 ; gain = 504.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+--------------+-----------+----------------------+-------------------+
|Module Name            | RTL Object   | Inference | Size (Depth x Width) | Primitives        | 
+-----------------------+--------------+-----------+----------------------+-------------------+
|PicoRV32_BD_Memory_0_0 | inst/mem_reg | Implied   | 2 K x 32             | RAM128X1D x 512   | 
+-----------------------+--------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 813.418 ; gain = 512.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 814.016 ; gain = 513.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------+--------------+-----------+----------------------+-------------------+
|Module Name            | RTL Object   | Inference | Size (Depth x Width) | Primitives        | 
+-----------------------+--------------+-----------+----------------------+-------------------+
|PicoRV32_BD_Memory_0_0 | inst/mem_reg | Implied   | 2 K x 32             | RAM128X1D x 512   | 
+-----------------------+--------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT1      |     1|
|2     |LUT2      |     1|
|3     |LUT3      |     9|
|4     |LUT5      |    32|
|5     |LUT6      |   268|
|6     |MUXF7     |   128|
|7     |MUXF8     |    56|
|8     |RAM128X1D |   512|
|9     |FDRE      |   116|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1123|
|2     |  inst   |Memory |  1123|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 840.988 ; gain = 540.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 840.988 ; gain = 194.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 840.988 ; gain = 540.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PicoRV32_BD_Memory_0_0' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 512 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 845.555 ; gain = 554.914
INFO: [Common 17-1381] The checkpoint 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Memory_0_0_synth_1/PicoRV32_BD_Memory_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_Memory_0_0_synth_1/PicoRV32_BD_Memory_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PicoRV32_BD_Memory_0_0_utilization_synth.rpt -pb PicoRV32_BD_Memory_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 845.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 23:32:05 2018...
