
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001027    0.124717 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.010381    0.040425    0.179321    0.304038 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.040447    0.000859    0.304898 v fanout55/A (sg13g2_buf_8)
     6    0.031822    0.027410    0.083831    0.388729 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.027449    0.001449    0.390178 v _213_/A (sg13g2_nand3_1)
     2    0.010582    0.055182    0.056145    0.446323 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.055200    0.000778    0.447101 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002019    0.028857    0.058378    0.505480 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028857    0.000080    0.505559 v _300_/D (sg13g2_dfrbpq_1)
                                              0.505559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001020    0.124710 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274710   clock uncertainty
                                  0.000000    0.274710   clock reconvergence pessimism
                                 -0.036375    0.238335   library hold time
                                              0.238335   data required time
---------------------------------------------------------------------------------------------
                                              0.238335   data required time
                                             -0.505559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267224   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001027    0.124717 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.010381    0.040425    0.179321    0.304038 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.040447    0.000859    0.304898 v fanout55/A (sg13g2_buf_8)
     6    0.031822    0.027410    0.083831    0.388729 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.027449    0.001443    0.390172 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004100    0.047268    0.091789    0.481961 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047268    0.000166    0.482126 ^ _219_/A (sg13g2_inv_1)
     1    0.002900    0.020741    0.032357    0.514484 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.020741    0.000187    0.514670 v _301_/D (sg13g2_dfrbpq_1)
                                              0.514670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001027    0.124717 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274717   clock uncertainty
                                  0.000000    0.274717   clock reconvergence pessimism
                                 -0.033802    0.240915   library hold time
                                              0.240915   data required time
---------------------------------------------------------------------------------------------
                                              0.240915   data required time
                                             -0.514670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273756   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001020    0.124710 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011230    0.042901    0.181498    0.306208 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.042916    0.000746    0.306954 v output2/A (sg13g2_buf_2)
     1    0.051351    0.087817    0.137747    0.444701 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.087948    0.002414    0.447115 v sign (out)
                                              0.447115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297115   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029080    0.001421    0.406580 v _210_/B (sg13g2_xnor2_1)
     1    0.006501    0.050229    0.068703    0.475283 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050257    0.000520    0.475804 v _211_/B (sg13g2_xnor2_1)
     1    0.002804    0.032046    0.060199    0.536003 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032046    0.000100    0.536103 v _299_/D (sg13g2_dfrbpq_2)
                                              0.536103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.274361   clock uncertainty
                                  0.000000    0.274361   clock reconvergence pessimism
                                 -0.037558    0.236803   library hold time
                                              0.236803   data required time
---------------------------------------------------------------------------------------------
                                              0.236803   data required time
                                             -0.536103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299300   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023904    0.000708    0.124398 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009395    0.037590    0.177159    0.301557 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037594    0.000405    0.301962 v fanout73/A (sg13g2_buf_8)
     8    0.045902    0.032189    0.086731    0.388693 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032569    0.002630    0.391323 v _195_/A (sg13g2_xor2_1)
     2    0.010028    0.046540    0.088064    0.479386 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.046541    0.000321    0.479708 v _196_/B (sg13g2_xor2_1)
     1    0.002973    0.027804    0.058297    0.538004 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.027804    0.000210    0.538214 v _295_/D (sg13g2_dfrbpq_1)
                                              0.538214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023904    0.000708    0.124398 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274398   clock uncertainty
                                  0.000000    0.274398   clock reconvergence pessimism
                                 -0.036043    0.238355   library hold time
                                              0.238355   data required time
---------------------------------------------------------------------------------------------
                                              0.238355   data required time
                                             -0.538214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299859   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001027    0.124717 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.010381    0.040425    0.179321    0.304038 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.040447    0.000859    0.304898 v fanout55/A (sg13g2_buf_8)
     6    0.031822    0.027410    0.083831    0.388729 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.027465    0.001619    0.390348 v _191_/B (sg13g2_xnor2_1)
     2    0.009951    0.068962    0.083038    0.473386 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068988    0.000352    0.473738 v _192_/B (sg13g2_xnor2_1)
     1    0.003928    0.038025    0.071682    0.545420 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.038026    0.000255    0.545675 v _294_/D (sg13g2_dfrbpq_1)
                                              0.545675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023903    0.000566    0.124256 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274256   clock uncertainty
                                  0.000000    0.274256   clock reconvergence pessimism
                                 -0.039283    0.234973   library hold time
                                              0.234973   data required time
---------------------------------------------------------------------------------------------
                                              0.234973   data required time
                                             -0.545675   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310702   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023402    0.001008    0.124179 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009639    0.038250    0.177300    0.301479 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038269    0.000784    0.302263 v fanout71/A (sg13g2_buf_8)
     5    0.029189    0.026490    0.081766    0.384029 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026523    0.001543    0.385572 v _199_/A (sg13g2_xnor2_1)
     2    0.011688    0.078807    0.096947    0.482519 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.078810    0.000372    0.482890 v _200_/B (sg13g2_xor2_1)
     1    0.002672    0.026725    0.069508    0.552398 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026725    0.000184    0.552582 v _296_/D (sg13g2_dfrbpq_1)
                                              0.552582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023402    0.001008    0.124179 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274179   clock uncertainty
                                  0.000000    0.274179   clock reconvergence pessimism
                                 -0.035806    0.238373   library hold time
                                              0.238373   data required time
---------------------------------------------------------------------------------------------
                                              0.238373   data required time
                                             -0.552582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314209   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023402    0.001008    0.124179 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009639    0.038250    0.177300    0.301479 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038269    0.000784    0.302263 v fanout71/A (sg13g2_buf_8)
     5    0.029189    0.026490    0.081766    0.384029 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026545    0.001787    0.385815 v _198_/A (sg13g2_nand2_1)
     1    0.005750    0.033495    0.038831    0.424647 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.033496    0.000242    0.424889 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.010961    0.074827    0.077815    0.502704 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.074841    0.000819    0.503523 v _204_/B (sg13g2_xor2_1)
     1    0.002480    0.026235    0.067091    0.570613 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026235    0.000088    0.570701 v _297_/D (sg13g2_dfrbpq_1)
                                              0.570701   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023406    0.001147    0.124319 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274319   clock uncertainty
                                  0.000000    0.274319   clock reconvergence pessimism
                                 -0.035650    0.238669   library hold time
                                              0.238669   data required time
---------------------------------------------------------------------------------------------
                                              0.238669   data required time
                                             -0.570701   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332032   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.001020    0.124710 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011384    0.055260    0.188767    0.313477 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.055270    0.000752    0.314228 ^ _127_/A (sg13g2_inv_1)
     1    0.006574    0.032297    0.045102    0.359330 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.032298    0.000283    0.359613 v output3/A (sg13g2_buf_2)
     1    0.051194    0.087503    0.132478    0.492091 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.087629    0.002369    0.494460 v signB (out)
                                              0.494460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.494460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344460   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023407    0.001175    0.124346 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007353    0.031598    0.172011    0.296358 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031628    0.000375    0.296733 v fanout64/A (sg13g2_buf_1)
     4    0.025551    0.085335    0.117764    0.414497 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.085351    0.001156    0.415654 v _206_/A (sg13g2_xnor2_1)
     2    0.011441    0.077470    0.120336    0.535990 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.077479    0.000713    0.536703 v _208_/A (sg13g2_xor2_1)
     1    0.002661    0.026918    0.073643    0.610346 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026918    0.000173    0.610520 v _298_/D (sg13g2_dfrbpq_1)
                                              0.610520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023407    0.001175    0.124346 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274346   clock uncertainty
                                  0.000000    0.274346   clock reconvergence pessimism
                                 -0.035866    0.238480   library hold time
                                              0.238480   data required time
---------------------------------------------------------------------------------------------
                                              0.238480   data required time
                                             -0.610520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372039   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032218    0.001462    0.411651 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003869    0.021806    0.032665    0.444316 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.021807    0.000154    0.444469 v output11/A (sg13g2_buf_2)
     1    0.051899    0.088023    0.128807    0.573276 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088093    0.001567    0.574843 v sine_out[16] (out)
                                              0.574843   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.574843   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424843   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032215    0.001436    0.411624 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005282    0.028667    0.039510    0.451134 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.028669    0.000384    0.451518 v output12/A (sg13g2_buf_2)
     1    0.052098    0.088369    0.132296    0.583814 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088442    0.001628    0.585442 v sine_out[17] (out)
                                              0.585442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.585442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435442   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032224    0.001514    0.411703 ^ _160_/A (sg13g2_nor2_1)
     1    0.005660    0.029138    0.041066    0.452768 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029144    0.000398    0.453166 v output14/A (sg13g2_buf_2)
     1    0.051841    0.087987    0.132289    0.585456 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088018    0.001550    0.587006 v sine_out[19] (out)
                                              0.587006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.587006   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437006   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032201    0.001318    0.411507 ^ _281_/A (sg13g2_nor2_1)
     1    0.007667    0.034555    0.045872    0.457379 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034577    0.000689    0.458067 v output35/A (sg13g2_buf_2)
     1    0.052566    0.089112    0.135566    0.593633 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089193    0.001774    0.595407 v sine_out[8] (out)
                                              0.595407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.595407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445407   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032114    0.003906    0.412710 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004809    0.043865    0.054830    0.467541 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043869    0.000323    0.467864 v output15/A (sg13g2_buf_2)
     1    0.053984    0.091938    0.139978    0.607841 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092229    0.004232    0.612073 v sine_out[1] (out)
                                              0.612073   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.612073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462073   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032179    0.001117    0.411305 ^ fanout56/A (sg13g2_buf_8)
     8    0.031751    0.028789    0.073756    0.485061 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028877    0.001493    0.486554 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003881    0.021208    0.031643    0.518197 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.021208    0.000155    0.518352 v output18/A (sg13g2_buf_2)
     1    0.052740    0.089896    0.127860    0.646212 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.090142    0.003863    0.650075 v sine_out[22] (out)
                                              0.650075   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500075   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032179    0.001117    0.411305 ^ fanout56/A (sg13g2_buf_8)
     8    0.031751    0.028789    0.073756    0.485061 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.029015    0.002341    0.487402 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004435    0.022725    0.033049    0.520450 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.022726    0.000176    0.520627 v output16/A (sg13g2_buf_2)
     1    0.052709    0.089861    0.128559    0.649186 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.090107    0.003857    0.653043 v sine_out[20] (out)
                                              0.653043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503043   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032179    0.001117    0.411305 ^ fanout56/A (sg13g2_buf_8)
     8    0.031751    0.028789    0.073756    0.485061 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028942    0.001929    0.486990 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.005089    0.024510    0.034570    0.521560 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024529    0.000362    0.521921 v output17/A (sg13g2_buf_2)
     1    0.052107    0.088354    0.130308    0.652229 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088427    0.001631    0.653861 v sine_out[21] (out)
                                              0.653861   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503861   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032179    0.001117    0.411305 ^ fanout56/A (sg13g2_buf_8)
     8    0.031751    0.028789    0.073756    0.485061 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028932    0.001866    0.486927 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005057    0.024420    0.034478    0.521405 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024440    0.000373    0.521778 v output13/A (sg13g2_buf_2)
     1    0.052279    0.088610    0.130423    0.652201 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088686    0.001682    0.653883 v sine_out[18] (out)
                                              0.653883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503883   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029042    0.001095    0.406254 v fanout56/A (sg13g2_buf_8)
     8    0.030994    0.026765    0.077908    0.484162 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026808    0.001446    0.485608 v _175_/A (sg13g2_nand2_1)
     1    0.005189    0.031441    0.037219    0.522827 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.031446    0.000369    0.523196 ^ output22/A (sg13g2_buf_2)
     1    0.053049    0.114697    0.140017    0.663213 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114745    0.001924    0.665138 ^ sine_out[26] (out)
                                              0.665138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665138   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515138   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029042    0.001095    0.406254 v fanout56/A (sg13g2_buf_8)
     8    0.030994    0.026765    0.077908    0.484162 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026954    0.002437    0.486599 v _170_/A (sg13g2_nand2_1)
     1    0.005490    0.032594    0.038134    0.524733 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.032614    0.000408    0.525142 ^ output20/A (sg13g2_buf_2)
     1    0.052287    0.112787    0.139732    0.664874 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112824    0.001686    0.666560 ^ sine_out[24] (out)
                                              0.666560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052604    0.000700    0.324096 ^ fanout58/A (sg13g2_buf_8)
     7    0.037198    0.032146    0.086092    0.410188 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032179    0.001117    0.411305 ^ fanout56/A (sg13g2_buf_8)
     8    0.031751    0.028789    0.073756    0.485061 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.029031    0.002425    0.487486 ^ _167_/A (sg13g2_nor2_1)
     1    0.006525    0.031617    0.041716    0.529201 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031658    0.000870    0.530072 v output19/A (sg13g2_buf_2)
     1    0.052529    0.089651    0.132699    0.662771 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089891    0.003801    0.666572 v sine_out[23] (out)
                                              0.666572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516572   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029042    0.001095    0.406254 v fanout56/A (sg13g2_buf_8)
     8    0.030994    0.026765    0.077908    0.484162 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026954    0.002441    0.486603 v _172_/A (sg13g2_nand2_1)
     1    0.006347    0.035842    0.040500    0.527102 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035875    0.000842    0.527944 ^ output21/A (sg13g2_buf_2)
     1    0.052706    0.114245    0.140420    0.668364 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114440    0.003861    0.672224 ^ sine_out[25] (out)
                                              0.672224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522224   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032082    0.003807    0.412612 ^ _130_/B (sg13g2_nor2_1)
     2    0.009792    0.038676    0.047331    0.459942 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038678    0.000268    0.460211 v _284_/A (sg13g2_and2_1)
     1    0.006005    0.028775    0.077261    0.537472 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.028806    0.000817    0.538289 v output7/A (sg13g2_buf_2)
     1    0.052694    0.089881    0.131479    0.669768 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.090126    0.003851    0.673618 v sine_out[12] (out)
                                              0.673618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523618   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032082    0.003807    0.412612 ^ _130_/B (sg13g2_nor2_1)
     2    0.009792    0.038676    0.047331    0.459942 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038689    0.000590    0.460532 v _136_/B (sg13g2_nand2b_2)
     4    0.014620    0.041315    0.046187    0.506719 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041320    0.000388    0.507107 ^ _276_/A (sg13g2_nor2_1)
     1    0.004374    0.028110    0.041359    0.548466 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.028111    0.000327    0.548793 v output31/A (sg13g2_buf_2)
     1    0.052035    0.088271    0.131968    0.680761 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088342    0.001609    0.682371 v sine_out[4] (out)
                                              0.682371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.682371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532371   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032082    0.003807    0.412612 ^ _130_/B (sg13g2_nor2_1)
     2    0.009792    0.038676    0.047331    0.459942 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038689    0.000590    0.460532 v _136_/B (sg13g2_nand2b_2)
     4    0.014620    0.041315    0.046187    0.506719 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041342    0.000828    0.507547 ^ _278_/A (sg13g2_nor2_1)
     1    0.004348    0.028047    0.041317    0.548864 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.028048    0.000297    0.549160 v output33/A (sg13g2_buf_2)
     1    0.052294    0.088659    0.132171    0.681331 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088736    0.001690    0.683022 v sine_out[6] (out)
                                              0.683022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.683022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533022   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032082    0.003807    0.412612 ^ _130_/B (sg13g2_nor2_1)
     2    0.009792    0.038676    0.047331    0.459942 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038689    0.000590    0.460532 v _136_/B (sg13g2_nand2b_2)
     4    0.014620    0.041315    0.046187    0.506719 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041341    0.000819    0.507538 ^ _279_/A (sg13g2_nor2_1)
     1    0.004824    0.029305    0.042527    0.550065 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029306    0.000323    0.550388 v output34/A (sg13g2_buf_2)
     1    0.052124    0.088413    0.132627    0.683015 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088486    0.001636    0.684650 v sine_out[7] (out)
                                              0.684650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.684650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534650   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032087    0.003824    0.412628 ^ _143_/A (sg13g2_nor2_1)
     2    0.008722    0.038351    0.048510    0.461138 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038370    0.000328    0.461466 v _147_/A (sg13g2_nand2_1)
     2    0.008069    0.044513    0.049874    0.511341 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044516    0.000276    0.511617 ^ _275_/B (sg13g2_nor2_1)
     1    0.005450    0.028214    0.040848    0.552465 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028215    0.000221    0.552686 v output30/A (sg13g2_buf_2)
     1    0.052331    0.088716    0.132285    0.684971 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088793    0.001702    0.686673 v sine_out[3] (out)
                                              0.686673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536673   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023904    0.000708    0.124398 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009681    0.048792    0.183952    0.308350 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048795    0.000418    0.308768 ^ fanout73/A (sg13g2_buf_8)
     8    0.047235    0.036566    0.087418    0.396186 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.036938    0.002802    0.398988 ^ fanout72/A (sg13g2_buf_8)
     8    0.037308    0.031502    0.078445    0.477434 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031637    0.001375    0.478808 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003827    0.042879    0.062963    0.541771 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042880    0.000146    0.541917 v output28/A (sg13g2_buf_2)
     1    0.054896    0.093328    0.140163    0.682080 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.093674    0.004656    0.686735 v sine_out[31] (out)
                                              0.686735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536735   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032082    0.003807    0.412612 ^ _130_/B (sg13g2_nor2_1)
     2    0.009792    0.038676    0.047331    0.459942 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038689    0.000590    0.460532 v _136_/B (sg13g2_nand2b_2)
     4    0.014620    0.041315    0.046187    0.506719 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041341    0.000823    0.507542 ^ _277_/A (sg13g2_nor2_1)
     1    0.005039    0.029872    0.043068    0.550610 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029873    0.000344    0.550954 v output32/A (sg13g2_buf_2)
     1    0.052776    0.090009    0.132104    0.683059 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.090254    0.003852    0.686910 v sine_out[5] (out)
                                              0.686910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536910   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029063    0.001281    0.406440 v fanout57/A (sg13g2_buf_1)
     4    0.015229    0.055706    0.091707    0.498147 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.055709    0.000431    0.498578 v _180_/A (sg13g2_nand2_1)
     1    0.004550    0.034986    0.044411    0.542990 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034987    0.000313    0.543302 ^ output24/A (sg13g2_buf_2)
     1    0.053862    0.116588    0.141422    0.684724 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.116815    0.004198    0.688922 ^ sine_out[28] (out)
                                              0.688922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538922   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029063    0.001281    0.406440 v fanout57/A (sg13g2_buf_1)
     4    0.015229    0.055706    0.091707    0.498147 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.055724    0.000948    0.499095 v _176_/B1 (sg13g2_o21ai_1)
     1    0.003173    0.033781    0.045934    0.545029 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033781    0.000122    0.545152 ^ output23/A (sg13g2_buf_2)
     1    0.053695    0.116245    0.140619    0.685771 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.116467    0.004148    0.689919 ^ sine_out[27] (out)
                                              0.689919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539919   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031777    0.002776    0.411580 ^ _255_/A (sg13g2_nor4_1)
     1    0.003418    0.032240    0.041425    0.453005 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032240    0.000136    0.453141 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005908    0.072972    0.073410    0.526551 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.072982    0.000763    0.527314 ^ output4/A (sg13g2_buf_2)
     1    0.053584    0.115992    0.159892    0.687206 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.116210    0.004109    0.691315 ^ sine_out[0] (out)
                                              0.691315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541315   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023406    0.001147    0.124319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004323    0.028997    0.168208    0.292527 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028997    0.000323    0.292850 ^ fanout69/A (sg13g2_buf_2)
     4    0.032432    0.075599    0.107465    0.400314 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.075748    0.002747    0.403062 ^ fanout65/A (sg13g2_buf_8)
     8    0.031562    0.030706    0.095043    0.498105 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030787    0.002003    0.500108 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003847    0.036535    0.056302    0.556410 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036535    0.000155    0.556564 v output5/A (sg13g2_buf_2)
     1    0.052167    0.088528    0.136153    0.692717 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088563    0.001648    0.694365 v sine_out[10] (out)
                                              0.694365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544365   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023406    0.001147    0.124319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004323    0.028997    0.168208    0.292527 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028997    0.000323    0.292850 ^ fanout69/A (sg13g2_buf_2)
     4    0.032432    0.075599    0.107465    0.400314 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.075748    0.002747    0.403062 ^ fanout65/A (sg13g2_buf_8)
     8    0.031562    0.030706    0.095043    0.498105 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030760    0.001749    0.499854 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004501    0.038207    0.059070    0.558925 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.038207    0.000317    0.559242 v output8/A (sg13g2_buf_2)
     1    0.052033    0.088339    0.136836    0.696078 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088372    0.001608    0.697686 v sine_out[13] (out)
                                              0.697686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547686   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023406    0.001147    0.124319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004323    0.028997    0.168208    0.292527 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028997    0.000323    0.292850 ^ fanout69/A (sg13g2_buf_2)
     4    0.032432    0.075599    0.107465    0.400314 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.075748    0.002747    0.403062 ^ fanout65/A (sg13g2_buf_8)
     8    0.031562    0.030706    0.095043    0.498105 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030748    0.001622    0.499728 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004985    0.039438    0.061140    0.560868 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.039439    0.000351    0.561219 v output6/A (sg13g2_buf_2)
     1    0.052741    0.090028    0.136639    0.697858 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.090276    0.003873    0.701731 v sine_out[11] (out)
                                              0.701731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551731   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032087    0.003824    0.412628 ^ _143_/A (sg13g2_nor2_1)
     2    0.008722    0.038351    0.048510    0.461138 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038369    0.000319    0.461457 v _144_/B (sg13g2_nand2_1)
     2    0.008152    0.045819    0.054652    0.516109 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045822    0.000290    0.516398 ^ _212_/B (sg13g2_nor2_1)
     2    0.009795    0.041187    0.052908    0.569306 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041203    0.000304    0.569610 v output26/A (sg13g2_buf_2)
     1    0.052132    0.088508    0.138370    0.707980 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088542    0.001638    0.709618 v sine_out[2] (out)
                                              0.709618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.709618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559618   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023406    0.001147    0.124319 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004323    0.028997    0.168208    0.292527 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028997    0.000323    0.292850 ^ fanout69/A (sg13g2_buf_2)
     4    0.032432    0.075599    0.107465    0.400314 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.075748    0.002747    0.403062 ^ fanout65/A (sg13g2_buf_8)
     8    0.031562    0.030706    0.095043    0.498105 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030748    0.001617    0.499722 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007643    0.047124    0.072546    0.572268 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.047129    0.000526    0.572794 v output36/A (sg13g2_buf_2)
     1    0.052514    0.089699    0.140147    0.712941 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.089976    0.003794    0.716735 v sine_out[9] (out)
                                              0.716735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.716735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566735   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023912    0.000918    0.124608 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002037    0.020872    0.161878    0.286486 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020872    0.000074    0.286560 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009719    0.058641    0.376337    0.662897 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058641    0.000416    0.663313 ^ fanout78/A (sg13g2_buf_8)
     7    0.045487    0.036187    0.091083    0.754396 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.037015    0.004124    0.758520 ^ _128_/A (sg13g2_inv_2)
     5    0.019985    0.038897    0.046130    0.804650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038906    0.000478    0.805128 v _293_/D (sg13g2_dfrbpq_1)
                                              0.805128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023912    0.000918    0.124608 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274608   clock uncertainty
                                  0.000000    0.274608   clock reconvergence pessimism
                                 -0.039560    0.235048   library hold time
                                              0.235048   data required time
---------------------------------------------------------------------------------------------
                                              0.235048   data required time
                                             -0.805128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570080   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032087    0.003824    0.412628 ^ _143_/A (sg13g2_nor2_1)
     2    0.008722    0.038351    0.048510    0.461138 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038369    0.000319    0.461457 v _144_/B (sg13g2_nand2_1)
     2    0.008152    0.045819    0.054652    0.516109 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045822    0.000289    0.516398 ^ _145_/B (sg13g2_nand2_1)
     1    0.006029    0.046869    0.065187    0.581585 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.046911    0.000793    0.582379 v output9/A (sg13g2_buf_2)
     1    0.052111    0.088515    0.141101    0.723479 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088550    0.001632    0.725112 v sine_out[14] (out)
                                              0.725112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575112   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019896    0.052595    0.199036    0.323397 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052603    0.000647    0.324043 ^ fanout59/A (sg13g2_buf_8)
     8    0.035900    0.031322    0.084761    0.408804 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032087    0.003824    0.412628 ^ _143_/A (sg13g2_nor2_1)
     2    0.008722    0.038351    0.048510    0.461138 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038370    0.000328    0.461466 v _147_/A (sg13g2_nand2_1)
     2    0.008069    0.044513    0.049874    0.511341 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044516    0.000276    0.511616 ^ _149_/B (sg13g2_nand2_1)
     1    0.007656    0.055511    0.071814    0.583430 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.055525    0.000719    0.584149 v output10/A (sg13g2_buf_2)
     1    0.052266    0.088808    0.145398    0.729547 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088844    0.001678    0.731225 v sine_out[15] (out)
                                              0.731225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.731225   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581225   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029063    0.001281    0.406440 v fanout57/A (sg13g2_buf_1)
     4    0.015229    0.055706    0.091707    0.498147 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.055724    0.000938    0.499085 v _181_/B (sg13g2_and2_1)
     4    0.015490    0.057310    0.115121    0.614205 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057312    0.000408    0.614613 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003860    0.036949    0.049086    0.663699 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.036950    0.000284    0.663983 ^ output29/A (sg13g2_buf_2)
     1    0.054354    0.117622    0.142850    0.806832 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117875    0.004458    0.811291 ^ sine_out[32] (out)
                                              0.811291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.811291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.661291   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023904    0.000708    0.124398 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009395    0.037590    0.177159    0.301557 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037594    0.000405    0.301962 v fanout73/A (sg13g2_buf_8)
     8    0.045902    0.032189    0.086731    0.388693 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032626    0.002848    0.391541 v _132_/B (sg13g2_nand2_2)
     4    0.016529    0.043356    0.052078    0.443619 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.043366    0.000520    0.444138 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.018222    0.115042    0.121396    0.565535 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.115055    0.001059    0.566594 v _184_/A1 (sg13g2_a21oi_1)
     1    0.003939    0.044782    0.094549    0.661142 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.044783    0.000154    0.661296 ^ output25/A (sg13g2_buf_2)
     1    0.053618    0.116338    0.144528    0.805824 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.116841    0.006218    0.812042 ^ sine_out[29] (out)
                                              0.812042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.812042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023336    0.001162    0.057745 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020230    0.023389    0.065426    0.123171 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023408    0.001190    0.124361 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019323    0.042272    0.193685    0.318046 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042284    0.000678    0.318724 v fanout58/A (sg13g2_buf_8)
     7    0.036629    0.029023    0.086435    0.405159 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029063    0.001281    0.406440 v fanout57/A (sg13g2_buf_1)
     4    0.015229    0.055706    0.091707    0.498147 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.055724    0.000938    0.499085 v _181_/B (sg13g2_and2_1)
     4    0.015490    0.057310    0.115121    0.614205 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057313    0.000434    0.614639 v _186_/B1 (sg13g2_a21oi_1)
     1    0.004929    0.050010    0.058507    0.673146 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.050010    0.000343    0.673489 ^ output27/A (sg13g2_buf_2)
     1    0.053670    0.116271    0.148475    0.821965 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116502    0.004236    0.826200 ^ sine_out[30] (out)
                                              0.826200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.826200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.676200   slack (MET)



