

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
0effdcc785130f4091bec83b707f407a  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5574c1d09ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5480..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5488..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574c1d09ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 15927
gpu_sim_insn = 12710760
gpu_ipc =     798.0637
gpu_tot_sim_cycle = 15927
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     798.0637
gpu_tot_issued_cta = 47
gpu_occupancy = 41.7934% 
gpu_tot_occupancy = 41.7934% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3900
partiton_level_parallism_total  =       2.3900
partiton_level_parallism_util =       3.1940
partiton_level_parallism_util_total  =       3.1940
L2_BW  =      64.6031 GB/Sec
L2_BW_total  =      64.6031 GB/Sec
gpu_total_sim_rate=508430

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 225037
	L1I_total_cache_misses = 2791
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2632
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.3404
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 222246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2791
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 225037

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1378, 1380, 1381, 1384, 1377, 1372, 1382, 1384, 1365, 1367, 1373, 1373, 1371, 1373, 1372, 1371, 1374, 1373, 1374, 1373, 1368, 1380, 1377, 1366, 1379, 1374, 1378, 1371, 1370, 1369, 1377, 1380, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 32830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70290	W0_Idle:104597	W0_Scoreboard:316254	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:69353	WS1:69177	WS2:69169	WS3:68990	
dual_issue_nums: WS0:19850	WS1:19938	WS2:19942	WS3:19756	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 397 
max_icnt2mem_latency = 64 
maxmrqlatency = 43 
max_icnt2sh_latency = 95 
averagemflatency = 248 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 15 
mrq_lat_table:20889 	2783 	1173 	805 	591 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19903 	18065 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	19571 	13706 	2710 	2076 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9491 	15615 	10306 	2389 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6738      6039      8389      8388      8921      8965      9578      9573     10148     10177     11201     11189     11768     11768     12328     12325 
dram[1]:      5991      5720      8384      8406      8990      8983      9586      9601     10163     10155     11189     11280     11750     11849     12343     12355 
dram[2]:      5472      5470      8401      8381      8975      8972      9583      9583     10154     10172     11274     11272     11867     11846     12420     12418 
dram[3]:      5473      7569      8378      8334      8997      9002      9797      9795     10401     10397     11293     11288     11841     11858     12423     12430 
dram[4]:      7588      7581      8333      8328      9145      9116      9823      9815     10406     10413     11223     11220     11854     11865     12409     12406 
dram[5]:      7580      7612      8326      8347      9116      9121      9693      9696     10421     10418     11155     11152     11993     11990     12567     12566 
dram[6]:      7610      7599      8296      8294      9131      8863      9683      9678     10338     10325     11174     11166     11930     11944     12519     12518 
dram[7]:      7595      7594      8318      8291      8897      8897      9676      9688     10306     10299     11160     11157     11939     11737     12499     12498 
dram[8]:      7590      7595      8289      8299      8871      8868      9702      9701     10296     10313     11150     11145     11735     11739     12308     12303 
dram[9]:      7601      7340      8306      8304      8873      8878      9727      9585     10310     10216     11160     11165     11756     11749     12299     12326 
dram[10]:      7335      7330      8311      8331      8887      8928      9603      9614     10188     10187     11155     11150     11746     11751     12318     12313 
dram[11]:      7341      7350      8330      8335      8926      8923      9593      9589     10170     10149     11156     11204     11754     11773     12309     12333 
average row accesses per activate:
dram[0]: 47.000000 46.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[1]: 46.000000 61.333332 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[2]: 61.333332 61.333332 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[3]: 61.333332 46.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[4]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[5]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[6]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[7]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[8]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[9]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[10]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[11]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
average row locality = 26284/252 = 104.301590
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       188       184       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       184       184       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       184       184       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       184       184       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[9]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[10]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[11]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
total dram reads = 26284
bank skew: 188/128 = 1.47
chip skew: 2200/2184 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        396       356       400       400       389       390       360       352       339       343       337       349       339       340       335       336
dram[1]:        394       362       395       393       375       359       343       353       343       338       343       338       341       344       340       343
dram[2]:        367       371       391       395       360       357       356       344       336       341       343       338       341       341       340       338
dram[3]:        364       357       390       392       358       374       358       357       341       341       339       340       341       342       339       341
dram[4]:        371       379       389       391       372       355       347       340       348       335       335       340       344       336       335       337
dram[5]:        364       363       393       397       373       365       358       353       326       338       333       334       338       335       350       330
dram[6]:        382       380       389       386       353       372       345       357       342       341       340       338       336       340       327       336
dram[7]:        367       377       388       392       369       367       354       347       345       344       331       337       338       334       339       334
dram[8]:        368       360       394       404       366       380       345       359       339       333       340       334       338       337       343       345
dram[9]:        369       366       400       398       369       372       360       347       338       346       339       342       330       333       336       338
dram[10]:        372       371       392       393       371       368       357       354       342       335       335       336       346       346       344       339
dram[11]:        372       376       403       415       372       375       345       353       341       335       335       337       337       339       342       338
maximum mf latency per bank:
dram[0]:        346       316       337       363       351       397       309       300       275       290       286       283       295       287       291       295
dram[1]:        373       323       343       326       348       326       295       295       287       284       284       291       289       295       291       289
dram[2]:        339       352       347       334       335       338       293       301       286       288       295       291       288       287       304       289
dram[3]:        299       302       306       316       317       314       305       287       291       290       293       293       287       292       283       284
dram[4]:        316       335       326       301       343       314       298       290       279       277       288       281       290       289       288       293
dram[5]:        314       313       299       324       338       326       330       295       280       282       287       291       286       297       283       277
dram[6]:        339       331       303       319       307       322       295       331       279       286       287       281       284       292       281       279
dram[7]:        316       338       305       319       310       341       291       298       277       290       279       288       281       287       286       283
dram[8]:        311       305       316       321       309       349       306       292       284       289       280       284       294       282       282       290
dram[9]:        316       308       323       311       318       310       286       301       294       278       301       299       281       277       284       289
dram[10]:        323       309       316       322       319       312       304       290       289       287       282       301       282       289       282       284
dram[11]:        317       322       319       359       315       357       292       295       283       281       281       284       281       283       293       298
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26324 n_act=38 n_pre=22 n_ref_event=93959972702880 n_req=2196 n_rd=2196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1537
n_activity=11255 dram_eff=0.3902
bk0: 188a 28112i bk1: 184a 28118i bk2: 144a 28212i bk3: 144a 28260i bk4: 128a 28236i bk5: 128a 28186i bk6: 128a 28291i bk7: 128a 28257i bk8: 128a 28302i bk9: 128a 28281i bk10: 128a 28313i bk11: 128a 28294i bk12: 128a 28316i bk13: 128a 28312i bk14: 128a 28300i bk15: 128a 28313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989071
Row_Buffer_Locality_read = 0.989071
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263738
Bank_Level_Parallism_Col = 0.672373
Bank_Level_Parallism_Ready = 1.078744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.153674 
total_CMD = 28580 
util_bw = 4392 
Wasted_Col = 2015 
Wasted_Row = 219 
Idle = 21954 

BW Util Bottlenecks: 
RCDc_limit = 502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1644 
rwq = 0 
CCDLc_limit_alone = 1644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26324 
Read = 2196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 93959972702880 
n_req = 2196 
total_req = 2196 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2196 
Row_Bus_Util =  0.002099 
CoL_Bus_Util = 0.076837 
Either_Row_CoL_Bus_Util = 0.078936 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.244682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.244682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26328 n_act=38 n_pre=22 n_ref_event=93959973562512 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1534
n_activity=11011 dram_eff=0.3981
bk0: 184a 28120i bk1: 184a 28117i bk2: 144a 28251i bk3: 144a 28249i bk4: 128a 28278i bk5: 128a 28248i bk6: 128a 28324i bk7: 128a 28314i bk8: 128a 28301i bk9: 128a 28257i bk10: 128a 28275i bk11: 128a 28298i bk12: 128a 28316i bk13: 128a 28299i bk14: 128a 28296i bk15: 128a 28310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989507
Row_Buffer_Locality_read = 0.989507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274308
Bank_Level_Parallism_Col = 1.241900
Bank_Level_Parallism_Ready = 1.083447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233063 

BW Util details:
bwutil = 0.153394 
total_CMD = 28580 
util_bw = 4384 
Wasted_Col = 1915 
Wasted_Row = 171 
Idle = 22110 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1614 
rwq = 0 
CCDLc_limit_alone = 1614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26328 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 93959973562512 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2192 
Row_Bus_Util =  0.002099 
CoL_Bus_Util = 0.076697 
Either_Row_CoL_Bus_Util = 0.078796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.171029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26320 n_act=38 n_pre=22 n_ref_event=0 n_req=2200 n_rd=2200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.154
n_activity=11261 dram_eff=0.3907
bk0: 184a 28122i bk1: 184a 28067i bk2: 148a 28245i bk3: 148a 28232i bk4: 128a 28257i bk5: 128a 28242i bk6: 128a 28294i bk7: 128a 28297i bk8: 128a 28294i bk9: 128a 28303i bk10: 128a 28294i bk11: 128a 28323i bk12: 128a 28310i bk13: 128a 28283i bk14: 128a 28275i bk15: 128a 28307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990000
Row_Buffer_Locality_read = 0.990000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.273219
Bank_Level_Parallism_Col = 1.243194
Bank_Level_Parallism_Ready = 1.094545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.238657 

BW Util details:
bwutil = 0.153954 
total_CMD = 28580 
util_bw = 4400 
Wasted_Col = 1994 
Wasted_Row = 187 
Idle = 21999 

BW Util Bottlenecks: 
RCDc_limit = 445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1663 
rwq = 0 
CCDLc_limit_alone = 1663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26320 
Read = 2200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2200 
total_req = 2200 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2200 
Row_Bus_Util =  0.002099 
CoL_Bus_Util = 0.076977 
Either_Row_CoL_Bus_Util = 0.079076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.168999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26318 n_act=39 n_pre=23 n_ref_event=0 n_req=2200 n_rd=2200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.154
n_activity=11111 dram_eff=0.396
bk0: 184a 28100i bk1: 184a 28092i bk2: 148a 28209i bk3: 148a 28221i bk4: 128a 28249i bk5: 128a 28266i bk6: 128a 28289i bk7: 128a 28278i bk8: 128a 28294i bk9: 128a 28297i bk10: 128a 28294i bk11: 128a 28316i bk12: 128a 28329i bk13: 128a 28290i bk14: 128a 28318i bk15: 128a 28305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989545
Row_Buffer_Locality_read = 0.989545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274633
Bank_Level_Parallism_Col = 1.243827
Bank_Level_Parallism_Ready = 1.085909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240196 

BW Util details:
bwutil = 0.153954 
total_CMD = 28580 
util_bw = 4400 
Wasted_Col = 1961 
Wasted_Row = 183 
Idle = 22036 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1643 
rwq = 0 
CCDLc_limit_alone = 1643 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26318 
Read = 2200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2200 
total_req = 2200 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2200 
Row_Bus_Util =  0.002169 
CoL_Bus_Util = 0.076977 
Either_Row_CoL_Bus_Util = 0.079146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.185059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.185059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26332 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1534
n_activity=11664 dram_eff=0.3759
bk0: 180a 28145i bk1: 180a 28122i bk2: 148a 28253i bk3: 148a 28258i bk4: 128a 28280i bk5: 128a 28265i bk6: 128a 28343i bk7: 128a 28294i bk8: 128a 28299i bk9: 128a 28333i bk10: 128a 28338i bk11: 128a 28306i bk12: 128a 28302i bk13: 128a 28319i bk14: 128a 28326i bk15: 128a 28284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232373
Bank_Level_Parallism_Col = 1.214443
Bank_Level_Parallism_Ready = 1.077519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210584 

BW Util details:
bwutil = 0.153394 
total_CMD = 28580 
util_bw = 4384 
Wasted_Col = 2023 
Wasted_Row = 190 
Idle = 21983 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1704 
rwq = 0 
CCDLc_limit_alone = 1704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26332 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076697 
Either_Row_CoL_Bus_Util = 0.078656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.176487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.176487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26333 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1534
n_activity=11369 dram_eff=0.3856
bk0: 180a 28152i bk1: 180a 28166i bk2: 148a 28215i bk3: 148a 28235i bk4: 128a 28252i bk5: 128a 28230i bk6: 128a 28285i bk7: 128a 28302i bk8: 128a 28300i bk9: 128a 28288i bk10: 128a 28304i bk11: 128a 28311i bk12: 128a 28305i bk13: 128a 28287i bk14: 128a 28310i bk15: 128a 28315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253010
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.080292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.153394 
total_CMD = 28580 
util_bw = 4384 
Wasted_Col = 2020 
Wasted_Row = 186 
Idle = 21990 

BW Util Bottlenecks: 
RCDc_limit = 455 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1688 
rwq = 0 
CCDLc_limit_alone = 1688 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26333 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076697 
Either_Row_CoL_Bus_Util = 0.078621 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000445 
queue_avg = 0.197271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.197271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26332 n_act=36 n_pre=20 n_ref_event=4568229571824690154 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1534
n_activity=11214 dram_eff=0.3909
bk0: 180a 28158i bk1: 180a 28167i bk2: 148a 28255i bk3: 148a 28224i bk4: 128a 28281i bk5: 128a 28259i bk6: 128a 28282i bk7: 128a 28229i bk8: 128a 28313i bk9: 128a 28313i bk10: 128a 28309i bk11: 128a 28302i bk12: 128a 28313i bk13: 128a 28316i bk14: 128a 28295i bk15: 128a 28305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249210
Bank_Level_Parallism_Col = 1.222424
Bank_Level_Parallism_Ready = 1.076151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218608 

BW Util details:
bwutil = 0.153394 
total_CMD = 28580 
util_bw = 4384 
Wasted_Col = 1985 
Wasted_Row = 169 
Idle = 22042 

BW Util Bottlenecks: 
RCDc_limit = 427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26332 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4568229571824690154 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076697 
Either_Row_CoL_Bus_Util = 0.078656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.191917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.191917
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26340 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1528
n_activity=11151 dram_eff=0.3917
bk0: 180a 28194i bk1: 180a 28164i bk2: 144a 28251i bk3: 144a 28245i bk4: 128a 28272i bk5: 128a 28245i bk6: 128a 28335i bk7: 128a 28243i bk8: 128a 28307i bk9: 128a 28304i bk10: 128a 28285i bk11: 128a 28286i bk12: 128a 28313i bk13: 128a 28316i bk14: 128a 28305i bk15: 128a 28338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.259140
Bank_Level_Parallism_Col = 1.232359
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229008 

BW Util details:
bwutil = 0.152834 
total_CMD = 28580 
util_bw = 4368 
Wasted_Col = 1887 
Wasted_Row = 185 
Idle = 22140 

BW Util Bottlenecks: 
RCDc_limit = 434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1606 
rwq = 0 
CCDLc_limit_alone = 1606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26340 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076417 
Either_Row_CoL_Bus_Util = 0.078376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.1514
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26341 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1528
n_activity=11008 dram_eff=0.3968
bk0: 180a 28162i bk1: 180a 28152i bk2: 144a 28244i bk3: 144a 28251i bk4: 128a 28281i bk5: 128a 28246i bk6: 128a 28301i bk7: 128a 28279i bk8: 128a 28301i bk9: 128a 28317i bk10: 128a 28309i bk11: 128a 28298i bk12: 128a 28277i bk13: 128a 28270i bk14: 128a 28326i bk15: 128a 28321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269004
Bank_Level_Parallism_Col = 1.236813
Bank_Level_Parallism_Ready = 1.081960
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228882 

BW Util details:
bwutil = 0.152834 
total_CMD = 28580 
util_bw = 4368 
Wasted_Col = 1943 
Wasted_Row = 147 
Idle = 22122 

BW Util Bottlenecks: 
RCDc_limit = 426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1672 
rwq = 0 
CCDLc_limit_alone = 1672 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26341 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076417 
Either_Row_CoL_Bus_Util = 0.078341 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000447 
queue_avg = 0.174283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.174283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26340 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1528
n_activity=11006 dram_eff=0.3969
bk0: 180a 28154i bk1: 180a 28142i bk2: 144a 28237i bk3: 144a 28226i bk4: 128a 28269i bk5: 128a 28258i bk6: 128a 28281i bk7: 128a 28277i bk8: 128a 28292i bk9: 128a 28326i bk10: 128a 28321i bk11: 128a 28307i bk12: 128a 28306i bk13: 128a 28315i bk14: 128a 28309i bk15: 128a 28331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242669
Bank_Level_Parallism_Col = 1.222912
Bank_Level_Parallism_Ready = 1.058124
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219075 

BW Util details:
bwutil = 0.152834 
total_CMD = 28580 
util_bw = 4368 
Wasted_Col = 1944 
Wasted_Row = 189 
Idle = 22079 

BW Util Bottlenecks: 
RCDc_limit = 439 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26340 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076417 
Either_Row_CoL_Bus_Util = 0.078376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.168369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26340 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1528
n_activity=11104 dram_eff=0.3934
bk0: 180a 28158i bk1: 180a 28150i bk2: 144a 28242i bk3: 144a 28234i bk4: 128a 28286i bk5: 128a 28260i bk6: 128a 28265i bk7: 128a 28298i bk8: 128a 28299i bk9: 128a 28341i bk10: 128a 28323i bk11: 128a 28298i bk12: 128a 28329i bk13: 128a 28288i bk14: 128a 28312i bk15: 128a 28283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238204
Bank_Level_Parallism_Col = 1.214013
Bank_Level_Parallism_Ready = 1.063586
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211472 

BW Util details:
bwutil = 0.152834 
total_CMD = 28580 
util_bw = 4368 
Wasted_Col = 2003 
Wasted_Row = 159 
Idle = 22050 

BW Util Bottlenecks: 
RCDc_limit = 441 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1682 
rwq = 0 
CCDLc_limit_alone = 1682 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26340 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076417 
Either_Row_CoL_Bus_Util = 0.078376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.177292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.177292
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28580 n_nop=26340 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1528
n_activity=10985 dram_eff=0.3976
bk0: 180a 28186i bk1: 180a 28168i bk2: 144a 28215i bk3: 144a 28237i bk4: 128a 28259i bk5: 128a 28252i bk6: 128a 28294i bk7: 128a 28292i bk8: 128a 28292i bk9: 128a 28311i bk10: 128a 28296i bk11: 128a 28297i bk12: 128a 28299i bk13: 128a 28287i bk14: 128a 28303i bk15: 128a 28317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.259416
Bank_Level_Parallism_Col = 1.233022
Bank_Level_Parallism_Ready = 1.063158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224968 

BW Util details:
bwutil = 0.152834 
total_CMD = 28580 
util_bw = 4368 
Wasted_Col = 1920 
Wasted_Row = 164 
Idle = 22128 

BW Util Bottlenecks: 
RCDc_limit = 402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1684 
rwq = 0 
CCDLc_limit_alone = 1684 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28580 
n_nop = 26340 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.076417 
Either_Row_CoL_Bus_Util = 0.078376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.174703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.174703

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 1167, Miss_rate = 0.701, Pending_hits = 416, Reservation_fails = 0
L2_cache_bank[1]: Access = 1636, Miss = 1161, Miss_rate = 0.710, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1163, Miss_rate = 0.710, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[3]: Access = 1638, Miss = 1162, Miss_rate = 0.709, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[4]: Access = 1641, Miss = 1165, Miss_rate = 0.710, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[5]: Access = 1631, Miss = 1165, Miss_rate = 0.714, Pending_hits = 390, Reservation_fails = 0
L2_cache_bank[6]: Access = 1640, Miss = 1166, Miss_rate = 0.711, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[7]: Access = 1644, Miss = 1165, Miss_rate = 0.709, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[8]: Access = 1579, Miss = 1161, Miss_rate = 0.735, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[9]: Access = 1576, Miss = 1162, Miss_rate = 0.737, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[10]: Access = 1585, Miss = 1161, Miss_rate = 0.732, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[11]: Access = 1583, Miss = 1161, Miss_rate = 0.733, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[12]: Access = 1576, Miss = 1162, Miss_rate = 0.737, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[13]: Access = 1590, Miss = 1161, Miss_rate = 0.730, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[14]: Access = 1582, Miss = 1157, Miss_rate = 0.731, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[15]: Access = 1576, Miss = 1159, Miss_rate = 0.735, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[16]: Access = 1578, Miss = 1157, Miss_rate = 0.733, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 1157, Miss_rate = 0.732, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[18]: Access = 1576, Miss = 1159, Miss_rate = 0.735, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[19]: Access = 1583, Miss = 1157, Miss_rate = 0.731, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[20]: Access = 1584, Miss = 1157, Miss_rate = 0.730, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[21]: Access = 1579, Miss = 1159, Miss_rate = 0.734, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[22]: Access = 1580, Miss = 1157, Miss_rate = 0.732, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[23]: Access = 1575, Miss = 1157, Miss_rate = 0.735, Pending_hits = 359, Reservation_fails = 0
L2_total_cache_accesses = 38416
L2_total_cache_misses = 27858
L2_total_cache_miss_rate = 0.7252
L2_total_cache_pending_hits = 8665
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 361
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=38416
icnt_total_pkts_simt_to_mem=38066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.03109
	minimum = 5
	maximum = 93
Network latency average = 9.02775
	minimum = 5
	maximum = 93
Slowest packet = 3355
Flit latency average = 9.02775
	minimum = 5
	maximum = 93
Slowest flit = 3355
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.126369
	minimum = 0.0988887 (at node 37)
	maximum = 0.206505 (at node 1)
Accepted packet rate average = 0.126369
	minimum = 0.0988887 (at node 37)
	maximum = 0.208074 (at node 1)
Injected flit rate average = 0.126369
	minimum = 0.0988887 (at node 37)
	maximum = 0.206505 (at node 1)
Accepted flit rate average= 0.126369
	minimum = 0.0988887 (at node 37)
	maximum = 0.208074 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.03109 (1 samples)
	minimum = 5 (1 samples)
	maximum = 93 (1 samples)
Network latency average = 9.02775 (1 samples)
	minimum = 5 (1 samples)
	maximum = 93 (1 samples)
Flit latency average = 9.02775 (1 samples)
	minimum = 5 (1 samples)
	maximum = 93 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.126369 (1 samples)
	minimum = 0.0988887 (1 samples)
	maximum = 0.206505 (1 samples)
Accepted packet rate average = 0.126369 (1 samples)
	minimum = 0.0988887 (1 samples)
	maximum = 0.208074 (1 samples)
Injected flit rate average = 0.126369 (1 samples)
	minimum = 0.0988887 (1 samples)
	maximum = 0.206505 (1 samples)
Accepted flit rate average = 0.126369 (1 samples)
	minimum = 0.0988887 (1 samples)
	maximum = 0.208074 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 508430 (inst/sec)
gpgpu_simulation_rate = 637 (cycle/sec)
gpgpu_silicon_slowdown = 1313971x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5480..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5488..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574c1d09ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 13987
gpu_sim_insn = 12710760
gpu_ipc =     908.7552
gpu_tot_sim_cycle = 29914
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     849.8201
gpu_tot_issued_cta = 94
gpu_occupancy = 41.5426% 
gpu_tot_occupancy = 41.6769% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7125
partiton_level_parallism_total  =       2.5408
partiton_level_parallism_util =       3.2425
partiton_level_parallism_util_total  =       3.2180
L2_BW  =      72.6521 GB/Sec
L2_BW_total  =      68.3666 GB/Sec
gpu_total_sim_rate=529615

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 450074
	L1I_total_cache_misses = 2791
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5264
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.1702
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 447283
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2791
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 450074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2763, 2765, 2765, 2768, 2759, 2755, 2770, 2762, 2739, 2744, 2753, 2753, 2748, 2748, 2752, 2746, 2753, 2756, 2762, 2758, 2740, 2759, 2764, 2748, 1379, 1374, 1378, 1371, 1370, 1369, 1377, 1380, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 62608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:121465	W0_Idle:114617	W0_Scoreboard:634534	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:138408	WS1:138240	WS2:138184	WS3:137798	
dual_issue_nums: WS0:39849	WS1:39933	WS2:39961	WS3:39603	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 397 
max_icnt2mem_latency = 64 
maxmrqlatency = 43 
max_icnt2sh_latency = 95 
averagemflatency = 246 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 15 
mrq_lat_table:40740 	5481 	2336 	1381 	1627 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39888 	36020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	40205 	28708 	4568 	2522 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19183 	30644 	20650 	5227 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6738      6039      8389      8388      8921      8965      9578      9573     10148     10177     11201     11189     11768     11768     12328     12325 
dram[1]:      5991      5758      8384      8406      8990      8983      9586      9601     10163     10155     11189     11280     11750     11849     12343     12355 
dram[2]:      5779      5786      8401      8381      8975      8972      9583      9583     10154     10172     11274     11272     11867     11846     12420     12418 
dram[3]:      5824      7569      8378      8334      8997      9002      9797      9795     10401     10397     11293     11288     11841     11858     12423     12430 
dram[4]:      7588      7581      8333      8328      9145      9116      9823      9815     10406     10413     11223     11220     11854     11865     12409     12406 
dram[5]:      7580      7612      8326      8347      9116      9121      9693      9696     10421     10418     11155     11152     11993     11990     12567     12566 
dram[6]:      7610      7599      8296      8294      9131      8863      9683      9678     10338     10325     11174     11166     11930     11944     12519     12518 
dram[7]:      7595      7594      8318      8291      8897      8897      9676      9688     10306     10299     11160     11157     11939     11737     12499     12498 
dram[8]:      7590      7595      8289      8299      8871      8868      9702      9701     10296     10313     11150     11145     11735     11739     12308     12303 
dram[9]:      7601      7340      8306      8304      8873      8878      9727      9585     10310     10216     11160     11165     11756     11749     12299     12326 
dram[10]:      7335      7330      8311      8331      8887      8928      9603      9614     10188     10187     11155     11150     11746     11751     12318     12313 
dram[11]:      7341      7350      8330      8335      8926      8923      9593      9589     10170     10149     11156     11204     11754     11773     12309     12333 
average row accesses per activate:
dram[0]: 45.428570 44.857143 48.166668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[1]: 45.000000 52.500000 47.666668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[2]: 52.500000 52.500000 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[3]: 52.500000 45.000000 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[4]: 62.200001 62.200001 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[5]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[6]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[7]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[8]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[9]: 62.400002 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[10]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[11]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
average row locality = 51608/732 = 70.502731
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       318       314       289       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[1]:       315       315       286       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[2]:       315       315       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[3]:       315       315       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[4]:       311       311       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[5]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[6]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[7]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[8]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[9]:       312       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[10]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[11]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
total dram reads = 51608
bank skew: 318/256 = 1.24
chip skew: 4307/4298 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        410       388       405       400       373       367       357       354       344       344       343       346       338       339       342       339
dram[1]:        406       387       394       396       368       361       347       350       339       344       342       338       338       341       340       340
dram[2]:        392       393       392       390       354       357       356       346       342       345       344       343       341       340       338       339
dram[3]:        388       387       393       393       359       359       354       353       342       343       341       343       347       341       339       341
dram[4]:        397       399       393       394       360       355       351       348       345       338       343       340       343       343       337       340
dram[5]:        395       394       398       398       367       359       353       353       337       348       338       340       341       339       343       332
dram[6]:        404       406       394       395       355       367       347       356       341       342       342       340       347       343       335       340
dram[7]:        397       401       396       394       363       358       355       351       348       344       341       342       336       338       341       342
dram[8]:        397       393       397       404       360       369       347       355       341       340       342       338       345       340       343       343
dram[9]:        400       395       396       394       360       361       353       346       347       341       341       340       336       345       339       340
dram[10]:        400       399       399       402       366       362       351       356       336       342       339       339       343       338       345       344
dram[11]:        398       400       398       404       361       365       350       352       344       340       340       343       341       343       339       338
maximum mf latency per bank:
dram[0]:        346       316       337       363       351       397       309       300       303       295       301       291       295       298       291       295
dram[1]:        373       323       343       326       348       326       295       295       295       303       304       300       298       304       291       289
dram[2]:        339       352       347       334       335       338       306       301       307       298       301       309       295       296       304       289
dram[3]:        299       302       306       316       317       314       305       289       292       298       301       307       299       303       284       284
dram[4]:        316       335       326       308       343       314       298       290       297       292       299       303       294       295       288       293
dram[5]:        314       313       302       324       338       326       330       295       288       297       306       295       294       297       284       284
dram[6]:        339       331       303       319       313       322       295       331       297       290       295       288       294       297       290       282
dram[7]:        316       338       305       319       310       341       291       298       294       290       292       291       283       293       286       284
dram[8]:        311       305       316       321       311       349       306       295       291       289       300       292       296       297       289       290
dram[9]:        316       308       323       311       318       310       286       301       294       309       301       299       290       293       285       289
dram[10]:        323       309       316       331       319       315       304       290       292       288       298       301       290       291       289       285
dram[11]:        317       322       319       359       315       357       295       295       290       299       294       300       285       290       293       298
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49235 n_act=78 n_pre=62 n_ref_event=93959972702880 n_req=4304 n_rd=4304 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1604
n_activity=22281 dram_eff=0.3863
bk0: 318a 52905i bk1: 314a 52861i bk2: 289a 52950i bk3: 287a 52983i bk4: 268a 52944i bk5: 268a 52906i bk6: 256a 53054i bk7: 256a 53025i bk8: 256a 53110i bk9: 256a 53067i bk10: 256a 53117i bk11: 256a 53087i bk12: 256a 53115i bk13: 256a 53122i bk14: 256a 53105i bk15: 256a 53117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.985130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264899
Bank_Level_Parallism_Col = 0.672373
Bank_Level_Parallism_Ready = 1.074547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160364 
total_CMD = 53678 
util_bw = 8608 
Wasted_Col = 4052 
Wasted_Row = 517 
Idle = 40501 

BW Util Bottlenecks: 
RCDc_limit = 1037 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3310 
rwq = 0 
CCDLc_limit_alone = 3310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49235 
Read = 4304 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 93959972702880 
n_req = 4304 
total_req = 4304 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4304 
Row_Bus_Util =  0.002608 
CoL_Bus_Util = 0.080182 
Either_Row_CoL_Bus_Util = 0.082771 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000225 
queue_avg = 0.245967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.245967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49239 n_act=78 n_pre=62 n_ref_event=93959973562512 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1602
n_activity=22260 dram_eff=0.3863
bk0: 315a 52902i bk1: 315a 52889i bk2: 286a 53006i bk3: 287a 52969i bk4: 268a 52990i bk5: 268a 52982i bk6: 256a 53133i bk7: 256a 53083i bk8: 256a 53096i bk9: 256a 53034i bk10: 256a 53071i bk11: 256a 53110i bk12: 256a 53115i bk13: 256a 53127i bk14: 256a 53081i bk15: 256a 53111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985345
Row_Buffer_Locality_read = 0.985345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279351
Bank_Level_Parallism_Col = 1.235492
Bank_Level_Parallism_Ready = 1.080660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229409 

BW Util details:
bwutil = 0.160177 
total_CMD = 53678 
util_bw = 8598 
Wasted_Col = 3854 
Wasted_Row = 471 
Idle = 40755 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3230 
rwq = 0 
CCDLc_limit_alone = 3230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49239 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 93959973562512 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4299 
Row_Bus_Util =  0.002608 
CoL_Bus_Util = 0.080089 
Either_Row_CoL_Bus_Util = 0.082697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.186166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.186166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49232 n_act=78 n_pre=62 n_ref_event=0 n_req=4306 n_rd=4306 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1604
n_activity=22704 dram_eff=0.3793
bk0: 315a 52905i bk1: 315a 52855i bk2: 290a 52969i bk3: 290a 52963i bk4: 268a 52999i bk5: 268a 52995i bk6: 256a 53073i bk7: 256a 53078i bk8: 256a 53101i bk9: 256a 53092i bk10: 256a 53095i bk11: 256a 53110i bk12: 256a 53111i bk13: 256a 53091i bk14: 256a 53094i bk15: 256a 53116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985601
Row_Buffer_Locality_read = 0.985601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269837
Bank_Level_Parallism_Col = 1.225848
Bank_Level_Parallism_Ready = 1.077548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221781 

BW Util details:
bwutil = 0.160438 
total_CMD = 53678 
util_bw = 8612 
Wasted_Col = 3989 
Wasted_Row = 471 
Idle = 40606 

BW Util Bottlenecks: 
RCDc_limit = 937 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3319 
rwq = 0 
CCDLc_limit_alone = 3319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49232 
Read = 4306 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4306 
total_req = 4306 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4306 
Row_Bus_Util =  0.002608 
CoL_Bus_Util = 0.080219 
Either_Row_CoL_Bus_Util = 0.082827 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.183539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49230 n_act=79 n_pre=63 n_ref_event=0 n_req=4307 n_rd=4307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1605
n_activity=22393 dram_eff=0.3847
bk0: 315a 52865i bk1: 315a 52889i bk2: 291a 52938i bk3: 290a 52965i bk4: 268a 52993i bk5: 268a 52997i bk6: 256a 53035i bk7: 256a 53059i bk8: 256a 53078i bk9: 256a 53089i bk10: 256a 53096i bk11: 256a 53087i bk12: 256a 53127i bk13: 256a 53088i bk14: 256a 53135i bk15: 256a 53151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985373
Row_Buffer_Locality_read = 0.985373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.273103
Bank_Level_Parallism_Col = 1.228279
Bank_Level_Parallism_Ready = 1.074977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225512 

BW Util details:
bwutil = 0.160475 
total_CMD = 53678 
util_bw = 8614 
Wasted_Col = 3950 
Wasted_Row = 467 
Idle = 40647 

BW Util Bottlenecks: 
RCDc_limit = 963 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3326 
rwq = 0 
CCDLc_limit_alone = 3326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49230 
Read = 4307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 4307 
total_req = 4307 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 4307 
Row_Bus_Util =  0.002645 
CoL_Bus_Util = 0.080238 
Either_Row_CoL_Bus_Util = 0.082864 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000225 
queue_avg = 0.202392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.202392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49243 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1602
n_activity=22663 dram_eff=0.3794
bk0: 311a 52920i bk1: 311a 52905i bk2: 290a 52947i bk3: 291a 52992i bk4: 268a 53037i bk5: 268a 52986i bk6: 256a 53144i bk7: 256a 53097i bk8: 256a 53091i bk9: 256a 53142i bk10: 256a 53127i bk11: 256a 53098i bk12: 256a 53087i bk13: 256a 53099i bk14: 256a 53121i bk15: 256a 53079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255016
Bank_Level_Parallism_Col = 1.219424
Bank_Level_Parallism_Ready = 1.077191
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216264 

BW Util details:
bwutil = 0.160177 
total_CMD = 53678 
util_bw = 8598 
Wasted_Col = 3963 
Wasted_Row = 488 
Idle = 40629 

BW Util Bottlenecks: 
RCDc_limit = 933 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3294 
rwq = 0 
CCDLc_limit_alone = 3294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49243 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080089 
Either_Row_CoL_Bus_Util = 0.082622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.193189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.193189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49245 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1601
n_activity=22035 dram_eff=0.3901
bk0: 311a 52911i bk1: 311a 52942i bk2: 290a 52950i bk3: 290a 52916i bk4: 268a 53008i bk5: 268a 52949i bk6: 256a 53074i bk7: 256a 53085i bk8: 256a 53087i bk9: 256a 53050i bk10: 256a 53067i bk11: 256a 53105i bk12: 256a 53090i bk13: 256a 53060i bk14: 256a 53111i bk15: 256a 53106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267410
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.074203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160140 
total_CMD = 53678 
util_bw = 8596 
Wasted_Col = 3997 
Wasted_Row = 491 
Idle = 40594 

BW Util Bottlenecks: 
RCDc_limit = 933 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3319 
rwq = 0 
CCDLc_limit_alone = 3319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49245 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080070 
Either_Row_CoL_Bus_Util = 0.082585 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000226 
queue_avg = 0.222288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.222288
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49244 n_act=76 n_pre=60 n_ref_event=4568229571824690154 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1602
n_activity=21679 dram_eff=0.3966
bk0: 311a 52910i bk1: 311a 52922i bk2: 291a 52972i bk3: 290a 52912i bk4: 268a 53015i bk5: 268a 52984i bk6: 256a 53069i bk7: 256a 53003i bk8: 256a 53106i bk9: 256a 53077i bk10: 256a 53086i bk11: 256a 53087i bk12: 256a 53081i bk13: 256a 53086i bk14: 256a 53111i bk15: 256a 53106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282515
Bank_Level_Parallism_Col = 1.242511
Bank_Level_Parallism_Ready = 1.073239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.238813 

BW Util details:
bwutil = 0.160177 
total_CMD = 53678 
util_bw = 8598 
Wasted_Col = 3842 
Wasted_Row = 469 
Idle = 40769 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3235 
rwq = 0 
CCDLc_limit_alone = 3235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49244 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 4568229571824690154 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080089 
Either_Row_CoL_Bus_Util = 0.082604 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000226 
queue_avg = 0.224841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.224841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49242 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1602
n_activity=21809 dram_eff=0.3943
bk0: 311a 52964i bk1: 312a 52918i bk2: 290a 52950i bk3: 291a 52926i bk4: 268a 52979i bk5: 268a 52992i bk6: 256a 53119i bk7: 256a 53019i bk8: 256a 53079i bk9: 256a 53087i bk10: 256a 53064i bk11: 256a 53080i bk12: 256a 53111i bk13: 256a 53128i bk14: 256a 53130i bk15: 256a 53118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267213
Bank_Level_Parallism_Col = 1.224580
Bank_Level_Parallism_Ready = 1.061367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221074 

BW Util details:
bwutil = 0.160215 
total_CMD = 53678 
util_bw = 8600 
Wasted_Col = 3912 
Wasted_Row = 461 
Idle = 40705 

BW Util Bottlenecks: 
RCDc_limit = 933 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3297 
rwq = 0 
CCDLc_limit_alone = 3297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49242 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080107 
Either_Row_CoL_Bus_Util = 0.082641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.217109
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49247 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1601
n_activity=21497 dram_eff=0.3999
bk0: 311a 52913i bk1: 311a 52889i bk2: 290a 52927i bk3: 290a 52940i bk4: 268a 53011i bk5: 268a 52989i bk6: 256a 53096i bk7: 256a 53067i bk8: 256a 53065i bk9: 256a 53110i bk10: 256a 53072i bk11: 256a 53073i bk12: 256a 53064i bk13: 256a 53058i bk14: 256a 53118i bk15: 256a 53121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281927
Bank_Level_Parallism_Col = 1.241312
Bank_Level_Parallism_Ready = 1.076297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.234751 

BW Util details:
bwutil = 0.160140 
total_CMD = 53678 
util_bw = 8596 
Wasted_Col = 3871 
Wasted_Row = 469 
Idle = 40742 

BW Util Bottlenecks: 
RCDc_limit = 955 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3207 
rwq = 0 
CCDLc_limit_alone = 3207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49247 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080070 
Either_Row_CoL_Bus_Util = 0.082548 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000677 
queue_avg = 0.222065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.222065
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49242 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1602
n_activity=22014 dram_eff=0.3907
bk0: 312a 52921i bk1: 311a 52904i bk2: 291a 52948i bk3: 290a 52907i bk4: 268a 53027i bk5: 268a 52975i bk6: 256a 53072i bk7: 256a 53065i bk8: 256a 53079i bk9: 256a 53143i bk10: 256a 53101i bk11: 256a 53085i bk12: 256a 53113i bk13: 256a 53114i bk14: 256a 53110i bk15: 256a 53130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248522
Bank_Level_Parallism_Col = 1.214064
Bank_Level_Parallism_Ready = 1.066713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204188 

BW Util details:
bwutil = 0.160215 
total_CMD = 53678 
util_bw = 8600 
Wasted_Col = 3985 
Wasted_Row = 486 
Idle = 40607 

BW Util Bottlenecks: 
RCDc_limit = 926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3331 
rwq = 0 
CCDLc_limit_alone = 3331 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49242 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080107 
Either_Row_CoL_Bus_Util = 0.082641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.199411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.199411
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49242 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1602
n_activity=22235 dram_eff=0.3868
bk0: 311a 52923i bk1: 312a 52941i bk2: 290a 52945i bk3: 291a 52889i bk4: 268a 53011i bk5: 268a 52998i bk6: 256a 53072i bk7: 256a 53081i bk8: 256a 53101i bk9: 256a 53143i bk10: 256a 53129i bk11: 256a 53098i bk12: 256a 53152i bk13: 256a 53071i bk14: 256a 53127i bk15: 256a 53070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249585
Bank_Level_Parallism_Col = 1.213925
Bank_Level_Parallism_Ready = 1.063894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205761 

BW Util details:
bwutil = 0.160215 
total_CMD = 53678 
util_bw = 8600 
Wasted_Col = 4013 
Wasted_Row = 468 
Idle = 40597 

BW Util Bottlenecks: 
RCDc_limit = 957 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3312 
rwq = 0 
CCDLc_limit_alone = 3312 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49242 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080107 
Either_Row_CoL_Bus_Util = 0.082641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.185122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.185122
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53678 n_nop=49245 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1601
n_activity=22172 dram_eff=0.3877
bk0: 311a 52939i bk1: 311a 52945i bk2: 290a 52922i bk3: 290a 52934i bk4: 268a 53001i bk5: 268a 52988i bk6: 256a 53081i bk7: 256a 53087i bk8: 256a 53095i bk9: 256a 53120i bk10: 256a 53089i bk11: 256a 53086i bk12: 256a 53104i bk13: 256a 53095i bk14: 256a 53108i bk15: 256a 53121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262917
Bank_Level_Parallism_Col = 1.217999
Bank_Level_Parallism_Ready = 1.059549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213398 

BW Util details:
bwutil = 0.160140 
total_CMD = 53678 
util_bw = 8596 
Wasted_Col = 3949 
Wasted_Row = 435 
Idle = 40698 

BW Util Bottlenecks: 
RCDc_limit = 881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3398 
rwq = 0 
CCDLc_limit_alone = 3398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53678 
n_nop = 49245 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.080070 
Either_Row_CoL_Bus_Util = 0.082585 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000226 
queue_avg = 0.196151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.196151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3256, Miss = 2287, Miss_rate = 0.702, Pending_hits = 776, Reservation_fails = 0
L2_cache_bank[1]: Access = 3211, Miss = 2280, Miss_rate = 0.710, Pending_hits = 738, Reservation_fails = 0
L2_cache_bank[2]: Access = 3211, Miss = 2281, Miss_rate = 0.710, Pending_hits = 708, Reservation_fails = 0
L2_cache_bank[3]: Access = 3220, Miss = 2281, Miss_rate = 0.708, Pending_hits = 693, Reservation_fails = 0
L2_cache_bank[4]: Access = 3222, Miss = 2278, Miss_rate = 0.707, Pending_hits = 719, Reservation_fails = 0
L2_cache_bank[5]: Access = 3209, Miss = 2283, Miss_rate = 0.711, Pending_hits = 724, Reservation_fails = 0
L2_cache_bank[6]: Access = 3220, Miss = 2285, Miss_rate = 0.710, Pending_hits = 733, Reservation_fails = 0
L2_cache_bank[7]: Access = 3224, Miss = 2284, Miss_rate = 0.708, Pending_hits = 703, Reservation_fails = 0
L2_cache_bank[8]: Access = 3158, Miss = 2279, Miss_rate = 0.722, Pending_hits = 707, Reservation_fails = 0
L2_cache_bank[9]: Access = 3149, Miss = 2281, Miss_rate = 0.724, Pending_hits = 702, Reservation_fails = 0
L2_cache_bank[10]: Access = 3166, Miss = 2275, Miss_rate = 0.719, Pending_hits = 698, Reservation_fails = 0
L2_cache_bank[11]: Access = 3167, Miss = 2274, Miss_rate = 0.718, Pending_hits = 675, Reservation_fails = 0
L2_cache_bank[12]: Access = 3153, Miss = 2276, Miss_rate = 0.722, Pending_hits = 673, Reservation_fails = 0
L2_cache_bank[13]: Access = 3170, Miss = 2276, Miss_rate = 0.718, Pending_hits = 700, Reservation_fails = 0
L2_cache_bank[14]: Access = 3171, Miss = 2274, Miss_rate = 0.717, Pending_hits = 713, Reservation_fails = 0
L2_cache_bank[15]: Access = 3156, Miss = 2278, Miss_rate = 0.722, Pending_hits = 685, Reservation_fails = 0
L2_cache_bank[16]: Access = 3157, Miss = 2281, Miss_rate = 0.723, Pending_hits = 694, Reservation_fails = 0
L2_cache_bank[17]: Access = 3170, Miss = 2279, Miss_rate = 0.719, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[18]: Access = 3160, Miss = 2283, Miss_rate = 0.722, Pending_hits = 690, Reservation_fails = 0
L2_cache_bank[19]: Access = 3154, Miss = 2281, Miss_rate = 0.723, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[20]: Access = 3167, Miss = 2279, Miss_rate = 0.720, Pending_hits = 711, Reservation_fails = 0
L2_cache_bank[21]: Access = 3170, Miss = 2283, Miss_rate = 0.720, Pending_hits = 715, Reservation_fails = 0
L2_cache_bank[22]: Access = 3157, Miss = 2269, Miss_rate = 0.719, Pending_hits = 712, Reservation_fails = 0
L2_cache_bank[23]: Access = 3158, Miss = 2274, Miss_rate = 0.720, Pending_hits = 721, Reservation_fails = 0
L2_total_cache_accesses = 76356
L2_total_cache_misses = 54701
L2_total_cache_miss_rate = 0.7164
L2_total_cache_pending_hits = 16973
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2478
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 361
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=76356
icnt_total_pkts_simt_to_mem=76006
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.53059
	minimum = 5
	maximum = 85
Network latency average = 7.53059
	minimum = 5
	maximum = 85
Slowest packet = 151713
Flit latency average = 7.53059
	minimum = 5
	maximum = 85
Slowest flit = 151713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.142764
	minimum = 0.112319 (at node 33)
	maximum = 0.234503 (at node 6)
Accepted packet rate average = 0.142764
	minimum = 0.112319 (at node 33)
	maximum = 0.234503 (at node 6)
Injected flit rate average = 0.142764
	minimum = 0.112319 (at node 33)
	maximum = 0.234503 (at node 6)
Accepted flit rate average= 0.142764
	minimum = 0.112319 (at node 33)
	maximum = 0.234503 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.28084 (2 samples)
	minimum = 5 (2 samples)
	maximum = 89 (2 samples)
Network latency average = 8.27917 (2 samples)
	minimum = 5 (2 samples)
	maximum = 89 (2 samples)
Flit latency average = 8.27917 (2 samples)
	minimum = 5 (2 samples)
	maximum = 89 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.134567 (2 samples)
	minimum = 0.105604 (2 samples)
	maximum = 0.220504 (2 samples)
Accepted packet rate average = 0.134567 (2 samples)
	minimum = 0.105604 (2 samples)
	maximum = 0.221289 (2 samples)
Injected flit rate average = 0.134567 (2 samples)
	minimum = 0.105604 (2 samples)
	maximum = 0.220504 (2 samples)
Accepted flit rate average = 0.134567 (2 samples)
	minimum = 0.105604 (2 samples)
	maximum = 0.221289 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 529615 (inst/sec)
gpgpu_simulation_rate = 623 (cycle/sec)
gpgpu_silicon_slowdown = 1343499x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5480..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5488..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574c1d09ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14034
gpu_sim_insn = 12710760
gpu_ipc =     905.7119
gpu_tot_sim_cycle = 43948
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     867.6682
gpu_tot_issued_cta = 141
gpu_occupancy = 41.4549% 
gpu_tot_occupancy = 41.6065% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7034
partiton_level_parallism_total  =       2.5927
partiton_level_parallism_util =       3.0979
partiton_level_parallism_util_total  =       3.1770
L2_BW  =      72.4088 GB/Sec
L2_BW_total  =      69.6574 GB/Sec
gpu_total_sim_rate=537074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 675111
	L1I_total_cache_misses = 2791
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7896
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.1135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2791
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 675111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4141, 4146, 4145, 4142, 4133, 4126, 4155, 4137, 4114, 4124, 4136, 4137, 4130, 4125, 4127, 4122, 4128, 4129, 4137, 4123, 4108, 4135, 4133, 4119, 2761, 2758, 2765, 2061, 2058, 2056, 2068, 2065, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 92386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:170686	W0_Idle:125107	W0_Scoreboard:953241	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:207513	WS1:207273	WS2:207255	WS3:206788	
dual_issue_nums: WS0:59823	WS1:59943	WS2:59952	WS3:59359	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 397 
max_icnt2mem_latency = 64 
maxmrqlatency = 96 
max_icnt2sh_latency = 95 
averagemflatency = 244 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:60790 	8089 	3446 	2021 	2720 	134 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60614 	53234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	61239 	43127 	6431 	3146 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29114 	46873 	30637 	6992 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6738      6039      8389      8388      8921      8965      9578      9573     10148     10177     11201     11189     11768     11768     12328     12325 
dram[1]:      5991      5758      8384      8406      8990      8983      9586      9601     10163     10155     11189     11280     11750     11849     12343     12355 
dram[2]:      5779      5786      8401      8381      8975      8972      9583      9583     10154     10172     11274     11272     11867     11846     12420     12418 
dram[3]:      5824      7569      8378      8334      8997      9002      9797      9795     10401     10397     11293     11288     11841     11858     12423     12430 
dram[4]:      7588      7581      8333      8328      9145      9116      9823      9815     10406     10413     11223     11220     11854     11865     12409     12406 
dram[5]:      7580      7612      8326      8347      9116      9121      9693      9696     10421     10418     11155     11152     11993     11990     12567     12566 
dram[6]:      7610      7599      8296      8294      9131      8863      9683      9678     10338     10325     11174     11166     11930     11944     12519     12518 
dram[7]:      7595      7594      8318      8291      8897      8897      9676      9688     10306     10299     11160     11157     11939     11737     12499     12498 
dram[8]:      7590      7595      8289      8299      8871      8868      9702      9701     10296     10313     11150     11145     11735     11739     12308     12303 
dram[9]:      7601      7340      8306      8304      8873      8878      9727      9585     10310     10216     11160     11165     11756     11749     12299     12326 
dram[10]:      7335      7330      8311      8331      8887      8928      9603      9614     10188     10187     11155     11150     11746     11751     12318     12313 
dram[11]:      7341      7350      8330      8335      8926      8923      9593      9589     10170     10149     11156     11204     11754     11773     12309     12333 
average row accesses per activate:
dram[0]: 38.416668 38.166668 22.526316 25.058823 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[1]: 35.307693 38.250000 25.000000 28.333334 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[2]: 38.166668 38.250000 28.533333 28.533333 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[3]: 32.785713 32.857143 33.000000 32.923077 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[4]: 37.916668 37.916668 28.533333 28.600000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[5]: 37.833332 45.299999 25.176470 25.176470 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[6]: 45.299999 45.500000 28.600000 28.533333 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[7]: 45.299999 37.833332 28.533333 33.000000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[8]: 41.545456 35.000000 32.923077 32.923077 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[9]: 35.076923 41.454544 39.000000 47.555557 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[10]: 41.272728 41.363636 47.555557 47.666668 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[11]: 37.666668 41.181820 47.555557 38.909092 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
average row locality = 77221/1356 = 56.947639
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       459       456       417       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[1]:       456       456       414       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[2]:       455       456       418       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[3]:       456       457       419       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[4]:       452       452       418       419       416       416       384       384       384       384       384       384       384       384       384       384 
dram[5]:       452       451       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[6]:       451       453       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[7]:       451       452       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[8]:       454       452       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[9]:       453       454       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[10]:       452       453       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[11]:       450       451       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
total dram reads = 76919
bank skew: 459/384 = 1.20
chip skew: 6422/6401 = 1.00
number of total write accesses:
dram[0]:         8         8        44        44         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1206
min_bank_accesses = 0!
chip skew: 106/96 = 1.10
average mf latency per bank:
dram[0]:        407       392       367       363       365       362       355       348       343       341       342       344       338       340       342       340
dram[1]:        407       391       360       363       360       358       343       354       340       344       340       338       337       337       340       339
dram[2]:        392       394       361       357       354       352       355       342       345       345       346       345       340       345       338       341
dram[3]:        397       391       361       361       356       359       352       353       340       342       341       341       345       342       344       342
dram[4]:        396       403       360       361       357       354       349       346       345       341       342       340       345       343       337       340
dram[5]:        399       395       365       364       360       353       352       350       340       348       340       341       339       339       344       335
dram[6]:        406       406       360       361       353       363       345       356       345       344       345       340       345       342       337       343
dram[7]:        400       406       361       360       358       357       355       350       349       346       340       343       339       343       340       341
dram[8]:        401       393       362       367       358       362       348       354       343       342       341       338       343       340       346       342
dram[9]:        398       400       362       363       358       357       351       347       345       340       342       341       341       343       340       344
dram[10]:        404       403       365       366       361       361       353       353       338       342       338       340       342       340       344       340
dram[11]:        404       403       362       368       356       360       346       351       345       342       341       341       341       341       339       340
maximum mf latency per bank:
dram[0]:        346       316       337       363       351       397       309       300       303       295       301       291       295       298       292       304
dram[1]:        373       323       343       326       348       326       295       295       295       303       304       300       298       304       335       295
dram[2]:        339       352       353       334       335       338       306       301       307       298       301       309       306       296       304       301
dram[3]:        307       302       326       329       317       314       305       289       292       298       301       307       299       303       297       305
dram[4]:        316       335       326       344       343       314       298       292       304       293       299       303       295       295       310       313
dram[5]:        314       313       335       341       338       326       330       295       288       297       306       295       294       297       303       291
dram[6]:        339       331       303       319       313       322       295       331       301       295       296       288       294       297       292       289
dram[7]:        316       338       305       319       310       341       291       298       294       290       292       291       283       293       286       284
dram[8]:        311       305       316       321       311       349       306       295       291       289       301       292       296       297       298       293
dram[9]:        316       308       323       311       318       313       287       301       294       309       301       299       290       293       286       294
dram[10]:        323       309       316       331       319       315       304       290       292       288       298       301       290       297       289       285
dram[11]:        317       322       319       359       315       357       295       295       290       299       304       300       292       292       293       298
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72084 n_act=136 n_pre=120 n_ref_event=93959972702880 n_req=6445 n_rd=6419 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1654
n_activity=34297 dram_eff=0.3804
bk0: 459a 77526i bk1: 456a 77505i bk2: 417a 77104i bk3: 415a 77246i bk4: 416a 77723i bk5: 416a 77721i bk6: 384a 77923i bk7: 384a 77921i bk8: 384a 77997i bk9: 384a 77975i bk10: 384a 77986i bk11: 384a 77970i bk12: 384a 77999i bk13: 384a 78019i bk14: 384a 78002i bk15: 384a 78004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981071
Row_Buffer_Locality_read = 0.983019
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.302508
Bank_Level_Parallism_Col = 0.672373
Bank_Level_Parallism_Ready = 1.065287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.165430 
total_CMD = 78861 
util_bw = 13046 
Wasted_Col = 6483 
Wasted_Row = 896 
Idle = 58436 

BW Util Bottlenecks: 
RCDc_limit = 1601 
RCDWRc_limit = 66 
WTRc_limit = 115 
RTWc_limit = 350 
CCDLc_limit = 5104 
rwq = 0 
CCDLc_limit_alone = 5086 
WTRc_limit_alone = 115 
RTWc_limit_alone = 332 

Commands details: 
total_CMD = 78861 
n_nop = 72084 
Read = 6419 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 136 
n_pre = 120 
n_ref = 93959972702880 
n_req = 6445 
total_req = 6523 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 6523 
Row_Bus_Util =  0.003246 
CoL_Bus_Util = 0.082715 
Either_Row_CoL_Bus_Util = 0.085936 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000295 
queue_avg = 0.256451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.256451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72090 n_act=134 n_pre=118 n_ref_event=93959973562512 n_req=6440 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.1653
n_activity=34464 dram_eff=0.3783
bk0: 456a 77458i bk1: 456a 77401i bk2: 414a 77236i bk3: 415a 77272i bk4: 416a 77794i bk5: 416a 77773i bk6: 384a 78008i bk7: 384a 77971i bk8: 384a 77993i bk9: 384a 77917i bk10: 384a 77958i bk11: 384a 78005i bk12: 384a 78018i bk13: 384a 78054i bk14: 384a 77915i bk15: 384a 77917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981522
Row_Buffer_Locality_read = 0.983471
Row_Buffer_Locality_write = 0.518519
Bank_Level_Parallism = 1.312683
Bank_Level_Parallism_Col = 1.262523
Bank_Level_Parallism_Ready = 1.081085
write_to_read_ratio_blp_rw_average = 0.029336
GrpLevelPara = 1.251597 

BW Util details:
bwutil = 0.165329 
total_CMD = 78861 
util_bw = 13038 
Wasted_Col = 6364 
Wasted_Row = 924 
Idle = 58535 

BW Util Bottlenecks: 
RCDc_limit = 1440 
RCDWRc_limit = 68 
WTRc_limit = 298 
RTWc_limit = 343 
CCDLc_limit = 5105 
rwq = 0 
CCDLc_limit_alone = 5072 
WTRc_limit_alone = 278 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 78861 
n_nop = 72090 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 134 
n_pre = 118 
n_ref = 93959973562512 
n_req = 6440 
total_req = 6519 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 6519 
Row_Bus_Util =  0.003195 
CoL_Bus_Util = 0.082664 
Either_Row_CoL_Bus_Util = 0.085860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.21723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72091 n_act=132 n_pre=116 n_ref_event=0 n_req=6445 n_rd=6419 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1654
n_activity=34589 dram_eff=0.3772
bk0: 455a 77550i bk1: 456a 77489i bk2: 418a 77076i bk3: 418a 77148i bk4: 416a 77815i bk5: 416a 77808i bk6: 384a 77963i bk7: 384a 77954i bk8: 384a 77988i bk9: 384a 77968i bk10: 384a 77963i bk11: 384a 77982i bk12: 384a 77997i bk13: 384a 77979i bk14: 384a 77953i bk15: 384a 77966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982002
Row_Buffer_Locality_read = 0.983798
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.317939
Bank_Level_Parallism_Col = 1.265148
Bank_Level_Parallism_Ready = 1.073858
write_to_read_ratio_blp_rw_average = 0.043914
GrpLevelPara = 1.252126 

BW Util details:
bwutil = 0.165430 
total_CMD = 78861 
util_bw = 13046 
Wasted_Col = 6427 
Wasted_Row = 859 
Idle = 58529 

BW Util Bottlenecks: 
RCDc_limit = 1447 
RCDWRc_limit = 81 
WTRc_limit = 150 
RTWc_limit = 606 
CCDLc_limit = 5096 
rwq = 0 
CCDLc_limit_alone = 5041 
WTRc_limit_alone = 137 
RTWc_limit_alone = 564 

Commands details: 
total_CMD = 78861 
n_nop = 72091 
Read = 6419 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 6445 
total_req = 6523 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6523 
Row_Bus_Util =  0.003145 
CoL_Bus_Util = 0.082715 
Either_Row_CoL_Bus_Util = 0.085847 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.207314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.207314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72088 n_act=132 n_pre=116 n_ref_event=0 n_req=6448 n_rd=6422 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1655
n_activity=34373 dram_eff=0.3797
bk0: 456a 77413i bk1: 457a 77426i bk2: 419a 77202i bk3: 418a 77176i bk4: 416a 77833i bk5: 416a 77818i bk6: 384a 77916i bk7: 384a 77965i bk8: 384a 77982i bk9: 384a 77981i bk10: 384a 77993i bk11: 384a 77986i bk12: 384a 77995i bk13: 384a 77910i bk14: 384a 78006i bk15: 384a 77999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982010
Row_Buffer_Locality_read = 0.983650
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.329992
Bank_Level_Parallism_Col = 1.264866
Bank_Level_Parallism_Ready = 1.072906
write_to_read_ratio_blp_rw_average = 0.029614
GrpLevelPara = 1.250671 

BW Util details:
bwutil = 0.165506 
total_CMD = 78861 
util_bw = 13052 
Wasted_Col = 6331 
Wasted_Row = 787 
Idle = 58691 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 56 
WTRc_limit = 214 
RTWc_limit = 371 
CCDLc_limit = 5114 
rwq = 0 
CCDLc_limit_alone = 5090 
WTRc_limit_alone = 212 
RTWc_limit_alone = 349 

Commands details: 
total_CMD = 78861 
n_nop = 72088 
Read = 6422 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 6448 
total_req = 6526 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6526 
Row_Bus_Util =  0.003145 
CoL_Bus_Util = 0.082753 
Either_Row_CoL_Bus_Util = 0.085885 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.225346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.225346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72096 n_act=132 n_pre=116 n_ref_event=0 n_req=6439 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1653
n_activity=34418 dram_eff=0.3787
bk0: 452a 77522i bk1: 452a 77498i bk2: 418a 77159i bk3: 419a 77161i bk4: 416a 77865i bk5: 416a 77818i bk6: 384a 78045i bk7: 384a 77964i bk8: 384a 77985i bk9: 384a 78050i bk10: 384a 78027i bk11: 384a 77971i bk12: 384a 77966i bk13: 384a 77982i bk14: 384a 77995i bk15: 384a 77883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981985
Row_Buffer_Locality_read = 0.983783
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.309147
Bank_Level_Parallism_Col = 1.249479
Bank_Level_Parallism_Ready = 1.068189
write_to_read_ratio_blp_rw_average = 0.033397
GrpLevelPara = 1.239468 

BW Util details:
bwutil = 0.165278 
total_CMD = 78861 
util_bw = 13034 
Wasted_Col = 6380 
Wasted_Row = 812 
Idle = 58635 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 66 
WTRc_limit = 142 
RTWc_limit = 427 
CCDLc_limit = 5035 
rwq = 0 
CCDLc_limit_alone = 5005 
WTRc_limit_alone = 138 
RTWc_limit_alone = 401 

Commands details: 
total_CMD = 78861 
n_nop = 72096 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 6439 
total_req = 6517 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6517 
Row_Bus_Util =  0.003145 
CoL_Bus_Util = 0.082639 
Either_Row_CoL_Bus_Util = 0.085784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.226424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72112 n_act=134 n_pre=118 n_ref_event=0 n_req=6427 n_rd=6403 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1648
n_activity=33744 dram_eff=0.3852
bk0: 452a 77488i bk1: 451a 77576i bk2: 418a 77181i bk3: 418a 77167i bk4: 412a 77819i bk5: 412a 77754i bk6: 384a 77955i bk7: 384a 77945i bk8: 384a 77973i bk9: 384a 77892i bk10: 384a 77935i bk11: 384a 77982i bk12: 384a 77983i bk13: 384a 77971i bk14: 384a 77949i bk15: 384a 77963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981640
Row_Buffer_Locality_read = 0.983601
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.314227
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.070154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.164822 
total_CMD = 78861 
util_bw = 12998 
Wasted_Col = 6360 
Wasted_Row = 889 
Idle = 58614 

BW Util Bottlenecks: 
RCDc_limit = 1506 
RCDWRc_limit = 94 
WTRc_limit = 310 
RTWc_limit = 248 
CCDLc_limit = 5016 
rwq = 0 
CCDLc_limit_alone = 4987 
WTRc_limit_alone = 294 
RTWc_limit_alone = 235 

Commands details: 
total_CMD = 78861 
n_nop = 72112 
Read = 6403 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 6427 
total_req = 6499 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 6499 
Row_Bus_Util =  0.003195 
CoL_Bus_Util = 0.082411 
Either_Row_CoL_Bus_Util = 0.085581 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000296 
queue_avg = 0.247930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.24793
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72122 n_act=128 n_pre=112 n_ref_event=4568229571824690154 n_req=6429 n_rd=6405 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1649
n_activity=32852 dram_eff=0.3958
bk0: 451a 77594i bk1: 453a 77642i bk2: 419a 77245i bk3: 418a 77127i bk4: 412a 77809i bk5: 412a 77792i bk6: 384a 77929i bk7: 384a 77849i bk8: 384a 77964i bk9: 384a 77934i bk10: 384a 77964i bk11: 384a 77973i bk12: 384a 77973i bk13: 384a 78002i bk14: 384a 77950i bk15: 384a 77895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982579
Row_Buffer_Locality_read = 0.984075
Row_Buffer_Locality_write = 0.583333
Bank_Level_Parallism = 1.330078
Bank_Level_Parallism_Col = 1.275118
Bank_Level_Parallism_Ready = 1.068870
write_to_read_ratio_blp_rw_average = 0.029382
GrpLevelPara = 1.268543 

BW Util details:
bwutil = 0.164872 
total_CMD = 78861 
util_bw = 13002 
Wasted_Col = 6158 
Wasted_Row = 788 
Idle = 58913 

BW Util Bottlenecks: 
RCDc_limit = 1442 
RCDWRc_limit = 63 
WTRc_limit = 263 
RTWc_limit = 382 
CCDLc_limit = 4906 
rwq = 0 
CCDLc_limit_alone = 4872 
WTRc_limit_alone = 251 
RTWc_limit_alone = 360 

Commands details: 
total_CMD = 78861 
n_nop = 72122 
Read = 6405 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 128 
n_pre = 112 
n_ref = 4568229571824690154 
n_req = 6429 
total_req = 6501 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 6501 
Row_Bus_Util =  0.003043 
CoL_Bus_Util = 0.082436 
Either_Row_CoL_Bus_Util = 0.085454 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000297 
queue_avg = 0.249971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.249971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72122 n_act=128 n_pre=112 n_ref_event=0 n_req=6428 n_rd=6404 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1648
n_activity=33299 dram_eff=0.3904
bk0: 451a 77485i bk1: 452a 77364i bk2: 418a 77320i bk3: 419a 77332i bk4: 412a 77790i bk5: 412a 77778i bk6: 384a 77989i bk7: 384a 77879i bk8: 384a 77925i bk9: 384a 77940i bk10: 384a 77940i bk11: 384a 77973i bk12: 384a 78022i bk13: 384a 78005i bk14: 384a 78021i bk15: 384a 77951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982576
Row_Buffer_Locality_read = 0.984072
Row_Buffer_Locality_write = 0.583333
Bank_Level_Parallism = 1.301869
Bank_Level_Parallism_Col = 1.253156
Bank_Level_Parallism_Ready = 1.064739
write_to_read_ratio_blp_rw_average = 0.031625
GrpLevelPara = 1.248142 

BW Util details:
bwutil = 0.164847 
total_CMD = 78861 
util_bw = 13000 
Wasted_Col = 6414 
Wasted_Row = 856 
Idle = 58591 

BW Util Bottlenecks: 
RCDc_limit = 1460 
RCDWRc_limit = 66 
WTRc_limit = 267 
RTWc_limit = 475 
CCDLc_limit = 5044 
rwq = 0 
CCDLc_limit_alone = 5017 
WTRc_limit_alone = 264 
RTWc_limit_alone = 451 

Commands details: 
total_CMD = 78861 
n_nop = 72122 
Read = 6404 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 6428 
total_req = 6500 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 6500 
Row_Bus_Util =  0.003043 
CoL_Bus_Util = 0.082424 
Either_Row_CoL_Bus_Util = 0.085454 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.232307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.232307
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72114 n_act=128 n_pre=112 n_ref_event=0 n_req=6432 n_rd=6406 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1651
n_activity=32931 dram_eff=0.3954
bk0: 454a 77407i bk1: 452a 77350i bk2: 418a 77373i bk3: 418a 77295i bk4: 412a 77826i bk5: 412a 77807i bk6: 384a 77955i bk7: 384a 77970i bk8: 384a 77926i bk9: 384a 77980i bk10: 384a 77955i bk11: 384a 77991i bk12: 384a 77967i bk13: 384a 77926i bk14: 384a 77989i bk15: 384a 78015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982587
Row_Buffer_Locality_read = 0.984234
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.317389
Bank_Level_Parallism_Col = 1.266146
Bank_Level_Parallism_Ready = 1.068293
write_to_read_ratio_blp_rw_average = 0.032898
GrpLevelPara = 1.258811 

BW Util details:
bwutil = 0.165101 
total_CMD = 78861 
util_bw = 13020 
Wasted_Col = 6217 
Wasted_Row = 827 
Idle = 58797 

BW Util Bottlenecks: 
RCDc_limit = 1456 
RCDWRc_limit = 54 
WTRc_limit = 286 
RTWc_limit = 383 
CCDLc_limit = 4883 
rwq = 0 
CCDLc_limit_alone = 4854 
WTRc_limit_alone = 284 
RTWc_limit_alone = 356 

Commands details: 
total_CMD = 78861 
n_nop = 72114 
Read = 6406 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 6432 
total_req = 6510 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 6510 
Row_Bus_Util =  0.003043 
CoL_Bus_Util = 0.082550 
Either_Row_CoL_Bus_Util = 0.085556 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000445 
queue_avg = 0.239130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.23913
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72125 n_act=122 n_pre=106 n_ref_event=0 n_req=6433 n_rd=6408 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.165
n_activity=33127 dram_eff=0.3929
bk0: 453a 77462i bk1: 454a 77509i bk2: 419a 77237i bk3: 418a 77112i bk4: 412a 77873i bk5: 412a 77813i bk6: 384a 77957i bk7: 384a 77966i bk8: 384a 77967i bk9: 384a 78022i bk10: 384a 78009i bk11: 384a 77978i bk12: 384a 78003i bk13: 384a 77936i bk14: 384a 77976i bk15: 384a 77969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983522
Row_Buffer_Locality_read = 0.984707
Row_Buffer_Locality_write = 0.680000
Bank_Level_Parallism = 1.311655
Bank_Level_Parallism_Col = 1.271240
Bank_Level_Parallism_Ready = 1.070957
write_to_read_ratio_blp_rw_average = 0.036500
GrpLevelPara = 1.253808 

BW Util details:
bwutil = 0.165050 
total_CMD = 78861 
util_bw = 13016 
Wasted_Col = 6216 
Wasted_Row = 811 
Idle = 58818 

BW Util Bottlenecks: 
RCDc_limit = 1387 
RCDWRc_limit = 41 
WTRc_limit = 153 
RTWc_limit = 492 
CCDLc_limit = 4969 
rwq = 0 
CCDLc_limit_alone = 4933 
WTRc_limit_alone = 153 
RTWc_limit_alone = 456 

Commands details: 
total_CMD = 78861 
n_nop = 72125 
Read = 6408 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 6433 
total_req = 6508 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 6508 
Row_Bus_Util =  0.002891 
CoL_Bus_Util = 0.082525 
Either_Row_CoL_Bus_Util = 0.085416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.217649
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72139 n_act=118 n_pre=102 n_ref_event=0 n_req=6430 n_rd=6406 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1649
n_activity=33503 dram_eff=0.3881
bk0: 452a 77549i bk1: 453a 77493i bk2: 418a 77415i bk3: 419a 77322i bk4: 412a 77850i bk5: 412a 77840i bk6: 384a 77940i bk7: 384a 77977i bk8: 384a 77988i bk9: 384a 78018i bk10: 384a 78014i bk11: 384a 77962i bk12: 384a 78032i bk13: 384a 77914i bk14: 384a 77955i bk15: 384a 77924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984137
Row_Buffer_Locality_read = 0.985014
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.300802
Bank_Level_Parallism_Col = 1.258924
Bank_Level_Parallism_Ready = 1.063594
write_to_read_ratio_blp_rw_average = 0.029516
GrpLevelPara = 1.242214 

BW Util details:
bwutil = 0.164898 
total_CMD = 78861 
util_bw = 13004 
Wasted_Col = 6212 
Wasted_Row = 772 
Idle = 58873 

BW Util Bottlenecks: 
RCDc_limit = 1403 
RCDWRc_limit = 26 
WTRc_limit = 190 
RTWc_limit = 392 
CCDLc_limit = 5016 
rwq = 0 
CCDLc_limit_alone = 4960 
WTRc_limit_alone = 169 
RTWc_limit_alone = 357 

Commands details: 
total_CMD = 78861 
n_nop = 72139 
Read = 6406 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 6430 
total_req = 6502 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 6502 
Row_Bus_Util =  0.002790 
CoL_Bus_Util = 0.082449 
Either_Row_CoL_Bus_Util = 0.085239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.213845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.213845
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78861 n_nop=72139 n_act=121 n_pre=105 n_ref_event=0 n_req=6425 n_rd=6401 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1648
n_activity=33672 dram_eff=0.3859
bk0: 450a 77612i bk1: 451a 77597i bk2: 418a 77356i bk3: 418a 77220i bk4: 412a 77843i bk5: 412a 77768i bk6: 384a 77957i bk7: 384a 77966i bk8: 384a 77988i bk9: 384a 77986i bk10: 384a 77980i bk11: 384a 77982i bk12: 384a 77993i bk13: 384a 77956i bk14: 384a 77943i bk15: 384a 77990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983658
Row_Buffer_Locality_read = 0.984690
Row_Buffer_Locality_write = 0.708333
Bank_Level_Parallism = 1.303821
Bank_Level_Parallism_Col = 1.256200
Bank_Level_Parallism_Ready = 1.061385
write_to_read_ratio_blp_rw_average = 0.034394
GrpLevelPara = 1.243860 

BW Util details:
bwutil = 0.164771 
total_CMD = 78861 
util_bw = 12994 
Wasted_Col = 6194 
Wasted_Row = 793 
Idle = 58880 

BW Util Bottlenecks: 
RCDc_limit = 1371 
RCDWRc_limit = 32 
WTRc_limit = 85 
RTWc_limit = 453 
CCDLc_limit = 5039 
rwq = 0 
CCDLc_limit_alone = 5023 
WTRc_limit_alone = 81 
RTWc_limit_alone = 441 

Commands details: 
total_CMD = 78861 
n_nop = 72139 
Read = 6401 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 6425 
total_req = 6497 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 6497 
Row_Bus_Util =  0.002866 
CoL_Bus_Util = 0.082385 
Either_Row_CoL_Bus_Util = 0.085239 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000149 
queue_avg = 0.211651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.211651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4844, Miss = 3411, Miss_rate = 0.704, Pending_hits = 1108, Reservation_fails = 0
L2_cache_bank[1]: Access = 4786, Miss = 3403, Miss_rate = 0.711, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[2]: Access = 4796, Miss = 3405, Miss_rate = 0.710, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[3]: Access = 4809, Miss = 3404, Miss_rate = 0.708, Pending_hits = 1043, Reservation_fails = 0
L2_cache_bank[4]: Access = 4799, Miss = 3399, Miss_rate = 0.708, Pending_hits = 1079, Reservation_fails = 0
L2_cache_bank[5]: Access = 4780, Miss = 3405, Miss_rate = 0.712, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[6]: Access = 4810, Miss = 3408, Miss_rate = 0.709, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[7]: Access = 4810, Miss = 3407, Miss_rate = 0.708, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[8]: Access = 4731, Miss = 3401, Miss_rate = 0.719, Pending_hits = 1050, Reservation_fails = 0
L2_cache_bank[9]: Access = 4739, Miss = 3404, Miss_rate = 0.718, Pending_hits = 1030, Reservation_fails = 0
L2_cache_bank[10]: Access = 4750, Miss = 3388, Miss_rate = 0.713, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[11]: Access = 4736, Miss = 3386, Miss_rate = 0.715, Pending_hits = 987, Reservation_fails = 0
L2_cache_bank[12]: Access = 4729, Miss = 3389, Miss_rate = 0.717, Pending_hits = 993, Reservation_fails = 0
L2_cache_bank[13]: Access = 4757, Miss = 3390, Miss_rate = 0.713, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[14]: Access = 4745, Miss = 3386, Miss_rate = 0.714, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[15]: Access = 4738, Miss = 3391, Miss_rate = 0.716, Pending_hits = 1037, Reservation_fails = 0
L2_cache_bank[16]: Access = 4744, Miss = 3401, Miss_rate = 0.717, Pending_hits = 1059, Reservation_fails = 0
L2_cache_bank[17]: Access = 4747, Miss = 3397, Miss_rate = 0.716, Pending_hits = 1042, Reservation_fails = 0
L2_cache_bank[18]: Access = 4735, Miss = 3403, Miss_rate = 0.719, Pending_hits = 1041, Reservation_fails = 0
L2_cache_bank[19]: Access = 4732, Miss = 3396, Miss_rate = 0.718, Pending_hits = 1039, Reservation_fails = 0
L2_cache_bank[20]: Access = 4749, Miss = 3392, Miss_rate = 0.714, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[21]: Access = 4750, Miss = 3398, Miss_rate = 0.715, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[22]: Access = 4739, Miss = 3380, Miss_rate = 0.713, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[23]: Access = 4741, Miss = 3386, Miss_rate = 0.714, Pending_hits = 1049, Reservation_fails = 0
L2_total_cache_accesses = 114296
L2_total_cache_misses = 81530
L2_total_cache_miss_rate = 0.7133
L2_total_cache_pending_hits = 25099
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57822
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3694
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 361
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=114296
icnt_total_pkts_simt_to_mem=113946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.6512
	minimum = 5
	maximum = 79
Network latency average = 7.6512
	minimum = 5
	maximum = 79
Slowest packet = 227885
Flit latency average = 7.6512
	minimum = 5
	maximum = 79
Slowest flit = 227885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.142286
	minimum = 0.1118 (at node 25)
	maximum = 0.233718 (at node 11)
Accepted packet rate average = 0.142286
	minimum = 0.1118 (at node 25)
	maximum = 0.233718 (at node 11)
Injected flit rate average = 0.142286
	minimum = 0.1118 (at node 25)
	maximum = 0.233718 (at node 11)
Accepted flit rate average= 0.142286
	minimum = 0.1118 (at node 25)
	maximum = 0.233718 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.07096 (3 samples)
	minimum = 5 (3 samples)
	maximum = 85.6667 (3 samples)
Network latency average = 8.06984 (3 samples)
	minimum = 5 (3 samples)
	maximum = 85.6667 (3 samples)
Flit latency average = 8.06984 (3 samples)
	minimum = 5 (3 samples)
	maximum = 85.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.13714 (3 samples)
	minimum = 0.107669 (3 samples)
	maximum = 0.224909 (3 samples)
Accepted packet rate average = 0.13714 (3 samples)
	minimum = 0.107669 (3 samples)
	maximum = 0.225432 (3 samples)
Injected flit rate average = 0.13714 (3 samples)
	minimum = 0.107669 (3 samples)
	maximum = 0.224909 (3 samples)
Accepted flit rate average = 0.13714 (3 samples)
	minimum = 0.107669 (3 samples)
	maximum = 0.225432 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 537074 (inst/sec)
gpgpu_simulation_rate = 618 (cycle/sec)
gpgpu_silicon_slowdown = 1354368x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5480..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5488..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574c1d09ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 14426
gpu_sim_insn = 12710760
gpu_ipc =     881.1008
gpu_tot_sim_cycle = 58374
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     870.9878
gpu_tot_issued_cta = 188
gpu_occupancy = 41.4060% 
gpu_tot_occupancy = 41.5582% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6300
partiton_level_parallism_total  =       2.6019
partiton_level_parallism_util =       3.0949
partiton_level_parallism_util_total  =       3.1561
L2_BW  =      70.4412 GB/Sec
L2_BW_total  =      69.8511 GB/Sec
gpu_total_sim_rate=540883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900148
	L1I_total_cache_misses = 2791
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10528
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0851
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897357
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2791
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10528
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5532, 5533, 5540, 5531, 5522, 5513, 5538, 5513, 5493, 5496, 5515, 5517, 5516, 5498, 5514, 5500, 5512, 5516, 5519, 5506, 5489, 5516, 5512, 5494, 2761, 2758, 2765, 2061, 2058, 2056, 2068, 2065, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 122164
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219503	W0_Idle:135381	W0_Scoreboard:1273011	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:276674	WS1:276370	WS2:276434	WS3:275728	
dual_issue_nums: WS0:79769	WS1:79921	WS2:79889	WS3:79140	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 397 
max_icnt2mem_latency = 70 
maxmrqlatency = 96 
max_icnt2sh_latency = 95 
averagemflatency = 244 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:81035 	10676 	4329 	2610 	3791 	317 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81756 	70032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	82533 	57761 	7710 	3849 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39062 	63154 	40683 	8641 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6738      6039      8389      8388      8921      8965      9578      9573     10148     10177     11201     11189     11768     11768     12328     12325 
dram[1]:      5991      5774      8384      8406      8990      8983      9586      9601     10163     10155     11189     11280     11750     11849     12343     12355 
dram[2]:      5779      5786      8401      8381      8975      8972      9583      9583     10154     10172     11274     11272     11867     11846     12420     12418 
dram[3]:      5824      7569      8378      8334      8997      9002      9797      9795     10401     10397     11293     11288     11841     11858     12423     12430 
dram[4]:      7588      7581      8333      8328      9145      9116      9823      9815     10406     10413     11223     11220     11854     11865     12409     12406 
dram[5]:      7580      7612      8326      8347      9116      9121      9693      9696     10421     10418     11155     11152     11993     11990     12567     12566 
dram[6]:      7610      7599      8296      8294      9131      8863      9683      9678     10338     10325     11174     11166     11930     11944     12519     12518 
dram[7]:      7595      7594      8318      8291      8897      8897      9676      9688     10306     10299     11160     11157     11939     11737     12499     12498 
dram[8]:      7590      7595      8289      8299      8871      8868      9702      9701     10296     10313     11150     11145     11735     11739     12308     12303 
dram[9]:      7601      7340      8306      8304      8873      8878      9727      9585     10310     10216     11160     11165     11756     11749     12299     12326 
dram[10]:      7335      7330      8311      8331      8887      8928      9603      9614     10188     10187     11155     11150     11746     11751     12318     12313 
dram[11]:      7341      7350      8330      8335      8926      8923      9593      9589     10170     10149     11156     11204     11754     11773     12309     12333 
average row accesses per activate:
dram[0]: 21.535715 20.655172 25.863636 28.250000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[1]: 22.222221 25.000000 28.150000 31.333334 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[2]: 27.227272 22.259260 31.444445 31.444445 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[3]: 19.387096 20.066668 35.500000 35.375000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[4]: 21.357143 21.357143 31.444445 31.555555 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[5]: 22.923077 24.791666 28.299999 28.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[6]: 24.791666 25.956522 31.555555 31.444445 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[7]: 28.285715 27.000000 31.444445 35.500000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[8]: 31.473684 28.380953 35.375000 35.375000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[9]: 26.043478 24.875000 40.571430 47.166668 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[10]: 22.923077 24.958334 47.166668 47.333332 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[11]: 21.250000 24.833334 47.166668 40.428570 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
average row locality = 102805/2037 = 50.468826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       589       586       558       554       560       560       512       512       512       512       512       512       512       512       512       512 
dram[1]:       587       587       552       554       560       560       512       512       512       512       512       512       512       512       512       512 
dram[2]:       586       587       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[3]:       587       588       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[4]:       583       583       556       558       560       560       512       512       512       512       512       512       512       512       512       512 
dram[5]:       582       581       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[6]:       581       583       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[7]:       581       582       556       558       560       560       512       512       512       512       512       512       512       512       512       512 
dram[8]:       585       583       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[9]:       585       584       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[10]:       582       584       556       558       556       556       512       512       512       512       512       512       512       512       512       512 
dram[11]:       580       581       556       556       556       556       512       512       512       512       512       512       512       512       512       512 
total dram reads = 102231
bank skew: 589/512 = 1.15
chip skew: 8529/8505 = 1.00
number of total write accesses:
dram[0]:        54        52        44        44         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        52        52        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        48        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        52        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        56        52        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        56        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2292
min_bank_accesses = 0!
chip skew: 200/180 = 1.11
average mf latency per bank:
dram[0]:        382       373       378       371       359       356       355       352       347       343       342       344       339       341       340       341
dram[1]:        386       374       370       375       356       354       349       355       344       347       341       342       338       339       342       339
dram[2]:        378       377       371       367       352       351       354       344       346       346       345       344       339       345       340       342
dram[3]:        377       375       373       372       355       356       354       352       342       345       341       343       344       342       343       341
dram[4]:        378       380       370       373       353       349       350       351       347       343       343       340       345       343       341       343
dram[5]:        377       375       375       372       355       350       353       350       342       348       342       341       340       338       343       338
dram[6]:        383       382       370       370       351       359       347       358       347       347       343       340       345       344       338       342
dram[7]:        379       387       371       369       354       352       352       351       350       344       342       341       339       342       341       341
dram[8]:        383       376       372       376       354       356       352       353       342       344       339       339       341       337       344       340
dram[9]:        376       380       369       369       352       353       349       348       347       343       342       340       340       344       340       342
dram[10]:        381       378       373       374       357       357       352       351       342       344       340       339       341       341       343       340
dram[11]:        378       376       369       374       352       356       351       355       344       343       340       342       341       340       339       340
maximum mf latency per bank:
dram[0]:        346       319       337       363       351       397       331       327       303       302       301       292       296       298       301       304
dram[1]:        373       323       343       326       348       326       295       295       309       303       305       300       304       304       335       298
dram[2]:        339       352       353       334       335       338       306       301       307       298       301       309       306       301       319       301
dram[3]:        320       334       326       329       317       314       305       316       295       298       301       307       304       303       297       305
dram[4]:        327       335       326       344       343       314       298       304       304       293       299       303       295       295       310       313
dram[5]:        323       337       335       341       338       326       330       295       288       297       306       295       294       297       303       291
dram[6]:        339       337       303       319       313       322       309       331       301       295       296       288       294       297       294       300
dram[7]:        316       338       312       319       310       341       293       305       305       290       292       291       283       293       294       284
dram[8]:        311       319       316       321       311       349       306       295       300       297       301       292       296       297       298       293
dram[9]:        316       308       323       311       318       313       311       301       325       309       301       299       290       293       286       294
dram[10]:        323       321       316       331       319       315       304       290       292       305       298       301       290       297       291       291
dram[11]:        320       338       319       359       317       357       295       312       308       299       304       300       292       292       293       298
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95647 n_act=199 n_pre=183 n_ref_event=93959972702880 n_req=8576 n_rd=8527 n_rd_L2_A=0 n_write=0 n_wr_bk=194 bw_util=0.1665
n_activity=46063 dram_eff=0.3787
bk0: 589a 102301i bk1: 586a 102248i bk2: 558a 102520i bk3: 554a 102655i bk4: 560a 103232i bk5: 560a 103242i bk6: 512a 103505i bk7: 512a 103489i bk8: 512a 103563i bk9: 512a 103565i bk10: 512a 103569i bk11: 512a 103554i bk12: 512a 103603i bk13: 512a 103584i bk14: 512a 103624i bk15: 512a 103590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978428
Row_Buffer_Locality_read = 0.981471
Row_Buffer_Locality_write = 0.448980
Bank_Level_Parallism = 1.325012
Bank_Level_Parallism_Col = 0.672373
Bank_Level_Parallism_Ready = 1.070127
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166516 
total_CMD = 104747 
util_bw = 17442 
Wasted_Col = 8856 
Wasted_Row = 1407 
Idle = 77042 

BW Util Bottlenecks: 
RCDc_limit = 2188 
RCDWRc_limit = 153 
WTRc_limit = 327 
RTWc_limit = 598 
CCDLc_limit = 6818 
rwq = 0 
CCDLc_limit_alone = 6792 
WTRc_limit_alone = 319 
RTWc_limit_alone = 580 

Commands details: 
total_CMD = 104747 
n_nop = 95647 
Read = 8527 
Write = 0 
L2_Alloc = 0 
L2_WB = 194 
n_act = 199 
n_pre = 183 
n_ref = 93959972702880 
n_req = 8576 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 8721 
Row_Bus_Util =  0.003647 
CoL_Bus_Util = 0.083258 
Either_Row_CoL_Bus_Util = 0.086876 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000330 
queue_avg = 0.260074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.260074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95677 n_act=190 n_pre=174 n_ref_event=93959973562512 n_req=8567 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=186 bw_util=0.1662
n_activity=45964 dram_eff=0.3788
bk0: 587a 102394i bk1: 587a 102374i bk2: 552a 102582i bk3: 554a 102621i bk4: 560a 103340i bk5: 560a 103336i bk6: 512a 103606i bk7: 512a 103565i bk8: 512a 103565i bk9: 512a 103500i bk10: 512a 103535i bk11: 512a 103574i bk12: 512a 103622i bk13: 512a 103683i bk14: 512a 103454i bk15: 512a 103488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979573
Row_Buffer_Locality_read = 0.982277
Row_Buffer_Locality_write = 0.489362
Bank_Level_Parallism = 1.334471
Bank_Level_Parallism_Col = 1.271122
Bank_Level_Parallism_Ready = 1.075149
write_to_read_ratio_blp_rw_average = 0.035556
GrpLevelPara = 1.257579 

BW Util details:
bwutil = 0.166229 
total_CMD = 104747 
util_bw = 17412 
Wasted_Col = 8686 
Wasted_Row = 1247 
Idle = 77402 

BW Util Bottlenecks: 
RCDc_limit = 2013 
RCDWRc_limit = 140 
WTRc_limit = 621 
RTWc_limit = 550 
CCDLc_limit = 6765 
rwq = 0 
CCDLc_limit_alone = 6732 
WTRc_limit_alone = 601 
RTWc_limit_alone = 537 

Commands details: 
total_CMD = 104747 
n_nop = 95677 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 186 
n_act = 190 
n_pre = 174 
n_ref = 93959973562512 
n_req = 8567 
total_req = 8706 

Dual Bus Interface Util: 
issued_total_row = 364 
issued_total_col = 8706 
Row_Bus_Util =  0.003475 
CoL_Bus_Util = 0.083115 
Either_Row_CoL_Bus_Util = 0.086590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.236293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95677 n_act=187 n_pre=171 n_ref_event=0 n_req=8572 n_rd=8525 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.1664
n_activity=46110 dram_eff=0.3779
bk0: 586a 102474i bk1: 587a 102222i bk2: 556a 102427i bk3: 556a 102558i bk4: 560a 103316i bk5: 560a 103390i bk6: 512a 103536i bk7: 512a 103531i bk8: 512a 103564i bk9: 512a 103552i bk10: 512a 103557i bk11: 512a 103589i bk12: 512a 103624i bk13: 512a 103610i bk14: 512a 103507i bk15: 512a 103568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980051
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 0.510638
Bank_Level_Parallism = 1.339020
Bank_Level_Parallism_Col = 1.274801
Bank_Level_Parallism_Ready = 1.068570
write_to_read_ratio_blp_rw_average = 0.052207
GrpLevelPara = 1.258993 

BW Util details:
bwutil = 0.166363 
total_CMD = 104747 
util_bw = 17426 
Wasted_Col = 8771 
Wasted_Row = 1213 
Idle = 77337 

BW Util Bottlenecks: 
RCDc_limit = 1953 
RCDWRc_limit = 143 
WTRc_limit = 438 
RTWc_limit = 879 
CCDLc_limit = 6835 
rwq = 0 
CCDLc_limit_alone = 6766 
WTRc_limit_alone = 423 
RTWc_limit_alone = 825 

Commands details: 
total_CMD = 104747 
n_nop = 95677 
Read = 8525 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 8572 
total_req = 8713 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 8713 
Row_Bus_Util =  0.003418 
CoL_Bus_Util = 0.083181 
Either_Row_CoL_Bus_Util = 0.086590 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000110 
queue_avg = 0.230069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.230069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95654 n_act=195 n_pre=179 n_ref_event=0 n_req=8577 n_rd=8529 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.1665
n_activity=45806 dram_eff=0.3808
bk0: 587a 102246i bk1: 588a 102203i bk2: 558a 102644i bk3: 556a 102561i bk4: 560a 103326i bk5: 560a 103313i bk6: 512a 103494i bk7: 512a 103529i bk8: 512a 103571i bk9: 512a 103588i bk10: 512a 103598i bk11: 512a 103571i bk12: 512a 103609i bk13: 512a 103523i bk14: 512a 103621i bk15: 512a 103640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979130
Row_Buffer_Locality_read = 0.982061
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.348653
Bank_Level_Parallism_Col = 1.273287
Bank_Level_Parallism_Ready = 1.070364
write_to_read_ratio_blp_rw_average = 0.039764
GrpLevelPara = 1.260492 

BW Util details:
bwutil = 0.166516 
total_CMD = 104747 
util_bw = 17442 
Wasted_Col = 8581 
Wasted_Row = 1188 
Idle = 77536 

BW Util Bottlenecks: 
RCDc_limit = 2062 
RCDWRc_limit = 153 
WTRc_limit = 365 
RTWc_limit = 610 
CCDLc_limit = 6748 
rwq = 0 
CCDLc_limit_alone = 6724 
WTRc_limit_alone = 363 
RTWc_limit_alone = 588 

Commands details: 
total_CMD = 104747 
n_nop = 95654 
Read = 8529 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 195 
n_pre = 179 
n_ref = 0 
n_req = 8577 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 8721 
Row_Bus_Util =  0.003571 
CoL_Bus_Util = 0.083258 
Either_Row_CoL_Bus_Util = 0.086809 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000220 
queue_avg = 0.251912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.251912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95656 n_act=194 n_pre=178 n_ref_event=0 n_req=8570 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1665
n_activity=45974 dram_eff=0.3793
bk0: 583a 102238i bk1: 583a 102214i bk2: 556a 102576i bk3: 558a 102501i bk4: 560a 103392i bk5: 560a 103351i bk6: 512a 103617i bk7: 512a 103552i bk8: 512a 103564i bk9: 512a 103621i bk10: 512a 103603i bk11: 512a 103573i bk12: 512a 103593i bk13: 512a 103581i bk14: 512a 103600i bk15: 512a 103522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979230
Row_Buffer_Locality_read = 0.982160
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 1.341657
Bank_Level_Parallism_Col = 1.265117
Bank_Level_Parallism_Ready = 1.068361
write_to_read_ratio_blp_rw_average = 0.041768
GrpLevelPara = 1.255723 

BW Util details:
bwutil = 0.166496 
total_CMD = 104747 
util_bw = 17440 
Wasted_Col = 8686 
Wasted_Row = 1199 
Idle = 77422 

BW Util Bottlenecks: 
RCDc_limit = 2086 
RCDWRc_limit = 147 
WTRc_limit = 310 
RTWc_limit = 692 
CCDLc_limit = 6743 
rwq = 0 
CCDLc_limit_alone = 6711 
WTRc_limit_alone = 306 
RTWc_limit_alone = 664 

Commands details: 
total_CMD = 104747 
n_nop = 95656 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 194 
n_pre = 178 
n_ref = 0 
n_req = 8570 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 372 
issued_total_col = 8720 
Row_Bus_Util =  0.003551 
CoL_Bus_Util = 0.083248 
Either_Row_CoL_Bus_Util = 0.086790 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000110 
queue_avg = 0.258633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.258633
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95674 n_act=192 n_pre=176 n_ref_event=0 n_req=8563 n_rd=8515 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.1662
n_activity=45445 dram_eff=0.3832
bk0: 582a 102234i bk1: 581a 102328i bk2: 556a 102645i bk3: 556a 102579i bk4: 560a 103340i bk5: 560a 103281i bk6: 512a 103537i bk7: 512a 103522i bk8: 512a 103556i bk9: 512a 103468i bk10: 512a 103511i bk11: 512a 103600i bk12: 512a 103578i bk13: 512a 103565i bk14: 512a 103573i bk15: 512a 103559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979446
Row_Buffer_Locality_read = 0.982267
Row_Buffer_Locality_write = 0.479167
Bank_Level_Parallism = 1.336274
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.069084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166248 
total_CMD = 104747 
util_bw = 17414 
Wasted_Col = 8735 
Wasted_Row = 1265 
Idle = 77333 

BW Util Bottlenecks: 
RCDc_limit = 2077 
RCDWRc_limit = 171 
WTRc_limit = 376 
RTWc_limit = 573 
CCDLc_limit = 6794 
rwq = 0 
CCDLc_limit_alone = 6765 
WTRc_limit_alone = 360 
RTWc_limit_alone = 560 

Commands details: 
total_CMD = 104747 
n_nop = 95674 
Read = 8515 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 192 
n_pre = 176 
n_ref = 0 
n_req = 8563 
total_req = 8707 

Dual Bus Interface Util: 
issued_total_row = 368 
issued_total_col = 8707 
Row_Bus_Util =  0.003513 
CoL_Bus_Util = 0.083124 
Either_Row_CoL_Bus_Util = 0.086618 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000220 
queue_avg = 0.260332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.260332
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95687 n_act=185 n_pre=169 n_ref_event=4568229571824690154 n_req=8566 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.1663
n_activity=44501 dram_eff=0.3915
bk0: 581a 102423i bk1: 583a 102433i bk2: 558a 102634i bk3: 556a 102495i bk4: 560a 103355i bk5: 560a 103306i bk6: 512a 103486i bk7: 512a 103415i bk8: 512a 103515i bk9: 512a 103540i bk10: 512a 103556i bk11: 512a 103581i bk12: 512a 103579i bk13: 512a 103609i bk14: 512a 103526i bk15: 512a 103474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980271
Row_Buffer_Locality_read = 0.982625
Row_Buffer_Locality_write = 0.562500
Bank_Level_Parallism = 1.354170
Bank_Level_Parallism_Col = 1.286163
Bank_Level_Parallism_Ready = 1.070536
write_to_read_ratio_blp_rw_average = 0.038436
GrpLevelPara = 1.275818 

BW Util details:
bwutil = 0.166305 
total_CMD = 104747 
util_bw = 17420 
Wasted_Col = 8464 
Wasted_Row = 1170 
Idle = 77693 

BW Util Bottlenecks: 
RCDc_limit = 2027 
RCDWRc_limit = 129 
WTRc_limit = 423 
RTWc_limit = 630 
CCDLc_limit = 6627 
rwq = 0 
CCDLc_limit_alone = 6593 
WTRc_limit_alone = 411 
RTWc_limit_alone = 608 

Commands details: 
total_CMD = 104747 
n_nop = 95687 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 185 
n_pre = 169 
n_ref = 4568229571824690154 
n_req = 8566 
total_req = 8710 

Dual Bus Interface Util: 
issued_total_row = 354 
issued_total_col = 8710 
Row_Bus_Util =  0.003380 
CoL_Bus_Util = 0.083153 
Either_Row_CoL_Bus_Util = 0.086494 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000442 
queue_avg = 0.260418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.260418
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95710 n_act=179 n_pre=163 n_ref_event=0 n_req=8562 n_rd=8517 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.1661
n_activity=45083 dram_eff=0.3858
bk0: 581a 102430i bk1: 582a 102365i bk2: 556a 102665i bk3: 558a 102703i bk4: 560a 103297i bk5: 560a 103286i bk6: 512a 103567i bk7: 512a 103448i bk8: 512a 103494i bk9: 512a 103561i bk10: 512a 103537i bk11: 512a 103541i bk12: 512a 103601i bk13: 512a 103635i bk14: 512a 103624i bk15: 512a 103541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980962
Row_Buffer_Locality_read = 0.982975
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.321787
Bank_Level_Parallism_Col = 1.268521
Bank_Level_Parallism_Ready = 1.067119
write_to_read_ratio_blp_rw_average = 0.040624
GrpLevelPara = 1.258795 

BW Util details:
bwutil = 0.166057 
total_CMD = 104747 
util_bw = 17394 
Wasted_Col = 8775 
Wasted_Row = 1231 
Idle = 77347 

BW Util Bottlenecks: 
RCDc_limit = 1978 
RCDWRc_limit = 116 
WTRc_limit = 501 
RTWc_limit = 729 
CCDLc_limit = 6860 
rwq = 0 
CCDLc_limit_alone = 6821 
WTRc_limit_alone = 490 
RTWc_limit_alone = 701 

Commands details: 
total_CMD = 104747 
n_nop = 95710 
Read = 8517 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 179 
n_pre = 163 
n_ref = 0 
n_req = 8562 
total_req = 8697 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 8697 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.083029 
Either_Row_CoL_Bus_Util = 0.086275 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000221 
queue_avg = 0.232312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.232312
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95715 n_act=174 n_pre=158 n_ref_event=0 n_req=8566 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.1662
n_activity=44651 dram_eff=0.3899
bk0: 585a 102476i bk1: 583a 102356i bk2: 556a 102808i bk3: 556a 102724i bk4: 560a 103363i bk5: 560a 103376i bk6: 512a 103552i bk7: 512a 103571i bk8: 512a 103549i bk9: 512a 103567i bk10: 512a 103559i bk11: 512a 103591i bk12: 512a 103587i bk13: 512a 103526i bk14: 512a 103554i bk15: 512a 103596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981555
Row_Buffer_Locality_read = 0.983451
Row_Buffer_Locality_write = 0.630435
Bank_Level_Parallism = 1.320457
Bank_Level_Parallism_Col = 1.269275
Bank_Level_Parallism_Ready = 1.066812
write_to_read_ratio_blp_rw_average = 0.042013
GrpLevelPara = 1.261122 

BW Util details:
bwutil = 0.166191 
total_CMD = 104747 
util_bw = 17408 
Wasted_Col = 8512 
Wasted_Row = 1165 
Idle = 77662 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 94 
WTRc_limit = 419 
RTWc_limit = 672 
CCDLc_limit = 6591 
rwq = 0 
CCDLc_limit_alone = 6562 
WTRc_limit_alone = 417 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 104747 
n_nop = 95715 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 8566 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 8704 
Row_Bus_Util =  0.003170 
CoL_Bus_Util = 0.083095 
Either_Row_CoL_Bus_Util = 0.086227 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000443 
queue_avg = 0.229400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.2294
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95702 n_act=175 n_pre=159 n_ref_event=0 n_req=8570 n_rd=8523 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.1663
n_activity=44888 dram_eff=0.3881
bk0: 585a 102450i bk1: 584a 102347i bk2: 558a 102604i bk3: 556a 102484i bk4: 560a 103387i bk5: 560a 103368i bk6: 512a 103509i bk7: 512a 103569i bk8: 512a 103566i bk9: 512a 103616i bk10: 512a 103610i bk11: 512a 103570i bk12: 512a 103601i bk13: 512a 103540i bk14: 512a 103557i bk15: 512a 103578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981447
Row_Buffer_Locality_read = 0.983457
Row_Buffer_Locality_write = 0.617021
Bank_Level_Parallism = 1.331043
Bank_Level_Parallism_Col = 1.283171
Bank_Level_Parallism_Ready = 1.070789
write_to_read_ratio_blp_rw_average = 0.045917
GrpLevelPara = 1.268816 

BW Util details:
bwutil = 0.166325 
total_CMD = 104747 
util_bw = 17422 
Wasted_Col = 8500 
Wasted_Row = 1190 
Idle = 77635 

BW Util Bottlenecks: 
RCDc_limit = 1892 
RCDWRc_limit = 109 
WTRc_limit = 409 
RTWc_limit = 813 
CCDLc_limit = 6677 
rwq = 0 
CCDLc_limit_alone = 6627 
WTRc_limit_alone = 405 
RTWc_limit_alone = 767 

Commands details: 
total_CMD = 104747 
n_nop = 95702 
Read = 8523 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 175 
n_pre = 159 
n_ref = 0 
n_req = 8570 
total_req = 8711 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 8711 
Row_Bus_Util =  0.003189 
CoL_Bus_Util = 0.083162 
Either_Row_CoL_Bus_Util = 0.086351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.222765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95703 n_act=176 n_pre=160 n_ref_event=0 n_req=8561 n_rd=8512 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.1663
n_activity=45070 dram_eff=0.3864
bk0: 582a 102379i bk1: 584a 102329i bk2: 556a 102807i bk3: 558a 102805i bk4: 556a 103348i bk5: 556a 103352i bk6: 512a 103518i bk7: 512a 103573i bk8: 512a 103582i bk9: 512a 103604i bk10: 512a 103604i bk11: 512a 103574i bk12: 512a 103620i bk13: 512a 103460i bk14: 512a 103552i bk15: 512a 103549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981311
Row_Buffer_Locality_read = 0.983435
Row_Buffer_Locality_write = 0.612245
Bank_Level_Parallism = 1.322651
Bank_Level_Parallism_Col = 1.264801
Bank_Level_Parallism_Ready = 1.069053
write_to_read_ratio_blp_rw_average = 0.043867
GrpLevelPara = 1.250785 

BW Util details:
bwutil = 0.166267 
total_CMD = 104747 
util_bw = 17416 
Wasted_Col = 8583 
Wasted_Row = 1140 
Idle = 77608 

BW Util Bottlenecks: 
RCDc_limit = 1934 
RCDWRc_limit = 126 
WTRc_limit = 323 
RTWc_limit = 671 
CCDLc_limit = 6788 
rwq = 0 
CCDLc_limit_alone = 6730 
WTRc_limit_alone = 300 
RTWc_limit_alone = 636 

Commands details: 
total_CMD = 104747 
n_nop = 95703 
Read = 8512 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 8561 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 8708 
Row_Bus_Util =  0.003208 
CoL_Bus_Util = 0.083134 
Either_Row_CoL_Bus_Util = 0.086341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.227262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.227262
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=104747 n_nop=95699 n_act=180 n_pre=164 n_ref_event=0 n_req=8555 n_rd=8505 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1662
n_activity=45534 dram_eff=0.3824
bk0: 580a 102310i bk1: 581a 102341i bk2: 556a 102725i bk3: 556a 102708i bk4: 556a 103365i bk5: 556a 103299i bk6: 512a 103566i bk7: 512a 103534i bk8: 512a 103610i bk9: 512a 103610i bk10: 512a 103598i bk11: 512a 103597i bk12: 512a 103605i bk13: 512a 103550i bk14: 512a 103548i bk15: 512a 103626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980830
Row_Buffer_Locality_read = 0.983069
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.322421
Bank_Level_Parallism_Col = 1.260379
Bank_Level_Parallism_Ready = 1.061309
write_to_read_ratio_blp_rw_average = 0.045134
GrpLevelPara = 1.248384 

BW Util details:
bwutil = 0.166210 
total_CMD = 104747 
util_bw = 17410 
Wasted_Col = 8542 
Wasted_Row = 1228 
Idle = 77567 

BW Util Bottlenecks: 
RCDc_limit = 1930 
RCDWRc_limit = 116 
WTRc_limit = 209 
RTWc_limit = 748 
CCDLc_limit = 6764 
rwq = 0 
CCDLc_limit_alone = 6744 
WTRc_limit_alone = 203 
RTWc_limit_alone = 734 

Commands details: 
total_CMD = 104747 
n_nop = 95699 
Read = 8505 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 8555 
total_req = 8705 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 8705 
Row_Bus_Util =  0.003284 
CoL_Bus_Util = 0.083105 
Either_Row_CoL_Bus_Util = 0.086380 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000111 
queue_avg = 0.228436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.228436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6427, Miss = 4523, Miss_rate = 0.704, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[1]: Access = 6367, Miss = 4512, Miss_rate = 0.709, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[2]: Access = 6377, Miss = 4508, Miss_rate = 0.707, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[3]: Access = 6388, Miss = 4508, Miss_rate = 0.706, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[4]: Access = 6379, Miss = 4503, Miss_rate = 0.706, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[5]: Access = 6353, Miss = 4513, Miss_rate = 0.710, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[6]: Access = 6388, Miss = 4517, Miss_rate = 0.707, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[7]: Access = 6391, Miss = 4516, Miss_rate = 0.707, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[8]: Access = 6312, Miss = 4514, Miss_rate = 0.715, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[9]: Access = 6320, Miss = 4518, Miss_rate = 0.715, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[10]: Access = 6338, Miss = 4505, Miss_rate = 0.711, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[11]: Access = 6315, Miss = 4502, Miss_rate = 0.713, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[12]: Access = 6308, Miss = 4506, Miss_rate = 0.714, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[13]: Access = 6344, Miss = 4508, Miss_rate = 0.711, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[14]: Access = 6326, Miss = 4497, Miss_rate = 0.711, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[15]: Access = 6314, Miss = 4498, Miss_rate = 0.712, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[16]: Access = 6329, Miss = 4510, Miss_rate = 0.713, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[17]: Access = 6335, Miss = 4504, Miss_rate = 0.711, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[18]: Access = 6313, Miss = 4517, Miss_rate = 0.716, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[19]: Access = 6317, Miss = 4509, Miss_rate = 0.714, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[20]: Access = 6331, Miss = 4504, Miss_rate = 0.711, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[21]: Access = 6327, Miss = 4517, Miss_rate = 0.714, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[22]: Access = 6316, Miss = 4499, Miss_rate = 0.712, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[23]: Access = 6321, Miss = 4503, Miss_rate = 0.712, Pending_hits = 1420, Reservation_fails = 0
L2_total_cache_accesses = 152236
L2_total_cache_misses = 108211
L2_total_cache_miss_rate = 0.7108
L2_total_cache_pending_hits = 33653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76884
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 361
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=152236
icnt_total_pkts_simt_to_mem=151886
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.51679
	minimum = 5
	maximum = 73
Network latency average = 7.51679
	minimum = 5
	maximum = 73
Slowest packet = 298530
Flit latency average = 7.51679
	minimum = 5
	maximum = 73
Slowest flit = 298530
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.13842
	minimum = 0.109039 (at node 19)
	maximum = 0.227367 (at node 2)
Accepted packet rate average = 0.13842
	minimum = 0.109039 (at node 19)
	maximum = 0.227367 (at node 2)
Injected flit rate average = 0.13842
	minimum = 0.109039 (at node 19)
	maximum = 0.227367 (at node 2)
Accepted flit rate average= 0.13842
	minimum = 0.109039 (at node 19)
	maximum = 0.227367 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.93242 (4 samples)
	minimum = 5 (4 samples)
	maximum = 82.5 (4 samples)
Network latency average = 7.93158 (4 samples)
	minimum = 5 (4 samples)
	maximum = 82.5 (4 samples)
Flit latency average = 7.93158 (4 samples)
	minimum = 5 (4 samples)
	maximum = 82.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.13746 (4 samples)
	minimum = 0.108012 (4 samples)
	maximum = 0.225523 (4 samples)
Accepted packet rate average = 0.13746 (4 samples)
	minimum = 0.108012 (4 samples)
	maximum = 0.225916 (4 samples)
Injected flit rate average = 0.13746 (4 samples)
	minimum = 0.108012 (4 samples)
	maximum = 0.225523 (4 samples)
Accepted flit rate average = 0.13746 (4 samples)
	minimum = 0.108012 (4 samples)
	maximum = 0.225916 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 34 sec (94 sec)
gpgpu_simulation_rate = 540883 (inst/sec)
gpgpu_simulation_rate = 621 (cycle/sec)
gpgpu_silicon_slowdown = 1347826x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7e2a53d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a53cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5480..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7e2a5488..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574c1d09ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 13403
gpu_sim_insn = 12070574
gpu_ipc =     900.5875
gpu_tot_sim_cycle = 71777
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     876.5150
gpu_tot_issued_cta = 235
gpu_occupancy = 40.9132% 
gpu_tot_occupancy = 41.4383% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5625
partiton_level_parallism_total  =       2.5946
partiton_level_parallism_util =       2.9720
partiton_level_parallism_util_total  =       3.1204
L2_BW  =      68.6336 GB/Sec
L2_BW_total  =      69.6238 GB/Sec
gpu_total_sim_rate=542358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1113346
	L1I_total_cache_misses = 2791
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 13160
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0681
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12264
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110555
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2791
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1113346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6847, 6851, 6860, 6844, 6837, 6829, 6857, 6825, 6805, 6806, 6820, 6830, 6823, 6817, 6831, 6815, 6829, 6830, 6835, 6832, 6799, 6836, 6828, 6806, 2761, 2758, 2765, 2061, 2058, 2056, 2068, 2065, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 148802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:266257	W0_Idle:145298	W0_Scoreboard:1575866	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:342292	WS1:341804	WS2:341828	WS3:341106	
dual_issue_nums: WS0:98606	WS1:98850	WS2:98838	WS3:97835	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 397 
max_icnt2mem_latency = 70 
maxmrqlatency = 96 
max_icnt2sh_latency = 95 
averagemflatency = 243 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:100482 	13110 	5245 	3038 	4649 	400 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	101882 	84251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102396 	70263 	9087 	4452 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50176 	77475 	48159 	10074 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	128 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6738      6039      8389      8388      8921      8965      9578      9573     10148     10177     11201     11189     11768     11768     12328     12325 
dram[1]:      5991      5774      8384      8406      8990      8983      9586      9601     10163     10155     11189     11280     11750     11849     12343     12355 
dram[2]:      5947      5786      8401      8381      8975      8972      9583      9583     10154     10172     11274     11272     11867     11846     12420     12418 
dram[3]:      5824      7569      8378      8334      8997      9002      9797      9795     10401     10397     11293     11288     11841     11858     12423     12430 
dram[4]:      7588      7581      8333      8328      9145      9116      9823      9815     10406     10413     11223     11220     11854     11865     12409     12406 
dram[5]:      7580      7612      8326      8347      9116      9121      9693      9696     10421     10418     11155     11152     11993     11990     12567     12566 
dram[6]:      7610      7599      8296      8294      9131      8863      9683      9678     10338     10325     11174     11166     11930     11944     12519     12518 
dram[7]:      7595      7594      8318      8291      8897      8897      9676      9688     10306     10299     11160     11157     11939     11737     12499     12498 
dram[8]:      7590      7595      8289      8299      8871      8868      9702      9701     10296     10313     11150     11145     11735     11739     12308     12303 
dram[9]:      7601      7340      8306      8304      8873      8878      9727      9585     10310     10216     11160     11165     11756     11749     12299     12326 
dram[10]:      7335      7330      8311      8331      8887      8928      9603      9614     10188     10187     11155     11150     11746     11751     12318     12313 
dram[11]:      7341      7350      8330      8335      8926      8923      9593      9589     10170     10149     11156     11204     11754     11773     12309     12333 
average row accesses per activate:
dram[0]: 22.545454 21.171429 25.925926 27.840000 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[1]: 22.454546 23.156250 27.760000 31.545454 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[2]: 26.464285 23.218750 31.636364 30.260870 65.599998 65.400002 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[3]: 19.552631 20.135136 33.238094 33.142857 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[4]: 21.171429 21.171429 30.260870 30.347826 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[5]: 21.764706 23.806452 27.879999 27.879999 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[6]: 23.806452 25.586206 27.959999 27.879999 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[7]: 27.259260 27.222221 27.879999 30.391304 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[8]: 28.500000 24.566668 30.304348 30.304348 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[9]: 23.903225 23.903225 33.285713 36.684212 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[10]: 22.393940 23.967741 36.684212 36.789474 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[11]: 21.171429 23.870968 36.684212 33.190475 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
average row locality = 126973/2629 = 48.297070
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       728       726       686       682       656       656       640       640       640       640       640       640       640       640       640       640 
dram[1]:       725       725       680       682       656       656       640       640       640       640       640       640       640       640       640       640 
dram[2]:       725       726       684       684       656       654       640       640       640       640       640       640       640       640       640       640 
dram[3]:       726       728       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[4]:       723       723       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[5]:       723       721       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[6]:       721       725       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[7]:       720       720       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[8]:       725       721       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[9]:       724       725       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[10]:       722       725       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[11]:       723       722       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
total dram reads = 126264
bank skew: 728/640 = 1.14
chip skew: 10534/10514 = 1.00
number of total write accesses:
dram[0]:        62        60        56        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        52        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        68        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        68        68        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        72        72        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        68        68        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        68        68        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        60        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        68        64        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        68        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2830
min_bank_accesses = 0!
chip skew: 248/228 = 1.09
average mf latency per bank:
dram[0]:        377       373       370       366       350       349       347       347       342       341       338       340       336       337       336       336
dram[1]:        385       372       366       369       354       350       346       350       342       346       339       340       333       336       336       334
dram[2]:        376       377       368       364       346       349       349       341       343       343       342       340       339       341       334       339
dram[3]:        377       373       371       368       352       352       350       350       342       342       339       342       340       339       337       337
dram[4]:        376       380       367       370       349       349       349       350       347       340       340       340       342       340       339       338
dram[5]:        373       374       369       369       352       345       349       347       340       344       341       337       339       338       341       336
dram[6]:        384       378       366       366       351       357       344       352       345       344       340       339       340       340       336       339
dram[7]:        376       386       365       363       349       346       351       348       344       341       339       340       339       338       338       340
dram[8]:        381       375       367       368       350       350       349       347       338       339       335       336       337       334       340       336
dram[9]:        375       380       363       363       346       349       345       346       343       340       335       334       337       339       337       338
dram[10]:        377       374       366       367       351       350       346       346       338       339       337       332       336       336       338       337
dram[11]:        377       373       362       366       347       352       347       349       341       340       334       338       336       335       333       333
maximum mf latency per bank:
dram[0]:        346       319       337       363       351       397       331       327       303       302       301       292       296       298       301       304
dram[1]:        373       323       343       326       348       326       295       295       315       305       305       300       304       304       335       298
dram[2]:        339       352       353       334       335       338       306       301       307       313       301       309       306       301       319       301
dram[3]:        320       334       326       329       317       314       305       316       299       298       301       307       304       303       297       305
dram[4]:        327       335       326       344       343       314       298       304       304       293       299       303       295       295       310       313
dram[5]:        323       337       335       349       338       326       330       297       295       297       306       295       294       297       303       291
dram[6]:        339       337       326       319       313       322       309       331       301       295       296       290       294       297       294       300
dram[7]:        316       338       312       322       310       341       317       305       305       291       292       291       292       293       298       302
dram[8]:        311       319       321       321       311       349       306       295       300       297       301       292       301       297       298       293
dram[9]:        316       308       323       311       318       313       311       301       325       309       301       299       291       293       308       294
dram[10]:        323       321       316       331       319       315       304       290       292       305       298       301       290       297       293       298
dram[11]:        320       338       319       359       317       357       295       312       308       299       304       300       292       301       293       298
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117560 n_act=244 n_pre=228 n_ref_event=93959972702880 n_req=10593 n_rd=10534 n_rd_L2_A=0 n_write=0 n_wr_bk=234 bw_util=0.1672
n_activity=56818 dram_eff=0.379
bk0: 728a 125908i bk1: 726a 125791i bk2: 686a 126079i bk3: 682a 126168i bk4: 656a 127025i bk5: 656a 127035i bk6: 640a 127243i bk7: 640a 127226i bk8: 640a 127330i bk9: 640a 127320i bk10: 640a 127356i bk11: 640a 127322i bk12: 640a 127353i bk13: 640a 127329i bk14: 640a 127390i bk15: 640a 127301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978288
Row_Buffer_Locality_read = 0.981489
Row_Buffer_Locality_write = 0.406780
Bank_Level_Parallism = 1.323713
Bank_Level_Parallism_Col = 0.672373
Bank_Level_Parallism_Ready = 1.069944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.167209 
total_CMD = 128797 
util_bw = 21536 
Wasted_Col = 10839 
Wasted_Row = 1731 
Idle = 94691 

BW Util Bottlenecks: 
RCDc_limit = 2606 
RCDWRc_limit = 196 
WTRc_limit = 387 
RTWc_limit = 736 
CCDLc_limit = 8419 
rwq = 0 
CCDLc_limit_alone = 8381 
WTRc_limit_alone = 377 
RTWc_limit_alone = 708 

Commands details: 
total_CMD = 128797 
n_nop = 117560 
Read = 10534 
Write = 0 
L2_Alloc = 0 
L2_WB = 234 
n_act = 244 
n_pre = 228 
n_ref = 93959972702880 
n_req = 10593 
total_req = 10768 

Dual Bus Interface Util: 
issued_total_row = 472 
issued_total_col = 10768 
Row_Bus_Util =  0.003665 
CoL_Bus_Util = 0.083604 
Either_Row_CoL_Bus_Util = 0.087246 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000267 
queue_avg = 0.250961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.250961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117588 n_act=237 n_pre=221 n_ref_event=93959973562512 n_req=10582 n_rd=10524 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.167
n_activity=56556 dram_eff=0.3802
bk0: 725a 125898i bk1: 725a 125811i bk2: 680a 126039i bk3: 682a 126176i bk4: 656a 127121i bk5: 656a 127145i bk6: 640a 127346i bk7: 640a 127304i bk8: 640a 127332i bk9: 640a 127266i bk10: 640a 127308i bk11: 640a 127295i bk12: 640a 127361i bk13: 640a 127426i bk14: 640a 127208i bk15: 640a 127209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979021
Row_Buffer_Locality_read = 0.981946
Row_Buffer_Locality_write = 0.448276
Bank_Level_Parallism = 1.338094
Bank_Level_Parallism_Col = 1.269689
Bank_Level_Parallism_Ready = 1.075351
write_to_read_ratio_blp_rw_average = 0.038304
GrpLevelPara = 1.257515 

BW Util details:
bwutil = 0.166960 
total_CMD = 128797 
util_bw = 21504 
Wasted_Col = 10764 
Wasted_Row = 1512 
Idle = 95017 

BW Util Bottlenecks: 
RCDc_limit = 2444 
RCDWRc_limit = 188 
WTRc_limit = 732 
RTWc_limit = 700 
CCDLc_limit = 8408 
rwq = 0 
CCDLc_limit_alone = 8361 
WTRc_limit_alone = 712 
RTWc_limit_alone = 673 

Commands details: 
total_CMD = 128797 
n_nop = 117588 
Read = 10524 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 237 
n_pre = 221 
n_ref = 93959973562512 
n_req = 10582 
total_req = 10752 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 10752 
Row_Bus_Util =  0.003556 
CoL_Bus_Util = 0.083480 
Either_Row_CoL_Bus_Util = 0.087028 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.239330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.23933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117595 n_act=231 n_pre=215 n_ref_event=0 n_req=10586 n_rd=10529 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.167
n_activity=57176 dram_eff=0.3763
bk0: 725a 126027i bk1: 726a 125778i bk2: 684a 126038i bk3: 684a 126189i bk4: 656a 127099i bk5: 654a 127206i bk6: 640a 127282i bk7: 640a 127265i bk8: 640a 127331i bk9: 640a 127299i bk10: 640a 127338i bk11: 640a 127353i bk12: 640a 127336i bk13: 640a 127364i bk14: 640a 127270i bk15: 640a 127360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979690
Row_Buffer_Locality_read = 0.982430
Row_Buffer_Locality_write = 0.473684
Bank_Level_Parallism = 1.331154
Bank_Level_Parallism_Col = 1.263433
Bank_Level_Parallism_Ready = 1.067236
write_to_read_ratio_blp_rw_average = 0.048312
GrpLevelPara = 1.250554 

BW Util details:
bwutil = 0.167038 
total_CMD = 128797 
util_bw = 21514 
Wasted_Col = 10783 
Wasted_Row = 1508 
Idle = 94992 

BW Util Bottlenecks: 
RCDc_limit = 2420 
RCDWRc_limit = 192 
WTRc_limit = 462 
RTWc_limit = 992 
CCDLc_limit = 8437 
rwq = 0 
CCDLc_limit_alone = 8368 
WTRc_limit_alone = 447 
RTWc_limit_alone = 938 

Commands details: 
total_CMD = 128797 
n_nop = 117595 
Read = 10529 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 10586 
total_req = 10757 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 10757 
Row_Bus_Util =  0.003463 
CoL_Bus_Util = 0.083519 
Either_Row_CoL_Bus_Util = 0.086974 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.222001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.222001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117570 n_act=243 n_pre=227 n_ref_event=0 n_req=10586 n_rd=10528 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.1671
n_activity=56860 dram_eff=0.3785
bk0: 726a 125774i bk1: 728a 125681i bk2: 686a 126251i bk3: 684a 126109i bk4: 652a 127135i bk5: 652a 127131i bk6: 640a 127231i bk7: 640a 127301i bk8: 640a 127336i bk9: 640a 127320i bk10: 640a 127353i bk11: 640a 127325i bk12: 640a 127377i bk13: 640a 127290i bk14: 640a 127402i bk15: 640a 127404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978557
Row_Buffer_Locality_read = 0.981858
Row_Buffer_Locality_write = 0.379310
Bank_Level_Parallism = 1.338895
Bank_Level_Parallism_Col = 1.260590
Bank_Level_Parallism_Ready = 1.069292
write_to_read_ratio_blp_rw_average = 0.039141
GrpLevelPara = 1.249650 

BW Util details:
bwutil = 0.167085 
total_CMD = 128797 
util_bw = 21520 
Wasted_Col = 10656 
Wasted_Row = 1523 
Idle = 95098 

BW Util Bottlenecks: 
RCDc_limit = 2546 
RCDWRc_limit = 207 
WTRc_limit = 399 
RTWc_limit = 744 
CCDLc_limit = 8396 
rwq = 0 
CCDLc_limit_alone = 8372 
WTRc_limit_alone = 397 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 128797 
n_nop = 117570 
Read = 10528 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 243 
n_pre = 227 
n_ref = 0 
n_req = 10586 
total_req = 10760 

Dual Bus Interface Util: 
issued_total_row = 470 
issued_total_col = 10760 
Row_Bus_Util =  0.003649 
CoL_Bus_Util = 0.083542 
Either_Row_CoL_Bus_Util = 0.087168 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000267 
queue_avg = 0.245883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.245883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117572 n_act=242 n_pre=226 n_ref_event=0 n_req=10580 n_rd=10520 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.1671
n_activity=56608 dram_eff=0.3802
bk0: 723a 125750i bk1: 723a 125744i bk2: 684a 126151i bk3: 686a 126094i bk4: 652a 127208i bk5: 652a 127166i bk6: 640a 127357i bk7: 640a 127267i bk8: 640a 127293i bk9: 640a 127374i bk10: 640a 127354i bk11: 640a 127324i bk12: 640a 127350i bk13: 640a 127292i bk14: 640a 127369i bk15: 640a 127244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978639
Row_Buffer_Locality_read = 0.981939
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.341388
Bank_Level_Parallism_Col = 1.262918
Bank_Level_Parallism_Ready = 1.071183
write_to_read_ratio_blp_rw_average = 0.040393
GrpLevelPara = 1.254055 

BW Util details:
bwutil = 0.167085 
total_CMD = 128797 
util_bw = 21520 
Wasted_Col = 10606 
Wasted_Row = 1546 
Idle = 95125 

BW Util Bottlenecks: 
RCDc_limit = 2562 
RCDWRc_limit = 212 
WTRc_limit = 334 
RTWc_limit = 786 
CCDLc_limit = 8242 
rwq = 0 
CCDLc_limit_alone = 8210 
WTRc_limit_alone = 330 
RTWc_limit_alone = 758 

Commands details: 
total_CMD = 128797 
n_nop = 117572 
Read = 10520 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 242 
n_pre = 226 
n_ref = 0 
n_req = 10580 
total_req = 10760 

Dual Bus Interface Util: 
issued_total_row = 468 
issued_total_col = 10760 
Row_Bus_Util =  0.003634 
CoL_Bus_Util = 0.083542 
Either_Row_CoL_Bus_Util = 0.087153 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000267 
queue_avg = 0.259400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.2594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117578 n_act=241 n_pre=225 n_ref_event=0 n_req=10576 n_rd=10516 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.167
n_activity=56052 dram_eff=0.3838
bk0: 723a 125695i bk1: 721a 125808i bk2: 684a 126202i bk3: 684a 126093i bk4: 652a 127143i bk5: 652a 127082i bk6: 640a 127280i bk7: 640a 127236i bk8: 640a 127285i bk9: 640a 127219i bk10: 640a 127287i bk11: 640a 127362i bk12: 640a 127311i bk13: 640a 127311i bk14: 640a 127328i bk15: 640a 127321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978725
Row_Buffer_Locality_read = 0.981932
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.337795
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.072351
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.167023 
total_CMD = 128797 
util_bw = 21512 
Wasted_Col = 10789 
Wasted_Row = 1577 
Idle = 94919 

BW Util Bottlenecks: 
RCDc_limit = 2551 
RCDWRc_limit = 244 
WTRc_limit = 434 
RTWc_limit = 714 
CCDLc_limit = 8395 
rwq = 0 
CCDLc_limit_alone = 8366 
WTRc_limit_alone = 418 
RTWc_limit_alone = 701 

Commands details: 
total_CMD = 128797 
n_nop = 117578 
Read = 10516 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 241 
n_pre = 225 
n_ref = 0 
n_req = 10576 
total_req = 10756 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 10756 
Row_Bus_Util =  0.003618 
CoL_Bus_Util = 0.083511 
Either_Row_CoL_Bus_Util = 0.087106 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000267 
queue_avg = 0.253344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.253344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117586 n_act=236 n_pre=220 n_ref_event=4568229571824690154 n_req=10580 n_rd=10520 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.1671
n_activity=55954 dram_eff=0.3846
bk0: 721a 125975i bk1: 725a 125960i bk2: 686a 126023i bk3: 684a 125948i bk4: 652a 127134i bk5: 652a 127118i bk6: 640a 127231i bk7: 640a 127178i bk8: 640a 127258i bk9: 640a 127266i bk10: 640a 127309i bk11: 640a 127353i bk12: 640a 127366i bk13: 640a 127374i bk14: 640a 127286i bk15: 640a 127253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979206
Row_Buffer_Locality_read = 0.982129
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.342315
Bank_Level_Parallism_Col = 1.272951
Bank_Level_Parallism_Ready = 1.065924
write_to_read_ratio_blp_rw_average = 0.040533
GrpLevelPara = 1.263834 

BW Util details:
bwutil = 0.167085 
total_CMD = 128797 
util_bw = 21520 
Wasted_Col = 10706 
Wasted_Row = 1555 
Idle = 95016 

BW Util Bottlenecks: 
RCDc_limit = 2544 
RCDWRc_limit = 206 
WTRc_limit = 534 
RTWc_limit = 840 
CCDLc_limit = 8281 
rwq = 0 
CCDLc_limit_alone = 8241 
WTRc_limit_alone = 522 
RTWc_limit_alone = 812 

Commands details: 
total_CMD = 128797 
n_nop = 117586 
Read = 10520 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 236 
n_pre = 220 
n_ref = 4568229571824690154 
n_req = 10580 
total_req = 10760 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 10760 
Row_Bus_Util =  0.003540 
CoL_Bus_Util = 0.083542 
Either_Row_CoL_Bus_Util = 0.087044 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000446 
queue_avg = 0.255021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.255021
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117618 n_act=228 n_pre=212 n_ref_event=0 n_req=10571 n_rd=10514 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.1668
n_activity=56115 dram_eff=0.3829
bk0: 720a 126009i bk1: 720a 125935i bk2: 684a 126099i bk3: 686a 126130i bk4: 652a 127091i bk5: 652a 127094i bk6: 640a 127304i bk7: 640a 127180i bk8: 640a 127246i bk9: 640a 127334i bk10: 640a 127291i bk11: 640a 127295i bk12: 640a 127381i bk13: 640a 127380i bk14: 640a 127401i bk15: 640a 127316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979945
Row_Buffer_Locality_read = 0.982500
Row_Buffer_Locality_write = 0.508772
Bank_Level_Parallism = 1.321404
Bank_Level_Parallism_Col = 1.262724
Bank_Level_Parallism_Ready = 1.064936
write_to_read_ratio_blp_rw_average = 0.040884
GrpLevelPara = 1.254342 

BW Util details:
bwutil = 0.166805 
total_CMD = 128797 
util_bw = 21484 
Wasted_Col = 10845 
Wasted_Row = 1587 
Idle = 94881 

BW Util Bottlenecks: 
RCDc_limit = 2474 
RCDWRc_limit = 178 
WTRc_limit = 558 
RTWc_limit = 944 
CCDLc_limit = 8442 
rwq = 0 
CCDLc_limit_alone = 8397 
WTRc_limit_alone = 547 
RTWc_limit_alone = 910 

Commands details: 
total_CMD = 128797 
n_nop = 117618 
Read = 10514 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 10571 
total_req = 10742 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 10742 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.083403 
Either_Row_CoL_Bus_Util = 0.086796 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000268 
queue_avg = 0.229648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.229648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117611 n_act=228 n_pre=212 n_ref_event=0 n_req=10576 n_rd=10518 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.1669
n_activity=56013 dram_eff=0.3838
bk0: 725a 125963i bk1: 721a 125777i bk2: 684a 126262i bk3: 684a 126199i bk4: 652a 127182i bk5: 652a 127177i bk6: 640a 127302i bk7: 640a 127298i bk8: 640a 127283i bk9: 640a 127303i bk10: 640a 127322i bk11: 640a 127356i bk12: 640a 127345i bk13: 640a 127296i bk14: 640a 127313i bk15: 640a 127342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979955
Row_Buffer_Locality_read = 0.982506
Row_Buffer_Locality_write = 0.517241
Bank_Level_Parallism = 1.326095
Bank_Level_Parallism_Col = 1.267996
Bank_Level_Parallism_Ready = 1.064039
write_to_read_ratio_blp_rw_average = 0.042460
GrpLevelPara = 1.259926 

BW Util details:
bwutil = 0.166929 
total_CMD = 128797 
util_bw = 21500 
Wasted_Col = 10581 
Wasted_Row = 1560 
Idle = 95156 

BW Util Bottlenecks: 
RCDc_limit = 2435 
RCDWRc_limit = 155 
WTRc_limit = 572 
RTWc_limit = 796 
CCDLc_limit = 8188 
rwq = 0 
CCDLc_limit_alone = 8159 
WTRc_limit_alone = 570 
RTWc_limit_alone = 769 

Commands details: 
total_CMD = 128797 
n_nop = 117611 
Read = 10518 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 10576 
total_req = 10750 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 10750 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.083465 
Either_Row_CoL_Bus_Util = 0.086850 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000358 
queue_avg = 0.231993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.231993
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117600 n_act=228 n_pre=212 n_ref_event=0 n_req=10582 n_rd=10523 n_rd_L2_A=0 n_write=0 n_wr_bk=236 bw_util=0.1671
n_activity=55713 dram_eff=0.3862
bk0: 724a 125901i bk1: 725a 125835i bk2: 686a 126043i bk3: 684a 125909i bk4: 652a 127181i bk5: 652a 127166i bk6: 640a 127251i bk7: 640a 127324i bk8: 640a 127308i bk9: 640a 127361i bk10: 640a 127357i bk11: 640a 127337i bk12: 640a 127360i bk13: 640a 127305i bk14: 640a 127273i bk15: 640a 127334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979966
Row_Buffer_Locality_read = 0.982705
Row_Buffer_Locality_write = 0.491525
Bank_Level_Parallism = 1.339927
Bank_Level_Parallism_Col = 1.281911
Bank_Level_Parallism_Ready = 1.068729
write_to_read_ratio_blp_rw_average = 0.046603
GrpLevelPara = 1.269654 

BW Util details:
bwutil = 0.167069 
total_CMD = 128797 
util_bw = 21518 
Wasted_Col = 10560 
Wasted_Row = 1511 
Idle = 95208 

BW Util Bottlenecks: 
RCDc_limit = 2340 
RCDWRc_limit = 183 
WTRc_limit = 484 
RTWc_limit = 1051 
CCDLc_limit = 8287 
rwq = 0 
CCDLc_limit_alone = 8229 
WTRc_limit_alone = 472 
RTWc_limit_alone = 1005 

Commands details: 
total_CMD = 128797 
n_nop = 117600 
Read = 10523 
Write = 0 
L2_Alloc = 0 
L2_WB = 236 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 10582 
total_req = 10759 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 10759 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.083535 
Either_Row_CoL_Bus_Util = 0.086935 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000179 
queue_avg = 0.224384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.224384
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117594 n_act=228 n_pre=212 n_ref_event=0 n_req=10582 n_rd=10521 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.1672
n_activity=56011 dram_eff=0.3844
bk0: 722a 125822i bk1: 725a 125782i bk2: 684a 126218i bk3: 686a 126233i bk4: 652a 127124i bk5: 652a 127148i bk6: 640a 127284i bk7: 640a 127361i bk8: 640a 127352i bk9: 640a 127382i bk10: 640a 127383i bk11: 640a 127306i bk12: 640a 127365i bk13: 640a 127232i bk14: 640a 127341i bk15: 640a 127291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979966
Row_Buffer_Locality_read = 0.982796
Row_Buffer_Locality_write = 0.491803
Bank_Level_Parallism = 1.329087
Bank_Level_Parallism_Col = 1.260134
Bank_Level_Parallism_Ready = 1.066153
write_to_read_ratio_blp_rw_average = 0.045306
GrpLevelPara = 1.248822 

BW Util details:
bwutil = 0.167162 
total_CMD = 128797 
util_bw = 21530 
Wasted_Col = 10720 
Wasted_Row = 1415 
Idle = 95132 

BW Util Bottlenecks: 
RCDc_limit = 2448 
RCDWRc_limit = 190 
WTRc_limit = 388 
RTWc_limit = 938 
CCDLc_limit = 8405 
rwq = 0 
CCDLc_limit_alone = 8347 
WTRc_limit_alone = 365 
RTWc_limit_alone = 903 

Commands details: 
total_CMD = 128797 
n_nop = 117594 
Read = 10521 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 10582 
total_req = 10765 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 10765 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.083581 
Either_Row_CoL_Bus_Util = 0.086982 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000179 
queue_avg = 0.225106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.225106
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128797 n_nop=117585 n_act=232 n_pre=216 n_ref_event=0 n_req=10579 n_rd=10517 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1672
n_activity=56589 dram_eff=0.3805
bk0: 723a 125742i bk1: 722a 125782i bk2: 684a 126175i bk3: 684a 126188i bk4: 652a 127156i bk5: 652a 127104i bk6: 640a 127317i bk7: 640a 127266i bk8: 640a 127374i bk9: 640a 127369i bk10: 640a 127342i bk11: 640a 127350i bk12: 640a 127353i bk13: 640a 127292i bk14: 640a 127335i bk15: 640a 127421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979582
Row_Buffer_Locality_read = 0.982504
Row_Buffer_Locality_write = 0.483871
Bank_Level_Parallism = 1.321996
Bank_Level_Parallism_Col = 1.256693
Bank_Level_Parallism_Ready = 1.062842
write_to_read_ratio_blp_rw_average = 0.045173
GrpLevelPara = 1.246569 

BW Util details:
bwutil = 0.167162 
total_CMD = 128797 
util_bw = 21530 
Wasted_Col = 10714 
Wasted_Row = 1599 
Idle = 94954 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 188 
WTRc_limit = 366 
RTWc_limit = 907 
CCDLc_limit = 8399 
rwq = 0 
CCDLc_limit_alone = 8379 
WTRc_limit_alone = 360 
RTWc_limit_alone = 893 

Commands details: 
total_CMD = 128797 
n_nop = 117585 
Read = 10517 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 232 
n_pre = 216 
n_ref = 0 
n_req = 10579 
total_req = 10765 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 10765 
Row_Bus_Util =  0.003478 
CoL_Bus_Util = 0.083581 
Either_Row_CoL_Bus_Util = 0.087052 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.225634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.225634

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7824, Miss = 5549, Miss_rate = 0.709, Pending_hits = 1695, Reservation_fails = 0
L2_cache_bank[1]: Access = 7783, Miss = 5539, Miss_rate = 0.712, Pending_hits = 1667, Reservation_fails = 0
L2_cache_bank[2]: Access = 7817, Miss = 5535, Miss_rate = 0.708, Pending_hits = 1675, Reservation_fails = 0
L2_cache_bank[3]: Access = 7814, Miss = 5534, Miss_rate = 0.708, Pending_hits = 1682, Reservation_fails = 0
L2_cache_bank[4]: Access = 7804, Miss = 5530, Miss_rate = 0.709, Pending_hits = 1706, Reservation_fails = 0
L2_cache_bank[5]: Access = 7803, Miss = 5539, Miss_rate = 0.710, Pending_hits = 1698, Reservation_fails = 0
L2_cache_bank[6]: Access = 7838, Miss = 5541, Miss_rate = 0.707, Pending_hits = 1719, Reservation_fails = 0
L2_cache_bank[7]: Access = 7825, Miss = 5541, Miss_rate = 0.708, Pending_hits = 1678, Reservation_fails = 0
L2_cache_bank[8]: Access = 7765, Miss = 5542, Miss_rate = 0.714, Pending_hits = 1671, Reservation_fails = 0
L2_cache_bank[9]: Access = 7785, Miss = 5543, Miss_rate = 0.712, Pending_hits = 1654, Reservation_fails = 0
L2_cache_bank[10]: Access = 7784, Miss = 5538, Miss_rate = 0.711, Pending_hits = 1621, Reservation_fails = 0
L2_cache_bank[11]: Access = 7757, Miss = 5532, Miss_rate = 0.713, Pending_hits = 1588, Reservation_fails = 0
L2_cache_bank[12]: Access = 7768, Miss = 5537, Miss_rate = 0.713, Pending_hits = 1621, Reservation_fails = 0
L2_cache_bank[13]: Access = 7785, Miss = 5541, Miss_rate = 0.712, Pending_hits = 1646, Reservation_fails = 0
L2_cache_bank[14]: Access = 7749, Miss = 5526, Miss_rate = 0.713, Pending_hits = 1651, Reservation_fails = 0
L2_cache_bank[15]: Access = 7755, Miss = 5527, Miss_rate = 0.713, Pending_hits = 1634, Reservation_fails = 0
L2_cache_bank[16]: Access = 7769, Miss = 5538, Miss_rate = 0.713, Pending_hits = 1636, Reservation_fails = 0
L2_cache_bank[17]: Access = 7746, Miss = 5531, Miss_rate = 0.714, Pending_hits = 1594, Reservation_fails = 0
L2_cache_bank[18]: Access = 7730, Miss = 5545, Miss_rate = 0.717, Pending_hits = 1590, Reservation_fails = 0
L2_cache_bank[19]: Access = 7744, Miss = 5537, Miss_rate = 0.715, Pending_hits = 1590, Reservation_fails = 0
L2_cache_bank[20]: Access = 7743, Miss = 5537, Miss_rate = 0.715, Pending_hits = 1591, Reservation_fails = 0
L2_cache_bank[21]: Access = 7723, Miss = 5551, Miss_rate = 0.719, Pending_hits = 1585, Reservation_fails = 0
L2_cache_bank[22]: Access = 7731, Miss = 5536, Miss_rate = 0.716, Pending_hits = 1590, Reservation_fails = 0
L2_cache_bank[23]: Access = 7739, Miss = 5536, Miss_rate = 0.715, Pending_hits = 1635, Reservation_fails = 0
L2_total_cache_accesses = 186581
L2_total_cache_misses = 132905
L2_total_cache_miss_rate = 0.7123
L2_total_cache_pending_hits = 39417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94979
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5317
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 361
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=186581
icnt_total_pkts_simt_to_mem=186231
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.03398
	minimum = 5
	maximum = 56
Network latency average = 7.03398
	minimum = 5
	maximum = 56
Slowest packet = 310096
Flit latency average = 7.03398
	minimum = 5
	maximum = 56
Slowest flit = 310096
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.134868
	minimum = 0.104156 (at node 35)
	maximum = 0.234276 (at node 7)
Accepted packet rate average = 0.134868
	minimum = 0.104156 (at node 35)
	maximum = 0.234276 (at node 7)
Injected flit rate average = 0.134868
	minimum = 0.104156 (at node 35)
	maximum = 0.234276 (at node 7)
Accepted flit rate average= 0.134868
	minimum = 0.104156 (at node 35)
	maximum = 0.234276 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.75273 (5 samples)
	minimum = 5 (5 samples)
	maximum = 77.2 (5 samples)
Network latency average = 7.75206 (5 samples)
	minimum = 5 (5 samples)
	maximum = 77.2 (5 samples)
Flit latency average = 7.75206 (5 samples)
	minimum = 5 (5 samples)
	maximum = 77.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.136941 (5 samples)
	minimum = 0.10724 (5 samples)
	maximum = 0.227274 (5 samples)
Accepted packet rate average = 0.136941 (5 samples)
	minimum = 0.10724 (5 samples)
	maximum = 0.227588 (5 samples)
Injected flit rate average = 0.136941 (5 samples)
	minimum = 0.10724 (5 samples)
	maximum = 0.227274 (5 samples)
Accepted flit rate average = 0.136941 (5 samples)
	minimum = 0.10724 (5 samples)
	maximum = 0.227588 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 542358 (inst/sec)
gpgpu_simulation_rate = 618 (cycle/sec)
gpgpu_silicon_slowdown = 1354368x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
