DRAM scaling has progressed via high k dielectrics and deep trench or stacked capacitors. Maintaining sufficient capacitance while suppressing leakage below 20 nm is hard. Research explores 3D DRAM like concepts, but integration cost and refresh overhead remain open.
