
---------- Begin Simulation Statistics ----------
final_tick                               6143756485500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353064                       # Simulator instruction rate (inst/s)
host_mem_usage                               16990544                       # Number of bytes of host memory used
host_op_rate                                   385417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5664.69                       # Real time elapsed on the host
host_tick_rate                              105079038                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000024                       # Number of instructions simulated
sim_ops                                    2183267854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.595240                       # Number of seconds simulated
sim_ticks                                595239967500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses          30341                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   7                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  51                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    15                       # Number of vector alu accesses
system.cpu.num_vec_insts                           15                       # number of vector instructions
system.cpu.num_vec_register_reads                  18                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 14                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     20.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       5     25.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       1      5.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      3     15.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     35.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       196795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        524814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         858245229                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        898105897                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2183267834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.595240                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.595240                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   11766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30910929                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        418324128                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4627                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.346982                       # Inst execution rate
system.switch_cpus.iew.exec_refs            829160544                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          273932466                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        88527471                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     562667048                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      3607065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    280306426                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2983534202                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     555228078                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     53376288                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2794035208                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         390718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      32418545                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       29049955                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      32775940                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        20764                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     15189308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect     15721621                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2740245214                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2721040648                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.562168                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1540478375                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.285667                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2727260139                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3623436068                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1779560060                       # number of integer regfile writes
system.switch_cpus.ipc                       1.679995                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.679995                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           95      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1732156667     60.83%     60.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     55751758      1.96%     62.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      16990511      0.60%     63.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     89130721      3.13%     66.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     28839496      1.01%     67.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     44708305      1.57%     69.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     69.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     69.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     34452580      1.21%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    568412895     19.96%     90.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    276968473      9.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2847411501                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            35393112                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012430                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15018811     42.43%     42.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         563711      1.59%     44.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv           43926      0.12%     44.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         20605      0.06%     44.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           970      0.00%     44.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     44.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       133122      0.38%     44.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     44.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     44.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       452801      1.28%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10408046     29.41%     75.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8751120     24.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2523266603                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6205584376                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2377330935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3320897931                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2983529493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2847411501                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           82                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    800261718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       492972                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    575219252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1190468150                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.391842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.248380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    356390414     29.94%     29.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    171925786     14.44%     44.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    153495947     12.89%     57.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    124387611     10.45%     67.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    143972748     12.09%     79.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    104871927      8.81%     88.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     77694232      6.53%     95.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     32920911      2.77%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     24808574      2.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1190468150                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.391818                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      359537915                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    715592855                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    343709713                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    462912965                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      7449363                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     13982399                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    562667048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    280306426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7333143847                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      154765026                       # number of misc regfile writes
system.switch_cpus.numCycles               1190479916                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        373872466                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       308279428                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15272182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30545037                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            257                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    681938998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        681939002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    681938998                       # number of overall hits
system.cpu.dcache.overall_hits::total       681939002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     32405519                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       32405522                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     32405519                       # number of overall misses
system.cpu.dcache.overall_misses::total      32405522                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 447282863554                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 447282863554                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 447282863554                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 447282863554                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    714344517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    714344524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    714344517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    714344524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.428571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.045364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.428571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.045364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13802.675512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13802.674234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13802.675512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13802.674234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       919127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             93294                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.851941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     15272182                       # number of writebacks
system.cpu.dcache.writebacks::total          15272182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17132828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17132828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17132828                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17132828                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     15272691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15272691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     15272691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15272691                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 192561668928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 192561668928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 192561668928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 192561668928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021380                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021380                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021380                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021380                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12608.234458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12608.234458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12608.234458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12608.234458                       # average overall mshr miss latency
system.cpu.dcache.replacements               15272182                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    467983511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       467983515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     27195893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27195896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 348525111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 348525111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    495179404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    495179411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.054921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12815.358242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12815.356828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     12596054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     12596054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     14599839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14599839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 180037641500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 180037641500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12331.481292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12331.481292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    213955487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213955487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      5209626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5209626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  98757752054                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  98757752054                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    219165113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    219165113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18956.783472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18956.783472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      4536774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4536774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       672852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       672852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12524027428                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12524027428                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18613.346513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18613.346513                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.986558                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           697211696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15272694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.650865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5548516518500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.984845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5730028886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5730028886                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    403266080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        403266096                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    403266080                       # number of overall hits
system.cpu.icache.overall_hits::total       403266096                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          187                       # number of overall misses
system.cpu.icache.overall_misses::total           191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14628999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14628999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14628999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14628999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    403266267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    403266287                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    403266267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    403266287                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78229.941176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76591.617801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78229.941176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76591.617801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          157                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          157                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     12400499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12400499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     12400499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12400499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78984.070064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78984.070064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78984.070064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78984.070064                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           16                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    403266080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       403266096                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14628999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14628999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    403266267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    403266287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78229.941176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76591.617801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     12400499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12400499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78984.070064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78984.070064                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           146.668334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           403266257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               161                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2504759.360248                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5548516518500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     4.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   142.668334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.278649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.286462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.314453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3226130457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3226130457                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5548516528000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 595239957500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data     15180538                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15180538                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     15180538                       # number of overall hits
system.l2.overall_hits::total                15180538                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          157                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        90049                       # number of demand (read+write) misses
system.l2.demand_misses::total                  90213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          157                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        90049                       # number of overall misses
system.l2.overall_misses::total                 90213                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7802916500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7815078000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12161500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7802916500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7815078000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     15270587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15270751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     15270587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15270751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.005897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005908                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.005897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005908                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77461.783439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86651.895079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86629.177613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77461.783439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86651.895079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86629.177613                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       167                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              183750                       # number of writebacks
system.l2.writebacks::total                    183750                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        43870                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43870                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        43870                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43870                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        46179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       281779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        46179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           328115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10591500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3548149500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3558741000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  27482064307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10591500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3548149500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31040805307                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.003024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003034                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.003024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021487                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67461.783439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76834.697590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76802.939399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97530.562274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67461.783439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76834.697590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94603.432659                       # average overall mshr miss latency
system.l2.replacements                         196947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1112400                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1112400                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1112400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1112400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     14159782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         14159782                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     14159782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     14159782                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       281779                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         281779                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  27482064307                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  27482064307                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97530.562274                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97530.562274                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       617581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                617581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        53179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53179                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4843150500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4843150500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       670760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            670760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.079282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.079282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91072.613250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91072.613250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data        43870                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            43870                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    957083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    957083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.013878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 102812.708132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102812.708132                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12161500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12161500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77461.783439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75537.267081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67461.783439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67461.783439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     14562957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14562957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        36870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           36873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2959766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2959766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data     14599827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14599830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.002525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80275.725522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80269.194261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        36870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        36870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2591066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2591066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.002525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70275.725522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70275.725522                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         2102                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2102                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data         2104                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2104                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.000951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.000951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.000951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.000951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19250                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 6267434                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             6268854                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  492                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                706666                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 109135.049160                       # Cycle average of tags in use
system.l2.tags.total_refs                    30782839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    330120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     93.247422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5548516518500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.334032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.506829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 83115.248894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    58.052750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 25944.906656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.634119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.197944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.832634                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        103382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         27689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         4441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        98497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27441                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.788742                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.211250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 489050712                       # Number of tag accesses
system.l2.tags.data_accesses                489050712                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    183750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    281674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     46179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024955197652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11105                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173357                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      328010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     183750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    328010                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   183750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                328010                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               183750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   30011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   12167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  15749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  15933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  16161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  15559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  13596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.537145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.718011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1031.379688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        11103     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108544-110591            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11105                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.542368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.479959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.577042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9508     85.62%     85.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              162      1.46%     87.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              435      3.92%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              291      2.62%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              230      2.07%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              138      1.24%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              115      1.04%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               92      0.83%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               87      0.78%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.21%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11105                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                20992640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11760000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     35.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  594992265000                       # Total gap between requests
system.mem_ctrls.avgGap                    1162639.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     18027136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        10048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2955456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11756992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 30285493.220009628683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 16880.586903801955                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 4965150.462615734898                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 19751684.433051783592                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       281674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          157                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        46179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       183750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  18520910540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4095300                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1637523943                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 23323115446870                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     65753.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     26084.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     35460.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 126928519.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     18027136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        10048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2955456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      20993088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        10304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11760000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11760000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       281674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        46179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         328017                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       183750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        183750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     30285493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        16881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data      4965150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         35268277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        16881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        17311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     19756738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        19756738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     19756738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     30285493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        16881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data      4965150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        55025015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               328010                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              183703                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        10123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        10090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        10095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        10170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        10355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        10054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        10094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        10052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        10181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        10362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        10240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        10451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        10682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        10312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        10587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        10449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        10497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        10753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        10347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         6051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5839                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             14424978863                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1092929320                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20162529783                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                43977.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           61469.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              293313                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             156364                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        62036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   527.913341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   348.807408                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   378.132885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11680     18.83%     18.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8683     14.00%     32.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6270     10.11%     42.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4518      7.28%     50.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3673      5.92%     56.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4816      7.76%     63.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3402      5.48%     69.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3947      6.36%     75.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15047     24.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        62036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20992640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11756992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               35.267524                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               19.751684                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    48053730.816000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    84833317.094400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   445938329.289603                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  213166659.215999                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 51669832622.408569                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 20042938662.379654                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 180449550976.045837                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  252954314297.238678                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   424.961911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 551736014862                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  26757850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16746092638                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    48683718.720000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    85945488.048000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   453761086.934400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  220199005.151999                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 51669832622.408569                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 20246533915.690620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 180308997092.096558                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  253033952929.038666                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   425.095704                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 551305895689                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  26757850000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17176211811                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             318708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       183750                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13045                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9309                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        318708                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       852831                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 852831                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     32753088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                32753088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            328019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  328019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              328019                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1410730422                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1719963046                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       523906949                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    471264845                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     29029330                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    285258396                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       285233033                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.991109                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         9324104                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          123                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            2                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            2                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    802148797                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           36                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     29029340                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1073766233                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.033283                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.828160                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    484305115     45.10%     45.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    213178756     19.85%     64.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     99803511      9.29%     74.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     46870941      4.37%     78.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     22602692      2.10%     80.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     11791222      1.10%     81.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     30733251      2.86%     84.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     19740181      1.84%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    144740564     13.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1073766233                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000002934                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2183270764                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           643222296                       # Number of memory references committed
system.switch_cpus.commit.loads             424057182                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          337765133                       # Number of branches committed
system.switch_cpus.commit.vector            314346141                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1752985323                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       6794452                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1295311709     59.33%     59.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     48600752      2.23%     61.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv     14228950      0.65%     62.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     84496258      3.87%     66.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp     27586294      1.26%     67.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult     42682473      1.95%     69.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     69.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     27142032      1.24%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    424057182     19.42%     89.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    219165114     10.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2183270764                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    144740564                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        320696817                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     247723938                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         551974310                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      41023128                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       29049955                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    275090741                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            84                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     3259866330                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           384                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    410946729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             3122809626                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           523906949                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    294557137                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             750470518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        58100072                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           88                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          758                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         403266267                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       5586694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1190468150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.830764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.113924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        525427743     44.14%     44.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         37185468      3.12%     47.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         79463686      6.67%     53.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         97019136      8.15%     62.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4        138212671     11.61%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         28113631      2.36%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         31408888      2.64%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         28203449      2.37%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        225433478     18.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1190468150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.440080                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.623152                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            33782956                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads       138609864                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       120086                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        20764                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       61141311                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     30045834                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          66538                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 595239967500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       29049955                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        346822569                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       122155855                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       149040                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         552089011                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     140201717                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     3171058968                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         80920                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        3231243                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       53398531                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       67168773                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3719485053                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          6611795092                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       4132923921                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups        437722897                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    2529400890                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps       1190084116                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            3140                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           60                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         177533828                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3914385768                       # The number of ROB reads
system.switch_cpus.rob.writes              6088576515                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000004                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2183267834                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          14599991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1296150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     14159782                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13197                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           373124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           670760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          670760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           161                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14599830                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2104                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          322                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     45817570                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              45817892                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1954737408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1954747712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          570071                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11760000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15842926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15842669    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    257      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15842926                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6143756485500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        30544697000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            235999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22906932500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
