#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5fb70be93970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5fb70be92cc0 .scope module, "tester" "tester" 3 17;
 .timescale 0 0;
v0x5fb70bef7eb0_0 .var "a", 1 0;
v0x5fb70bef8020_0 .net "any_out", 1 0, L_0x5fb70bf0a0e0;  1 drivers
v0x5fb70bef80e0_0 .var "b", 1 0;
v0x5fb70bef8210_0 .net "consensus_out", 1 0, L_0x5fb70bf0ef10;  1 drivers
v0x5fb70bef82d0_0 .var "errors", 31 0;
v0x5fb70bef8400_0 .var "i", 31 0;
v0x5fb70bef84c0_0 .net "max_out", 1 0, L_0x5fb70bf05a90;  1 drivers
v0x5fb70bef85b0_0 .net "min_out", 1 0, L_0x5fb70bf02720;  1 drivers
v0x5fb70bef86c0_0 .net "out", 1 0, v0x5fb70bef7d10_0;  1 drivers
v0x5fb70bef8810_0 .var "oute", 1 0;
v0x5fb70bef88d0 .array "testvectors", 8 0, 5 0;
v0x5fb70bef8990_0 .var "vectornum", 31 0;
v0x5fb70bef8a70_0 .var "verdict", 0 0;
S_0x5fb70be925d0 .scope module, "any_to_test" "ternary_any" 3 26, 4 65 0, S_0x5fb70be92cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0x5fb70bed5150_0 .net "a", 1 0, v0x5fb70bef7eb0_0;  1 drivers
RS_0x77cbdc1cf018 .resolv tri, L_0x5fb70bf06d90, L_0x5fb70bf06e50, L_0x5fb70bf06f60;
v0x5fb70bed5230_0 .net8 "aMinus", 0 0, RS_0x77cbdc1cf018;  3 drivers, strength-aware
RS_0x77cbdc1cf348 .resolv tri, L_0x5fb70bf063f0, L_0x5fb70bf064d0;
v0x5fb70bed5380_0 .net8 "aPlus", 0 0, RS_0x77cbdc1cf348;  2 drivers, strength-aware
v0x5fb70bed5420_0 .net "b", 1 0, v0x5fb70bef80e0_0;  1 drivers
RS_0x77cbdc1cf048 .resolv tri, L_0x5fb70bf074b0, L_0x5fb70bf07570, L_0x5fb70bf07680;
v0x5fb70bed54c0_0 .net8 "bMinus", 0 0, RS_0x77cbdc1cf048;  3 drivers, strength-aware
RS_0x77cbdc1cf378 .resolv tri, L_0x5fb70bf06a30, L_0x5fb70bf06b10;
v0x5fb70bed55f0_0 .net8 "bPlus", 0 0, RS_0x77cbdc1cf378;  2 drivers, strength-aware
RS_0x77cbdc1cfac8 .resolv tri, L_0x5fb70bf05b50, L_0x5fb70bf05c70;
v0x5fb70bed5690_0 .net8 "invA0", 0 0, RS_0x77cbdc1cfac8;  2 drivers, strength-aware
RS_0x77cbdc1cff48 .resolv tri, L_0x5fb70bf05d80, L_0x5fb70bf05ea0;
v0x5fb70bed5730_0 .net8 "invB0", 0 0, RS_0x77cbdc1cff48;  2 drivers, strength-aware
RS_0x77cbdc1cf1f8 .resolv tri, L_0x5fb70bf089b0, L_0x5fb70bf08a90;
v0x5fb70bed57d0_0 .net8 "isMCond1", 0 0, RS_0x77cbdc1cf1f8;  2 drivers, strength-aware
RS_0x77cbdc1cf6a8 .resolv tri, L_0x5fb70bf08c30, L_0x5fb70bf08ca0, L_0x5fb70bf08d60;
v0x5fb70bed5990_0 .net8 "isMCond2", 0 0, RS_0x77cbdc1cf6a8;  3 drivers, strength-aware
RS_0x77cbdc1cf528 .resolv tri, L_0x5fb70bf07dc0, L_0x5fb70bf07ea0;
v0x5fb70bed5a30_0 .net8 "isPCond1", 0 0, RS_0x77cbdc1cf528;  2 drivers, strength-aware
RS_0x77cbdc1cf7f8 .resolv tri, L_0x5fb70bf08260, L_0x5fb70bf08430, L_0x5fb70bf084f0;
v0x5fb70bed5ad0_0 .net8 "isPCond2", 0 0, RS_0x77cbdc1cf7f8;  3 drivers, strength-aware
v0x5fb70bed5b70_0 .net "out", 1 0, L_0x5fb70bf0a0e0;  alias, 1 drivers
RS_0x77cbdc1d0428 .resolv tri, L_0x5fb70bf09330, L_0x5fb70bf093c0;
v0x5fb70bed5c50_0 .net8 "outMinus", 0 0, RS_0x77cbdc1d0428;  2 drivers, strength-aware
RS_0x77cbdc1d03f8 .resolv tri, L_0x5fb70bf09760, L_0x5fb70bf097f0;
v0x5fb70bed5cf0_0 .net8 "outPlus", 0 0, RS_0x77cbdc1d03f8;  2 drivers, strength-aware
L_0x5fb70bf05ce0 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf05fb0 .part v0x5fb70bef80e0_0, 0, 1;
L_0x5fb70bf065b0 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf06bf0 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf07060 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf07100 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf07780 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf07820 .part v0x5fb70bef80e0_0, 0, 1;
RS_0x77cbdc1d0488 .resolv tri, L_0x5fb70bf09e60, L_0x5fb70bf09f20, L_0x5fb70bf0a030;
RS_0x77cbdc1d0728 .resolv tri, L_0x5fb70bf09b90, L_0x5fb70bf09cc0;
L_0x5fb70bf0a0e0 .concat8 [ 1 1 0 0], RS_0x77cbdc1d0488, RS_0x77cbdc1d0728;
S_0x5fb70be99ef0 .scope module, "cond1Minus" "or_gate" 4 93, 4 184 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70becad20_0 .net8 "a", 0 0, RS_0x77cbdc1cf018;  alias, 3 drivers, strength-aware
v0x5fb70becadc0_0 .net8 "b", 0 0, RS_0x77cbdc1cf048;  alias, 3 drivers, strength-aware
RS_0x77cbdc1cf0a8 .resolv tri, L_0x5fb70bf087b0, L_0x5fb70bf08870, L_0x5fb70bf088e0;
v0x5fb70becae60_0 .net8 "nor_out", 0 0, RS_0x77cbdc1cf0a8;  3 drivers, strength-aware
v0x5fb70becaf50_0 .net8 "out", 0 0, RS_0x77cbdc1cf1f8;  alias, 2 drivers, strength-aware
S_0x5fb70be99240 .scope module, "nor_gate" "nor_gate" 4 190, 4 129 0, S_0x5fb70be99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befc3f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf086d0 .functor PMOS 1, L_0x5fb70befc3f0, RS_0x77cbdc1cf018, C4<0>, C4<0>;
L_0x5fb70bf087b0 .functor PMOS 1, L_0x5fb70bf086d0, RS_0x77cbdc1cf048, C4<0>, C4<0>;
L_0x5fb70befc350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08870 .functor NMOS 1, L_0x5fb70befc350, RS_0x77cbdc1cf018, C4<0>, C4<0>;
L_0x5fb70bf088e0 .functor NMOS 1, L_0x5fb70befc350, RS_0x77cbdc1cf048, C4<0>, C4<0>;
v0x5fb70be36540_0 .net8 "a", 0 0, RS_0x77cbdc1cf018;  alias, 3 drivers, strength-aware
v0x5fb70beca3b0_0 .net8 "b", 0 0, RS_0x77cbdc1cf048;  alias, 3 drivers, strength-aware
v0x5fb70beca470_0 .net8 "gnd", 0 0, L_0x5fb70befc350;  1 drivers, strength-aware
v0x5fb70beca510_0 .net8 "out", 0 0, RS_0x77cbdc1cf0a8;  alias, 3 drivers, strength-aware
v0x5fb70beca5d0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf086d0;  1 drivers, strength-aware
v0x5fb70beca6e0_0 .net8 "vdd", 0 0, L_0x5fb70befc3f0;  1 drivers, strength-aware
S_0x5fb70beca820 .scope module, "not_gate" "not_gate" 4 191, 4 161 0, S_0x5fb70be99ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befc550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf089b0 .functor PMOS 1, L_0x5fb70befc550, RS_0x77cbdc1cf0a8, C4<0>, C4<0>;
L_0x5fb70befc4b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08a90 .functor NMOS 1, L_0x5fb70befc4b0, RS_0x77cbdc1cf0a8, C4<0>, C4<0>;
v0x5fb70becaa00_0 .net8 "gnd", 0 0, L_0x5fb70befc4b0;  1 drivers, strength-aware
v0x5fb70becaae0_0 .net8 "in", 0 0, RS_0x77cbdc1cf0a8;  alias, 3 drivers, strength-aware
v0x5fb70becaba0_0 .net8 "out", 0 0, RS_0x77cbdc1cf1f8;  alias, 2 drivers, strength-aware
v0x5fb70becac40_0 .net8 "vdd", 0 0, L_0x5fb70befc550;  1 drivers, strength-aware
S_0x5fb70becaff0 .scope module, "cond1Plus" "or_gate" 4 91, 4 184 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70becbf40_0 .net8 "a", 0 0, RS_0x77cbdc1cf348;  alias, 2 drivers, strength-aware
v0x5fb70becc010_0 .net8 "b", 0 0, RS_0x77cbdc1cf378;  alias, 2 drivers, strength-aware
RS_0x77cbdc1cf3d8 .resolv tri, L_0x5fb70bf07be0, L_0x5fb70bf07ca0, L_0x5fb70bf07d10;
v0x5fb70becc0e0_0 .net8 "nor_out", 0 0, RS_0x77cbdc1cf3d8;  3 drivers, strength-aware
v0x5fb70becc200_0 .net8 "out", 0 0, RS_0x77cbdc1cf528;  alias, 2 drivers, strength-aware
S_0x5fb70becb220 .scope module, "nor_gate" "nor_gate" 4 190, 4 129 0, S_0x5fb70becaff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befbfd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf07b20 .functor PMOS 1, L_0x5fb70befbfd0, RS_0x77cbdc1cf348, C4<0>, C4<0>;
L_0x5fb70bf07be0 .functor PMOS 1, L_0x5fb70bf07b20, RS_0x77cbdc1cf378, C4<0>, C4<0>;
L_0x5fb70befbf30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf07ca0 .functor NMOS 1, L_0x5fb70befbf30, RS_0x77cbdc1cf348, C4<0>, C4<0>;
L_0x5fb70bf07d10 .functor NMOS 1, L_0x5fb70befbf30, RS_0x77cbdc1cf378, C4<0>, C4<0>;
v0x5fb70becb490_0 .net8 "a", 0 0, RS_0x77cbdc1cf348;  alias, 2 drivers, strength-aware
v0x5fb70becb570_0 .net8 "b", 0 0, RS_0x77cbdc1cf378;  alias, 2 drivers, strength-aware
v0x5fb70becb630_0 .net8 "gnd", 0 0, L_0x5fb70befbf30;  1 drivers, strength-aware
v0x5fb70becb700_0 .net8 "out", 0 0, RS_0x77cbdc1cf3d8;  alias, 3 drivers, strength-aware
v0x5fb70becb7c0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf07b20;  1 drivers, strength-aware
v0x5fb70becb8d0_0 .net8 "vdd", 0 0, L_0x5fb70befbfd0;  1 drivers, strength-aware
S_0x5fb70becba10 .scope module, "not_gate" "not_gate" 4 191, 4 161 0, S_0x5fb70becaff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befc130 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf07dc0 .functor PMOS 1, L_0x5fb70befc130, RS_0x77cbdc1cf3d8, C4<0>, C4<0>;
L_0x5fb70befc090 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf07ea0 .functor NMOS 1, L_0x5fb70befc090, RS_0x77cbdc1cf3d8, C4<0>, C4<0>;
v0x5fb70becbbf0_0 .net8 "gnd", 0 0, L_0x5fb70befc090;  1 drivers, strength-aware
v0x5fb70becbcd0_0 .net8 "in", 0 0, RS_0x77cbdc1cf3d8;  alias, 3 drivers, strength-aware
v0x5fb70becbd90_0 .net8 "out", 0 0, RS_0x77cbdc1cf528;  alias, 2 drivers, strength-aware
v0x5fb70becbe60_0 .net8 "vdd", 0 0, L_0x5fb70befc130;  1 drivers, strength-aware
S_0x5fb70becc2a0 .scope module, "cond2Minus" "nor_gate" 4 94, 4 129 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befc6b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08b70 .functor PMOS 1, L_0x5fb70befc6b0, RS_0x77cbdc1cf348, C4<0>, C4<0>;
L_0x5fb70bf08c30 .functor PMOS 1, L_0x5fb70bf08b70, RS_0x77cbdc1cf378, C4<0>, C4<0>;
L_0x5fb70befc610 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08ca0 .functor NMOS 1, L_0x5fb70befc610, RS_0x77cbdc1cf348, C4<0>, C4<0>;
L_0x5fb70bf08d60 .functor NMOS 1, L_0x5fb70befc610, RS_0x77cbdc1cf378, C4<0>, C4<0>;
v0x5fb70becc500_0 .net8 "a", 0 0, RS_0x77cbdc1cf348;  alias, 2 drivers, strength-aware
v0x5fb70becc5f0_0 .net8 "b", 0 0, RS_0x77cbdc1cf378;  alias, 2 drivers, strength-aware
v0x5fb70becc700_0 .net8 "gnd", 0 0, L_0x5fb70befc610;  1 drivers, strength-aware
v0x5fb70becc7a0_0 .net8 "out", 0 0, RS_0x77cbdc1cf6a8;  alias, 3 drivers, strength-aware
v0x5fb70becc840_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf08b70;  1 drivers, strength-aware
v0x5fb70becc950_0 .net8 "vdd", 0 0, L_0x5fb70befc6b0;  1 drivers, strength-aware
S_0x5fb70becca90 .scope module, "cond2Plus" "nor_gate" 4 92, 4 129 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befc290 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08090 .functor PMOS 1, L_0x5fb70befc290, RS_0x77cbdc1cf018, C4<0>, C4<0>;
L_0x5fb70bf08260 .functor PMOS 1, L_0x5fb70bf08090, RS_0x77cbdc1cf048, C4<0>, C4<0>;
L_0x5fb70befc1f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08430 .functor NMOS 1, L_0x5fb70befc1f0, RS_0x77cbdc1cf018, C4<0>, C4<0>;
L_0x5fb70bf084f0 .functor NMOS 1, L_0x5fb70befc1f0, RS_0x77cbdc1cf048, C4<0>, C4<0>;
v0x5fb70becccc0_0 .net8 "a", 0 0, RS_0x77cbdc1cf018;  alias, 3 drivers, strength-aware
v0x5fb70beccdd0_0 .net8 "b", 0 0, RS_0x77cbdc1cf048;  alias, 3 drivers, strength-aware
v0x5fb70beccee0_0 .net8 "gnd", 0 0, L_0x5fb70befc1f0;  1 drivers, strength-aware
v0x5fb70beccf80_0 .net8 "out", 0 0, RS_0x77cbdc1cf7f8;  alias, 3 drivers, strength-aware
v0x5fb70becd020_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf08090;  1 drivers, strength-aware
v0x5fb70becd130_0 .net8 "vdd", 0 0, L_0x5fb70befc290;  1 drivers, strength-aware
S_0x5fb70becd270 .scope module, "isAMinus" "nor_gate" 4 89, 4 129 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befbd10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf06d20 .functor PMOS 1, L_0x5fb70befbd10, L_0x5fb70bf07060, C4<0>, C4<0>;
L_0x5fb70bf06d90 .functor PMOS 1, L_0x5fb70bf06d20, L_0x5fb70bf07100, C4<0>, C4<0>;
L_0x5fb70befbc70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf06e50 .functor NMOS 1, L_0x5fb70befbc70, L_0x5fb70bf07060, C4<0>, C4<0>;
L_0x5fb70bf06f60 .functor NMOS 1, L_0x5fb70befbc70, L_0x5fb70bf07100, C4<0>, C4<0>;
v0x5fb70becd4f0_0 .net "a", 0 0, L_0x5fb70bf07060;  1 drivers
v0x5fb70becd5d0_0 .net "b", 0 0, L_0x5fb70bf07100;  1 drivers
v0x5fb70becd690_0 .net8 "gnd", 0 0, L_0x5fb70befbc70;  1 drivers, strength-aware
v0x5fb70becd730_0 .net8 "out", 0 0, RS_0x77cbdc1cf018;  alias, 3 drivers, strength-aware
v0x5fb70becd7d0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf06d20;  1 drivers, strength-aware
v0x5fb70becd8e0_0 .net8 "vdd", 0 0, L_0x5fb70befbd10;  1 drivers, strength-aware
S_0x5fb70becda20 .scope module, "isAPlus" "and_gate" 4 86, 4 173 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bece8f0_0 .net "a", 0 0, L_0x5fb70bf065b0;  1 drivers
v0x5fb70bece990_0 .net8 "b", 0 0, RS_0x77cbdc1cfac8;  alias, 2 drivers, strength-aware
RS_0x77cbdc1cfb28 .resolv tri, L_0x5fb70bf06050, L_0x5fb70bf06160, L_0x5fb70bf062f0;
v0x5fb70becea30_0 .net8 "nand_out", 0 0, RS_0x77cbdc1cfb28;  3 drivers, strength-aware
v0x5fb70beceb20_0 .net8 "out", 0 0, RS_0x77cbdc1cf348;  alias, 2 drivers, strength-aware
S_0x5fb70becdc50 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70becda20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befb790 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf06050 .functor PMOS 1, L_0x5fb70befb790, L_0x5fb70bf065b0, C4<0>, C4<0>;
L_0x5fb70bf06160 .functor PMOS 1, L_0x5fb70befb790, RS_0x77cbdc1cfac8, C4<0>, C4<0>;
L_0x5fb70befb6f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf06280 .functor NMOS 1, L_0x5fb70befb6f0, RS_0x77cbdc1cfac8, C4<0>, C4<0>;
L_0x5fb70bf062f0 .functor NMOS 1, L_0x5fb70bf06280, L_0x5fb70bf065b0, C4<0>, C4<0>;
v0x5fb70becdec0_0 .net "a", 0 0, L_0x5fb70bf065b0;  alias, 1 drivers
v0x5fb70becdfa0_0 .net8 "b", 0 0, RS_0x77cbdc1cfac8;  alias, 2 drivers, strength-aware
v0x5fb70bece060_0 .net8 "gnd", 0 0, L_0x5fb70befb6f0;  1 drivers, strength-aware
v0x5fb70bece100_0 .net8 "out", 0 0, RS_0x77cbdc1cfb28;  alias, 3 drivers, strength-aware
v0x5fb70bece1c0_0 .net8 "out_in", 0 0, L_0x5fb70bf06280;  1 drivers, strength-aware
v0x5fb70bece2d0_0 .net8 "vdd", 0 0, L_0x5fb70befb790;  1 drivers, strength-aware
S_0x5fb70bece410 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70becda20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befb8f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf063f0 .functor PMOS 1, L_0x5fb70befb8f0, RS_0x77cbdc1cfb28, C4<0>, C4<0>;
L_0x5fb70befb850 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf064d0 .functor NMOS 1, L_0x5fb70befb850, RS_0x77cbdc1cfb28, C4<0>, C4<0>;
v0x5fb70bece5f0_0 .net8 "gnd", 0 0, L_0x5fb70befb850;  1 drivers, strength-aware
v0x5fb70bece6d0_0 .net8 "in", 0 0, RS_0x77cbdc1cfb28;  alias, 3 drivers, strength-aware
v0x5fb70bece790_0 .net8 "out", 0 0, RS_0x77cbdc1cf348;  alias, 2 drivers, strength-aware
v0x5fb70bece830_0 .net8 "vdd", 0 0, L_0x5fb70befb8f0;  1 drivers, strength-aware
S_0x5fb70becebe0 .scope module, "isBMinus" "nor_gate" 4 90, 4 129 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befbe70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf073f0 .functor PMOS 1, L_0x5fb70befbe70, L_0x5fb70bf07780, C4<0>, C4<0>;
L_0x5fb70bf074b0 .functor PMOS 1, L_0x5fb70bf073f0, L_0x5fb70bf07820, C4<0>, C4<0>;
L_0x5fb70befbdd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf07570 .functor NMOS 1, L_0x5fb70befbdd0, L_0x5fb70bf07780, C4<0>, C4<0>;
L_0x5fb70bf07680 .functor NMOS 1, L_0x5fb70befbdd0, L_0x5fb70bf07820, C4<0>, C4<0>;
v0x5fb70becedc0_0 .net "a", 0 0, L_0x5fb70bf07780;  1 drivers
v0x5fb70beceea0_0 .net "b", 0 0, L_0x5fb70bf07820;  1 drivers
v0x5fb70becef60_0 .net8 "gnd", 0 0, L_0x5fb70befbdd0;  1 drivers, strength-aware
v0x5fb70becf000_0 .net8 "out", 0 0, RS_0x77cbdc1cf048;  alias, 3 drivers, strength-aware
v0x5fb70becf0a0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf073f0;  1 drivers, strength-aware
v0x5fb70becf1b0_0 .net8 "vdd", 0 0, L_0x5fb70befbe70;  1 drivers, strength-aware
S_0x5fb70becf2f0 .scope module, "isBPlus" "and_gate" 4 87, 4 173 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bed01f0_0 .net "a", 0 0, L_0x5fb70bf06bf0;  1 drivers
v0x5fb70bed02c0_0 .net8 "b", 0 0, RS_0x77cbdc1cff48;  alias, 2 drivers, strength-aware
RS_0x77cbdc1cffa8 .resolv tri, L_0x5fb70bf066e0, L_0x5fb70bf067a0, L_0x5fb70bf06930;
v0x5fb70bed0390_0 .net8 "nand_out", 0 0, RS_0x77cbdc1cffa8;  3 drivers, strength-aware
v0x5fb70bed04b0_0 .net8 "out", 0 0, RS_0x77cbdc1cf378;  alias, 2 drivers, strength-aware
S_0x5fb70becf520 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70becf2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befba50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf066e0 .functor PMOS 1, L_0x5fb70befba50, L_0x5fb70bf06bf0, C4<0>, C4<0>;
L_0x5fb70bf067a0 .functor PMOS 1, L_0x5fb70befba50, RS_0x77cbdc1cff48, C4<0>, C4<0>;
L_0x5fb70befb9b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf068c0 .functor NMOS 1, L_0x5fb70befb9b0, RS_0x77cbdc1cff48, C4<0>, C4<0>;
L_0x5fb70bf06930 .functor NMOS 1, L_0x5fb70bf068c0, L_0x5fb70bf06bf0, C4<0>, C4<0>;
v0x5fb70becf790_0 .net "a", 0 0, L_0x5fb70bf06bf0;  alias, 1 drivers
v0x5fb70becf870_0 .net8 "b", 0 0, RS_0x77cbdc1cff48;  alias, 2 drivers, strength-aware
v0x5fb70becf930_0 .net8 "gnd", 0 0, L_0x5fb70befb9b0;  1 drivers, strength-aware
v0x5fb70becf9d0_0 .net8 "out", 0 0, RS_0x77cbdc1cffa8;  alias, 3 drivers, strength-aware
v0x5fb70becfa90_0 .net8 "out_in", 0 0, L_0x5fb70bf068c0;  1 drivers, strength-aware
v0x5fb70becfba0_0 .net8 "vdd", 0 0, L_0x5fb70befba50;  1 drivers, strength-aware
S_0x5fb70becfce0 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70becf2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befbbb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf06a30 .functor PMOS 1, L_0x5fb70befbbb0, RS_0x77cbdc1cffa8, C4<0>, C4<0>;
L_0x5fb70befbb10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf06b10 .functor NMOS 1, L_0x5fb70befbb10, RS_0x77cbdc1cffa8, C4<0>, C4<0>;
v0x5fb70becfec0_0 .net8 "gnd", 0 0, L_0x5fb70befbb10;  1 drivers, strength-aware
v0x5fb70becffa0_0 .net8 "in", 0 0, RS_0x77cbdc1cffa8;  alias, 3 drivers, strength-aware
v0x5fb70bed0060_0 .net8 "out", 0 0, RS_0x77cbdc1cf378;  alias, 2 drivers, strength-aware
v0x5fb70bed0130_0 .net8 "vdd", 0 0, L_0x5fb70befbbb0;  1 drivers, strength-aware
S_0x5fb70bed0600 .scope module, "ngA0" "not_gate" 4 83, 4 161 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befb4d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05b50 .functor PMOS 1, L_0x5fb70befb4d0, L_0x5fb70bf05ce0, C4<0>, C4<0>;
L_0x5fb70befb430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05c70 .functor NMOS 1, L_0x5fb70befb430, L_0x5fb70bf05ce0, C4<0>, C4<0>;
v0x5fb70bed0820_0 .net8 "gnd", 0 0, L_0x5fb70befb430;  1 drivers, strength-aware
v0x5fb70bed0900_0 .net "in", 0 0, L_0x5fb70bf05ce0;  1 drivers
v0x5fb70bed09c0_0 .net8 "out", 0 0, RS_0x77cbdc1cfac8;  alias, 2 drivers, strength-aware
v0x5fb70bed0a60_0 .net8 "vdd", 0 0, L_0x5fb70befb4d0;  1 drivers, strength-aware
S_0x5fb70bed0b60 .scope module, "ngB0" "not_gate" 4 84, 4 161 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befb630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05d80 .functor PMOS 1, L_0x5fb70befb630, L_0x5fb70bf05fb0, C4<0>, C4<0>;
L_0x5fb70befb590 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05ea0 .functor NMOS 1, L_0x5fb70befb590, L_0x5fb70bf05fb0, C4<0>, C4<0>;
v0x5fb70bed0d40_0 .net8 "gnd", 0 0, L_0x5fb70befb590;  1 drivers, strength-aware
v0x5fb70bed0e20_0 .net "in", 0 0, L_0x5fb70bf05fb0;  1 drivers
v0x5fb70bed0ee0_0 .net8 "out", 0 0, RS_0x77cbdc1cff48;  alias, 2 drivers, strength-aware
v0x5fb70bed0fd0_0 .net8 "vdd", 0 0, L_0x5fb70befb630;  1 drivers, strength-aware
S_0x5fb70bed10d0 .scope module, "out0" "nor_gate" 4 99, 4 129 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befd050 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09da0 .functor PMOS 1, L_0x5fb70befd050, RS_0x77cbdc1d03f8, C4<0>, C4<0>;
L_0x5fb70bf09e60 .functor PMOS 1, L_0x5fb70bf09da0, RS_0x77cbdc1d0428, C4<0>, C4<0>;
L_0x5fb70befcfb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09f20 .functor NMOS 1, L_0x5fb70befcfb0, RS_0x77cbdc1d03f8, C4<0>, C4<0>;
L_0x5fb70bf0a030 .functor NMOS 1, L_0x5fb70befcfb0, RS_0x77cbdc1d0428, C4<0>, C4<0>;
v0x5fb70bed1300_0 .net8 "a", 0 0, RS_0x77cbdc1d03f8;  alias, 2 drivers, strength-aware
v0x5fb70bed13e0_0 .net8 "b", 0 0, RS_0x77cbdc1d0428;  alias, 2 drivers, strength-aware
v0x5fb70bed14a0_0 .net8 "gnd", 0 0, L_0x5fb70befcfb0;  1 drivers, strength-aware
v0x5fb70bed1540_0 .net8 "out", 0 0, RS_0x77cbdc1d0488;  3 drivers, strength-aware
v0x5fb70bed1600_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf09da0;  1 drivers, strength-aware
v0x5fb70bed1710_0 .net8 "vdd", 0 0, L_0x5fb70befd050;  1 drivers, strength-aware
S_0x5fb70bed1850 .scope module, "out1" "and_gate" 4 98, 4 173 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bed27a0_0 .net8 "a", 0 0, RS_0x77cbdc1cf528;  alias, 2 drivers, strength-aware
v0x5fb70bed2840_0 .net8 "b", 0 0, RS_0x77cbdc1cf7f8;  alias, 3 drivers, strength-aware
RS_0x77cbdc1d05d8 .resolv tri, L_0x5fb70bf098d0, L_0x5fb70bf09990, L_0x5fb70bf09a90;
v0x5fb70bed2950_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d05d8;  3 drivers, strength-aware
v0x5fb70bed2a40_0 .net8 "out", 0 0, RS_0x77cbdc1d0728;  2 drivers, strength-aware
S_0x5fb70bed1a80 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bed1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befcd90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf098d0 .functor PMOS 1, L_0x5fb70befcd90, RS_0x77cbdc1cf528, C4<0>, C4<0>;
L_0x5fb70bf09990 .functor PMOS 1, L_0x5fb70befcd90, RS_0x77cbdc1cf7f8, C4<0>, C4<0>;
L_0x5fb70befccf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09a20 .functor NMOS 1, L_0x5fb70befccf0, RS_0x77cbdc1cf7f8, C4<0>, C4<0>;
L_0x5fb70bf09a90 .functor NMOS 1, L_0x5fb70bf09a20, RS_0x77cbdc1cf528, C4<0>, C4<0>;
v0x5fb70bed1cf0_0 .net8 "a", 0 0, RS_0x77cbdc1cf528;  alias, 2 drivers, strength-aware
v0x5fb70bed1e00_0 .net8 "b", 0 0, RS_0x77cbdc1cf7f8;  alias, 3 drivers, strength-aware
v0x5fb70bed1ec0_0 .net8 "gnd", 0 0, L_0x5fb70befccf0;  1 drivers, strength-aware
v0x5fb70bed1f60_0 .net8 "out", 0 0, RS_0x77cbdc1d05d8;  alias, 3 drivers, strength-aware
v0x5fb70bed2000_0 .net8 "out_in", 0 0, L_0x5fb70bf09a20;  1 drivers, strength-aware
v0x5fb70bed20f0_0 .net8 "vdd", 0 0, L_0x5fb70befcd90;  1 drivers, strength-aware
S_0x5fb70bed2230 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bed1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befcef0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09b90 .functor PMOS 1, L_0x5fb70befcef0, RS_0x77cbdc1d05d8, C4<0>, C4<0>;
L_0x5fb70befce50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09cc0 .functor NMOS 1, L_0x5fb70befce50, RS_0x77cbdc1d05d8, C4<0>, C4<0>;
v0x5fb70bed2450_0 .net8 "gnd", 0 0, L_0x5fb70befce50;  1 drivers, strength-aware
v0x5fb70bed2530_0 .net8 "in", 0 0, RS_0x77cbdc1d05d8;  alias, 3 drivers, strength-aware
v0x5fb70bed25f0_0 .net8 "out", 0 0, RS_0x77cbdc1d0728;  alias, 2 drivers, strength-aware
v0x5fb70bed26c0_0 .net8 "vdd", 0 0, L_0x5fb70befcef0;  1 drivers, strength-aware
S_0x5fb70bed2b00 .scope module, "outM" "and_gate" 4 95, 4 173 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bed3a70_0 .net8 "a", 0 0, RS_0x77cbdc1cf1f8;  alias, 2 drivers, strength-aware
v0x5fb70bed3b10_0 .net8 "b", 0 0, RS_0x77cbdc1cf6a8;  alias, 3 drivers, strength-aware
RS_0x77cbdc1d08a8 .resolv tri, L_0x5fb70bf08e30, L_0x5fb70bf08f10, L_0x5fb70bf09120;
v0x5fb70bed3c20_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d08a8;  3 drivers, strength-aware
v0x5fb70bed3d10_0 .net8 "out", 0 0, RS_0x77cbdc1d0428;  alias, 2 drivers, strength-aware
S_0x5fb70bed2d30 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bed2b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befc810 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08e30 .functor PMOS 1, L_0x5fb70befc810, RS_0x77cbdc1cf1f8, C4<0>, C4<0>;
L_0x5fb70bf08f10 .functor PMOS 1, L_0x5fb70befc810, RS_0x77cbdc1cf6a8, C4<0>, C4<0>;
L_0x5fb70befc770 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf08fa0 .functor NMOS 1, L_0x5fb70befc770, RS_0x77cbdc1cf6a8, C4<0>, C4<0>;
L_0x5fb70bf09120 .functor NMOS 1, L_0x5fb70bf08fa0, RS_0x77cbdc1cf1f8, C4<0>, C4<0>;
v0x5fb70bed2fa0_0 .net8 "a", 0 0, RS_0x77cbdc1cf1f8;  alias, 2 drivers, strength-aware
v0x5fb70bed30b0_0 .net8 "b", 0 0, RS_0x77cbdc1cf6a8;  alias, 3 drivers, strength-aware
v0x5fb70bed3170_0 .net8 "gnd", 0 0, L_0x5fb70befc770;  1 drivers, strength-aware
v0x5fb70bed3240_0 .net8 "out", 0 0, RS_0x77cbdc1d08a8;  alias, 3 drivers, strength-aware
v0x5fb70bed32e0_0 .net8 "out_in", 0 0, L_0x5fb70bf08fa0;  1 drivers, strength-aware
v0x5fb70bed33d0_0 .net8 "vdd", 0 0, L_0x5fb70befc810;  1 drivers, strength-aware
S_0x5fb70bed3510 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bed2b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befc970 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09330 .functor PMOS 1, L_0x5fb70befc970, RS_0x77cbdc1d08a8, C4<0>, C4<0>;
L_0x5fb70befc8d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf093c0 .functor NMOS 1, L_0x5fb70befc8d0, RS_0x77cbdc1d08a8, C4<0>, C4<0>;
v0x5fb70bed3730_0 .net8 "gnd", 0 0, L_0x5fb70befc8d0;  1 drivers, strength-aware
v0x5fb70bed3810_0 .net8 "in", 0 0, RS_0x77cbdc1d08a8;  alias, 3 drivers, strength-aware
v0x5fb70bed38d0_0 .net8 "out", 0 0, RS_0x77cbdc1d0428;  alias, 2 drivers, strength-aware
v0x5fb70bed39d0_0 .net8 "vdd", 0 0, L_0x5fb70befc970;  1 drivers, strength-aware
S_0x5fb70bed3e40 .scope module, "outP" "and_gate" 4 97, 4 173 0, S_0x5fb70be925d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bed4d60_0 .net8 "a", 0 0, RS_0x77cbdc1cf528;  alias, 2 drivers, strength-aware
v0x5fb70bed4e00_0 .net8 "b", 0 0, RS_0x77cbdc1cf7f8;  alias, 3 drivers, strength-aware
RS_0x77cbdc1d0b48 .resolv tri, L_0x5fb70bf094a0, L_0x5fb70bf09560, L_0x5fb70bf09660;
v0x5fb70bed4f50_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d0b48;  3 drivers, strength-aware
v0x5fb70bed5020_0 .net8 "out", 0 0, RS_0x77cbdc1d03f8;  alias, 2 drivers, strength-aware
S_0x5fb70bed4070 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bed3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befcad0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf094a0 .functor PMOS 1, L_0x5fb70befcad0, RS_0x77cbdc1cf528, C4<0>, C4<0>;
L_0x5fb70bf09560 .functor PMOS 1, L_0x5fb70befcad0, RS_0x77cbdc1cf7f8, C4<0>, C4<0>;
L_0x5fb70befca30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf095f0 .functor NMOS 1, L_0x5fb70befca30, RS_0x77cbdc1cf7f8, C4<0>, C4<0>;
L_0x5fb70bf09660 .functor NMOS 1, L_0x5fb70bf095f0, RS_0x77cbdc1cf528, C4<0>, C4<0>;
v0x5fb70bed42e0_0 .net8 "a", 0 0, RS_0x77cbdc1cf528;  alias, 2 drivers, strength-aware
v0x5fb70bed4430_0 .net8 "b", 0 0, RS_0x77cbdc1cf7f8;  alias, 3 drivers, strength-aware
v0x5fb70bed44f0_0 .net8 "gnd", 0 0, L_0x5fb70befca30;  1 drivers, strength-aware
v0x5fb70bed4590_0 .net8 "out", 0 0, RS_0x77cbdc1d0b48;  alias, 3 drivers, strength-aware
v0x5fb70bed4630_0 .net8 "out_in", 0 0, L_0x5fb70bf095f0;  1 drivers, strength-aware
v0x5fb70bed46f0_0 .net8 "vdd", 0 0, L_0x5fb70befcad0;  1 drivers, strength-aware
S_0x5fb70bed4830 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bed3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befcc30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf09760 .functor PMOS 1, L_0x5fb70befcc30, RS_0x77cbdc1d0b48, C4<0>, C4<0>;
L_0x5fb70befcb90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf097f0 .functor NMOS 1, L_0x5fb70befcb90, RS_0x77cbdc1d0b48, C4<0>, C4<0>;
v0x5fb70bed4a50_0 .net8 "gnd", 0 0, L_0x5fb70befcb90;  1 drivers, strength-aware
v0x5fb70bed4b30_0 .net8 "in", 0 0, RS_0x77cbdc1d0b48;  alias, 3 drivers, strength-aware
v0x5fb70bed4bf0_0 .net8 "out", 0 0, RS_0x77cbdc1d03f8;  alias, 2 drivers, strength-aware
v0x5fb70bed4cc0_0 .net8 "vdd", 0 0, L_0x5fb70befcc30;  1 drivers, strength-aware
S_0x5fb70bed5e10 .scope module, "consensus_to_test" "ternary_consensus" 3 27, 4 103 0, S_0x5fb70be92cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0x5fb70bee55b0_0 .net "a", 1 0, v0x5fb70bef7eb0_0;  alias, 1 drivers
v0x5fb70bee56a0_0 .net "b", 1 0, v0x5fb70bef80e0_0;  alias, 1 drivers
RS_0x77cbdc1d0f68 .resolv tri, L_0x5fb70bf0d570, L_0x5fb70bf0d5e0, L_0x5fb70bf0d6f0;
v0x5fb70bee5770_0 .net8 "bitCheck", 0 0, RS_0x77cbdc1d0f68;  3 drivers, strength-aware
RS_0x77cbdc1d1268 .resolv tri, L_0x5fb70bf0de30, L_0x5fb70bf0df10;
v0x5fb70bee5840_0 .net8 "isPMWire", 0 0, RS_0x77cbdc1d1268;  2 drivers, strength-aware
RS_0x77cbdc1d1538 .resolv tri, L_0x5fb70bf0e4d0, L_0x5fb70bf0e560;
v0x5fb70bee5970_0 .net8 "nZero", 0 0, RS_0x77cbdc1d1538;  2 drivers, strength-aware
RS_0x77cbdc1d1088 .resolv tri, L_0x5fb70bf0b850, L_0x5fb70bf0b910;
v0x5fb70bee5a10_0 .net8 "nxor0", 0 0, RS_0x77cbdc1d1088;  2 drivers, strength-aware
RS_0x77cbdc1d10b8 .resolv tri, L_0x5fb70bf0d0c0, L_0x5fb70bf0d180;
v0x5fb70bee5b40_0 .net8 "nxor1", 0 0, RS_0x77cbdc1d10b8;  2 drivers, strength-aware
v0x5fb70bee5c70_0 .net "out", 1 0, L_0x5fb70bf0ef10;  alias, 1 drivers
L_0x5fb70bf0bb00 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf0bba0 .part v0x5fb70bef80e0_0, 0, 1;
L_0x5fb70bf0d370 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf0d410 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf0d7f0 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf0d890 .part v0x5fb70bef80e0_0, 0, 1;
L_0x5fb70bf0ed80 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf0ee20 .part v0x5fb70bef80e0_0, 1, 1;
RS_0x77cbdc1d2fd8 .resolv tri, L_0x5fb70bf0e640, L_0x5fb70bf0e700;
RS_0x77cbdc1d3278 .resolv tri, L_0x5fb70bf0eb70, L_0x5fb70bf0eca0;
L_0x5fb70bf0ef10 .concat8 [ 1 1 0 0], RS_0x77cbdc1d2fd8, RS_0x77cbdc1d3278;
S_0x5fb70bed5fa0 .scope module, "bitChecker" "nor_gate" 4 117, 4 129 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befea70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0d4b0 .functor PMOS 1, L_0x5fb70befea70, L_0x5fb70bf0d7f0, C4<0>, C4<0>;
L_0x5fb70bf0d570 .functor PMOS 1, L_0x5fb70bf0d4b0, L_0x5fb70bf0d890, C4<0>, C4<0>;
L_0x5fb70befe9d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0d5e0 .functor NMOS 1, L_0x5fb70befe9d0, L_0x5fb70bf0d7f0, C4<0>, C4<0>;
L_0x5fb70bf0d6f0 .functor NMOS 1, L_0x5fb70befe9d0, L_0x5fb70bf0d890, C4<0>, C4<0>;
v0x5fb70bed61c0_0 .net "a", 0 0, L_0x5fb70bf0d7f0;  1 drivers
v0x5fb70bed62a0_0 .net "b", 0 0, L_0x5fb70bf0d890;  1 drivers
v0x5fb70bed6360_0 .net8 "gnd", 0 0, L_0x5fb70befe9d0;  1 drivers, strength-aware
v0x5fb70bed6400_0 .net8 "out", 0 0, RS_0x77cbdc1d0f68;  alias, 3 drivers, strength-aware
v0x5fb70bed64c0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf0d4b0;  1 drivers, strength-aware
v0x5fb70bed65d0_0 .net8 "vdd", 0 0, L_0x5fb70befea70;  1 drivers, strength-aware
S_0x5fb70bed6710 .scope module, "isPlusMinus" "and_gate" 4 118, 4 173 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bed7640_0 .net8 "a", 0 0, RS_0x77cbdc1d1088;  alias, 2 drivers, strength-aware
v0x5fb70bed7710_0 .net8 "b", 0 0, RS_0x77cbdc1d10b8;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d1118 .resolv tri, L_0x5fb70bf0d970, L_0x5fb70bf0da30, L_0x5fb70bf0dc20;
v0x5fb70bed77e0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d1118;  3 drivers, strength-aware
v0x5fb70bed7900_0 .net8 "out", 0 0, RS_0x77cbdc1d1268;  alias, 2 drivers, strength-aware
S_0x5fb70bed6940 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bed6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befebd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0d970 .functor PMOS 1, L_0x5fb70befebd0, RS_0x77cbdc1d1088, C4<0>, C4<0>;
L_0x5fb70bf0da30 .functor PMOS 1, L_0x5fb70befebd0, RS_0x77cbdc1d10b8, C4<0>, C4<0>;
L_0x5fb70befeb30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0daa0 .functor NMOS 1, L_0x5fb70befeb30, RS_0x77cbdc1d10b8, C4<0>, C4<0>;
L_0x5fb70bf0dc20 .functor NMOS 1, L_0x5fb70bf0daa0, RS_0x77cbdc1d1088, C4<0>, C4<0>;
v0x5fb70bed6bb0_0 .net8 "a", 0 0, RS_0x77cbdc1d1088;  alias, 2 drivers, strength-aware
v0x5fb70bed6c90_0 .net8 "b", 0 0, RS_0x77cbdc1d10b8;  alias, 2 drivers, strength-aware
v0x5fb70bed6d50_0 .net8 "gnd", 0 0, L_0x5fb70befeb30;  1 drivers, strength-aware
v0x5fb70bed6df0_0 .net8 "out", 0 0, RS_0x77cbdc1d1118;  alias, 3 drivers, strength-aware
v0x5fb70bed6eb0_0 .net8 "out_in", 0 0, L_0x5fb70bf0daa0;  1 drivers, strength-aware
v0x5fb70bed6fc0_0 .net8 "vdd", 0 0, L_0x5fb70befebd0;  1 drivers, strength-aware
S_0x5fb70bed7100 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bed6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befed30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0de30 .functor PMOS 1, L_0x5fb70befed30, RS_0x77cbdc1d1118, C4<0>, C4<0>;
L_0x5fb70befec90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0df10 .functor NMOS 1, L_0x5fb70befec90, RS_0x77cbdc1d1118, C4<0>, C4<0>;
v0x5fb70bed7320_0 .net8 "gnd", 0 0, L_0x5fb70befec90;  1 drivers, strength-aware
v0x5fb70bed7400_0 .net8 "in", 0 0, RS_0x77cbdc1d1118;  alias, 3 drivers, strength-aware
v0x5fb70bed74c0_0 .net8 "out", 0 0, RS_0x77cbdc1d1268;  alias, 2 drivers, strength-aware
v0x5fb70bed7560_0 .net8 "vdd", 0 0, L_0x5fb70befed30;  1 drivers, strength-aware
S_0x5fb70bed79a0 .scope module, "notZero" "and_gate" 4 119, 4 173 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bed8930_0 .net8 "a", 0 0, RS_0x77cbdc1d0f68;  alias, 3 drivers, strength-aware
v0x5fb70bed8a20_0 .net8 "b", 0 0, RS_0x77cbdc1d1268;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d13e8 .resolv tri, L_0x5fb70bf0dff0, L_0x5fb70bf0e0b0, L_0x5fb70bf0e2c0;
v0x5fb70bed8ae0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d13e8;  3 drivers, strength-aware
v0x5fb70bed8bd0_0 .net8 "out", 0 0, RS_0x77cbdc1d1538;  alias, 2 drivers, strength-aware
S_0x5fb70bed7c00 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bed79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befee90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0dff0 .functor PMOS 1, L_0x5fb70befee90, RS_0x77cbdc1d0f68, C4<0>, C4<0>;
L_0x5fb70bf0e0b0 .functor PMOS 1, L_0x5fb70befee90, RS_0x77cbdc1d1268, C4<0>, C4<0>;
L_0x5fb70befedf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e140 .functor NMOS 1, L_0x5fb70befedf0, RS_0x77cbdc1d1268, C4<0>, C4<0>;
L_0x5fb70bf0e2c0 .functor NMOS 1, L_0x5fb70bf0e140, RS_0x77cbdc1d0f68, C4<0>, C4<0>;
v0x5fb70bed7e50_0 .net8 "a", 0 0, RS_0x77cbdc1d0f68;  alias, 3 drivers, strength-aware
v0x5fb70bed7f40_0 .net8 "b", 0 0, RS_0x77cbdc1d1268;  alias, 2 drivers, strength-aware
v0x5fb70bed8030_0 .net8 "gnd", 0 0, L_0x5fb70befedf0;  1 drivers, strength-aware
v0x5fb70bed80d0_0 .net8 "out", 0 0, RS_0x77cbdc1d13e8;  alias, 3 drivers, strength-aware
v0x5fb70bed8170_0 .net8 "out_in", 0 0, L_0x5fb70bf0e140;  1 drivers, strength-aware
v0x5fb70bed8280_0 .net8 "vdd", 0 0, L_0x5fb70befee90;  1 drivers, strength-aware
S_0x5fb70bed83c0 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bed79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befeff0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e4d0 .functor PMOS 1, L_0x5fb70befeff0, RS_0x77cbdc1d13e8, C4<0>, C4<0>;
L_0x5fb70befef50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e560 .functor NMOS 1, L_0x5fb70befef50, RS_0x77cbdc1d13e8, C4<0>, C4<0>;
v0x5fb70bed85e0_0 .net8 "gnd", 0 0, L_0x5fb70befef50;  1 drivers, strength-aware
v0x5fb70bed86c0_0 .net8 "in", 0 0, RS_0x77cbdc1d13e8;  alias, 3 drivers, strength-aware
v0x5fb70bed8780_0 .net8 "out", 0 0, RS_0x77cbdc1d1538;  alias, 2 drivers, strength-aware
v0x5fb70bed8850_0 .net8 "vdd", 0 0, L_0x5fb70befeff0;  1 drivers, strength-aware
S_0x5fb70bed8c90 .scope module, "nxorg0" "nxor_gate" 4 114, 4 216 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bede1d0_0 .net "a", 0 0, L_0x5fb70bf0bb00;  1 drivers
v0x5fb70bede300_0 .net "b", 0 0, L_0x5fb70bf0bba0;  1 drivers
RS_0x77cbdc1d16b8 .resolv tri, L_0x5fb70bf0b690, L_0x5fb70bf0b770;
v0x5fb70bede450_0 .net8 "nxor_out", 0 0, RS_0x77cbdc1d16b8;  2 drivers, strength-aware
v0x5fb70bede580_0 .net8 "out", 0 0, RS_0x77cbdc1d1088;  alias, 2 drivers, strength-aware
S_0x5fb70bed8ec0 .scope module, "ng" "not_gate" 4 223, 4 161 0, S_0x5fb70bed8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befdcb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b850 .functor PMOS 1, L_0x5fb70befdcb0, RS_0x77cbdc1d16b8, C4<0>, C4<0>;
L_0x5fb70befdc10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b910 .functor NMOS 1, L_0x5fb70befdc10, RS_0x77cbdc1d16b8, C4<0>, C4<0>;
v0x5fb70bed9120_0 .net8 "gnd", 0 0, L_0x5fb70befdc10;  1 drivers, strength-aware
v0x5fb70bed9200_0 .net8 "in", 0 0, RS_0x77cbdc1d16b8;  alias, 2 drivers, strength-aware
v0x5fb70bed92c0_0 .net8 "out", 0 0, RS_0x77cbdc1d1088;  alias, 2 drivers, strength-aware
v0x5fb70bed93e0_0 .net8 "vdd", 0 0, L_0x5fb70befdcb0;  1 drivers, strength-aware
S_0x5fb70bed94e0 .scope module, "xg" "xor_gate" 4 222, 4 194 0, S_0x5fb70bed8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70beddbf0_0 .net "a", 0 0, L_0x5fb70bf0bb00;  alias, 1 drivers
RS_0x77cbdc1d1958 .resolv tri, L_0x5fb70bf0aa60, L_0x5fb70bf0ab40;
v0x5fb70beddc90_0 .net8 "and_out1", 0 0, RS_0x77cbdc1d1958;  2 drivers, strength-aware
RS_0x77cbdc1d1c88 .resolv tri, L_0x5fb70bf0aff0, L_0x5fb70bf0b0d0;
v0x5fb70beddde0_0 .net8 "and_out2", 0 0, RS_0x77cbdc1d1c88;  2 drivers, strength-aware
v0x5fb70beddf10_0 .net "b", 0 0, L_0x5fb70bf0bba0;  alias, 1 drivers
RS_0x77cbdc1d1aa8 .resolv tri, L_0x5fb70bf0a2c0, L_0x5fb70bf0a3e0;
v0x5fb70beddfb0_0 .net8 "not_in1", 0 0, RS_0x77cbdc1d1aa8;  2 drivers, strength-aware
RS_0x77cbdc1d17a8 .resolv tri, L_0x5fb70bf0a470, L_0x5fb70bf0a570;
v0x5fb70bede050_0 .net8 "not_in2", 0 0, RS_0x77cbdc1d17a8;  2 drivers, strength-aware
v0x5fb70bede0f0_0 .net8 "out", 0 0, RS_0x77cbdc1d16b8;  alias, 2 drivers, strength-aware
S_0x5fb70bed9710 .scope module, "and1" "and_gate" 4 209, 4 173 0, S_0x5fb70bed94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70beda6b0_0 .net "a", 0 0, L_0x5fb70bf0bb00;  alias, 1 drivers
v0x5fb70beda780_0 .net8 "b", 0 0, RS_0x77cbdc1d17a8;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d1808 .resolv tri, L_0x5fb70bf0a600, L_0x5fb70bf0a6c0, L_0x5fb70bf0a850;
v0x5fb70beda850_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d1808;  3 drivers, strength-aware
v0x5fb70beda970_0 .net8 "out", 0 0, RS_0x77cbdc1d1958;  alias, 2 drivers, strength-aware
S_0x5fb70bed9980 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bed9710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befd470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0a600 .functor PMOS 1, L_0x5fb70befd470, L_0x5fb70bf0bb00, C4<0>, C4<0>;
L_0x5fb70bf0a6c0 .functor PMOS 1, L_0x5fb70befd470, RS_0x77cbdc1d17a8, C4<0>, C4<0>;
L_0x5fb70befd3d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0a7e0 .functor NMOS 1, L_0x5fb70befd3d0, RS_0x77cbdc1d17a8, C4<0>, C4<0>;
L_0x5fb70bf0a850 .functor NMOS 1, L_0x5fb70bf0a7e0, L_0x5fb70bf0bb00, C4<0>, C4<0>;
v0x5fb70bed9bf0_0 .net "a", 0 0, L_0x5fb70bf0bb00;  alias, 1 drivers
v0x5fb70bed9cd0_0 .net8 "b", 0 0, RS_0x77cbdc1d17a8;  alias, 2 drivers, strength-aware
v0x5fb70bed9d90_0 .net8 "gnd", 0 0, L_0x5fb70befd3d0;  1 drivers, strength-aware
v0x5fb70bed9e30_0 .net8 "out", 0 0, RS_0x77cbdc1d1808;  alias, 3 drivers, strength-aware
v0x5fb70bed9ef0_0 .net8 "out_in", 0 0, L_0x5fb70bf0a7e0;  1 drivers, strength-aware
v0x5fb70beda000_0 .net8 "vdd", 0 0, L_0x5fb70befd470;  1 drivers, strength-aware
S_0x5fb70beda140 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bed9710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befd5d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0aa60 .functor PMOS 1, L_0x5fb70befd5d0, RS_0x77cbdc1d1808, C4<0>, C4<0>;
L_0x5fb70befd530 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0ab40 .functor NMOS 1, L_0x5fb70befd530, RS_0x77cbdc1d1808, C4<0>, C4<0>;
v0x5fb70beda360_0 .net8 "gnd", 0 0, L_0x5fb70befd530;  1 drivers, strength-aware
v0x5fb70beda440_0 .net8 "in", 0 0, RS_0x77cbdc1d1808;  alias, 3 drivers, strength-aware
v0x5fb70beda500_0 .net8 "out", 0 0, RS_0x77cbdc1d1958;  alias, 2 drivers, strength-aware
v0x5fb70beda5d0_0 .net8 "vdd", 0 0, L_0x5fb70befd5d0;  1 drivers, strength-aware
S_0x5fb70bedaa10 .scope module, "and2" "and_gate" 4 210, 4 173 0, S_0x5fb70bed94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bedb9a0_0 .net8 "a", 0 0, RS_0x77cbdc1d1aa8;  alias, 2 drivers, strength-aware
v0x5fb70bedba70_0 .net "b", 0 0, L_0x5fb70bf0bba0;  alias, 1 drivers
RS_0x77cbdc1d1b38 .resolv tri, L_0x5fb70bf0ac20, L_0x5fb70bf0ace0, L_0x5fb70bf0aef0;
v0x5fb70bedbb40_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d1b38;  3 drivers, strength-aware
v0x5fb70bedbc60_0 .net8 "out", 0 0, RS_0x77cbdc1d1c88;  alias, 2 drivers, strength-aware
S_0x5fb70bedac40 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bedaa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befd730 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0ac20 .functor PMOS 1, L_0x5fb70befd730, RS_0x77cbdc1d1aa8, C4<0>, C4<0>;
L_0x5fb70bf0ace0 .functor PMOS 1, L_0x5fb70befd730, L_0x5fb70bf0bba0, C4<0>, C4<0>;
L_0x5fb70befd690 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0ad70 .functor NMOS 1, L_0x5fb70befd690, L_0x5fb70bf0bba0, C4<0>, C4<0>;
L_0x5fb70bf0aef0 .functor NMOS 1, L_0x5fb70bf0ad70, RS_0x77cbdc1d1aa8, C4<0>, C4<0>;
v0x5fb70bedaeb0_0 .net8 "a", 0 0, RS_0x77cbdc1d1aa8;  alias, 2 drivers, strength-aware
v0x5fb70bedaf90_0 .net "b", 0 0, L_0x5fb70bf0bba0;  alias, 1 drivers
v0x5fb70bedb050_0 .net8 "gnd", 0 0, L_0x5fb70befd690;  1 drivers, strength-aware
v0x5fb70bedb120_0 .net8 "out", 0 0, RS_0x77cbdc1d1b38;  alias, 3 drivers, strength-aware
v0x5fb70bedb1e0_0 .net8 "out_in", 0 0, L_0x5fb70bf0ad70;  1 drivers, strength-aware
v0x5fb70bedb2f0_0 .net8 "vdd", 0 0, L_0x5fb70befd730;  1 drivers, strength-aware
S_0x5fb70bedb430 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bedaa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befd890 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0aff0 .functor PMOS 1, L_0x5fb70befd890, RS_0x77cbdc1d1b38, C4<0>, C4<0>;
L_0x5fb70befd7f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b0d0 .functor NMOS 1, L_0x5fb70befd7f0, RS_0x77cbdc1d1b38, C4<0>, C4<0>;
v0x5fb70bedb650_0 .net8 "gnd", 0 0, L_0x5fb70befd7f0;  1 drivers, strength-aware
v0x5fb70bedb730_0 .net8 "in", 0 0, RS_0x77cbdc1d1b38;  alias, 3 drivers, strength-aware
v0x5fb70bedb7f0_0 .net8 "out", 0 0, RS_0x77cbdc1d1c88;  alias, 2 drivers, strength-aware
v0x5fb70bedb8c0_0 .net8 "vdd", 0 0, L_0x5fb70befd890;  1 drivers, strength-aware
S_0x5fb70bedbd00 .scope module, "notA" "not_gate" 4 206, 4 161 0, S_0x5fb70bed94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befd1b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0a2c0 .functor PMOS 1, L_0x5fb70befd1b0, L_0x5fb70bf0bb00, C4<0>, C4<0>;
L_0x5fb70befd110 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0a3e0 .functor NMOS 1, L_0x5fb70befd110, L_0x5fb70bf0bb00, C4<0>, C4<0>;
v0x5fb70bedbf50_0 .net8 "gnd", 0 0, L_0x5fb70befd110;  1 drivers, strength-aware
v0x5fb70bedc010_0 .net "in", 0 0, L_0x5fb70bf0bb00;  alias, 1 drivers
v0x5fb70bedc120_0 .net8 "out", 0 0, RS_0x77cbdc1d1aa8;  alias, 2 drivers, strength-aware
v0x5fb70bedc210_0 .net8 "vdd", 0 0, L_0x5fb70befd1b0;  1 drivers, strength-aware
S_0x5fb70bedc2f0 .scope module, "notB" "not_gate" 4 207, 4 161 0, S_0x5fb70bed94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befd310 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0a470 .functor PMOS 1, L_0x5fb70befd310, L_0x5fb70bf0bba0, C4<0>, C4<0>;
L_0x5fb70befd270 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0a570 .functor NMOS 1, L_0x5fb70befd270, L_0x5fb70bf0bba0, C4<0>, C4<0>;
v0x5fb70bedc510_0 .net8 "gnd", 0 0, L_0x5fb70befd270;  1 drivers, strength-aware
v0x5fb70bedc5f0_0 .net "in", 0 0, L_0x5fb70bf0bba0;  alias, 1 drivers
v0x5fb70bedc700_0 .net8 "out", 0 0, RS_0x77cbdc1d17a8;  alias, 2 drivers, strength-aware
v0x5fb70bedc7f0_0 .net8 "vdd", 0 0, L_0x5fb70befd310;  1 drivers, strength-aware
S_0x5fb70bedc8d0 .scope module, "or1" "or_gate" 4 212, 4 184 0, S_0x5fb70bed94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bedd870_0 .net8 "a", 0 0, RS_0x77cbdc1d1958;  alias, 2 drivers, strength-aware
v0x5fb70bedd910_0 .net8 "b", 0 0, RS_0x77cbdc1d1c88;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d1f88 .resolv tri, L_0x5fb70bf0b270, L_0x5fb70bf0b330, L_0x5fb70bf0b4b0;
v0x5fb70bedd9d0_0 .net8 "nor_out", 0 0, RS_0x77cbdc1d1f88;  3 drivers, strength-aware
v0x5fb70beddac0_0 .net8 "out", 0 0, RS_0x77cbdc1d16b8;  alias, 2 drivers, strength-aware
S_0x5fb70bedcb50 .scope module, "nor_gate" "nor_gate" 4 190, 4 129 0, S_0x5fb70bedc8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befd9f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b1b0 .functor PMOS 1, L_0x5fb70befd9f0, RS_0x77cbdc1d1958, C4<0>, C4<0>;
L_0x5fb70bf0b270 .functor PMOS 1, L_0x5fb70bf0b1b0, RS_0x77cbdc1d1c88, C4<0>, C4<0>;
L_0x5fb70befd950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b330 .functor NMOS 1, L_0x5fb70befd950, RS_0x77cbdc1d1958, C4<0>, C4<0>;
L_0x5fb70bf0b4b0 .functor NMOS 1, L_0x5fb70befd950, RS_0x77cbdc1d1c88, C4<0>, C4<0>;
v0x5fb70bedcdc0_0 .net8 "a", 0 0, RS_0x77cbdc1d1958;  alias, 2 drivers, strength-aware
v0x5fb70bedced0_0 .net8 "b", 0 0, RS_0x77cbdc1d1c88;  alias, 2 drivers, strength-aware
v0x5fb70bedcfe0_0 .net8 "gnd", 0 0, L_0x5fb70befd950;  1 drivers, strength-aware
v0x5fb70bedd080_0 .net8 "out", 0 0, RS_0x77cbdc1d1f88;  alias, 3 drivers, strength-aware
v0x5fb70bedd120_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf0b1b0;  1 drivers, strength-aware
v0x5fb70bedd230_0 .net8 "vdd", 0 0, L_0x5fb70befd9f0;  1 drivers, strength-aware
S_0x5fb70bedd370 .scope module, "not_gate" "not_gate" 4 191, 4 161 0, S_0x5fb70bedc8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befdb50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b690 .functor PMOS 1, L_0x5fb70befdb50, RS_0x77cbdc1d1f88, C4<0>, C4<0>;
L_0x5fb70befdab0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0b770 .functor NMOS 1, L_0x5fb70befdab0, RS_0x77cbdc1d1f88, C4<0>, C4<0>;
v0x5fb70bedd590_0 .net8 "gnd", 0 0, L_0x5fb70befdab0;  1 drivers, strength-aware
v0x5fb70bedd670_0 .net8 "in", 0 0, RS_0x77cbdc1d1f88;  alias, 3 drivers, strength-aware
v0x5fb70bedd730_0 .net8 "out", 0 0, RS_0x77cbdc1d16b8;  alias, 2 drivers, strength-aware
v0x5fb70bedd7d0_0 .net8 "vdd", 0 0, L_0x5fb70befdb50;  1 drivers, strength-aware
S_0x5fb70bede660 .scope module, "nxorg1" "nxor_gate" 4 115, 4 216 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee3a20_0 .net "a", 0 0, L_0x5fb70bf0d370;  1 drivers
v0x5fb70bee3b50_0 .net "b", 0 0, L_0x5fb70bf0d410;  1 drivers
RS_0x77cbdc1d2348 .resolv tri, L_0x5fb70bf0cf00, L_0x5fb70bf0cfe0;
v0x5fb70bee3ca0_0 .net8 "nxor_out", 0 0, RS_0x77cbdc1d2348;  2 drivers, strength-aware
v0x5fb70bee3dd0_0 .net8 "out", 0 0, RS_0x77cbdc1d10b8;  alias, 2 drivers, strength-aware
S_0x5fb70bede7f0 .scope module, "ng" "not_gate" 4 223, 4 161 0, S_0x5fb70bede660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befe910 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0d0c0 .functor PMOS 1, L_0x5fb70befe910, RS_0x77cbdc1d2348, C4<0>, C4<0>;
L_0x5fb70befe870 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0d180 .functor NMOS 1, L_0x5fb70befe870, RS_0x77cbdc1d2348, C4<0>, C4<0>;
v0x5fb70bedea00_0 .net8 "gnd", 0 0, L_0x5fb70befe870;  1 drivers, strength-aware
v0x5fb70bedeae0_0 .net8 "in", 0 0, RS_0x77cbdc1d2348;  alias, 2 drivers, strength-aware
v0x5fb70bedeba0_0 .net8 "out", 0 0, RS_0x77cbdc1d10b8;  alias, 2 drivers, strength-aware
v0x5fb70bedec90_0 .net8 "vdd", 0 0, L_0x5fb70befe910;  1 drivers, strength-aware
S_0x5fb70beded90 .scope module, "xg" "xor_gate" 4 222, 4 194 0, S_0x5fb70bede660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee3440_0 .net "a", 0 0, L_0x5fb70bf0d370;  alias, 1 drivers
RS_0x77cbdc1d25e8 .resolv tri, L_0x5fb70bf0c2d0, L_0x5fb70bf0c3b0;
v0x5fb70bee34e0_0 .net8 "and_out1", 0 0, RS_0x77cbdc1d25e8;  2 drivers, strength-aware
RS_0x77cbdc1d2918 .resolv tri, L_0x5fb70bf0c860, L_0x5fb70bf0c940;
v0x5fb70bee3630_0 .net8 "and_out2", 0 0, RS_0x77cbdc1d2918;  2 drivers, strength-aware
v0x5fb70bee3760_0 .net "b", 0 0, L_0x5fb70bf0d410;  alias, 1 drivers
RS_0x77cbdc1d2738 .resolv tri, L_0x5fb70bf0bc40, L_0x5fb70bf0bcd0;
v0x5fb70bee3800_0 .net8 "not_in1", 0 0, RS_0x77cbdc1d2738;  2 drivers, strength-aware
RS_0x77cbdc1d2438 .resolv tri, L_0x5fb70bf0bdb0, L_0x5fb70bf0be20;
v0x5fb70bee38a0_0 .net8 "not_in2", 0 0, RS_0x77cbdc1d2438;  2 drivers, strength-aware
v0x5fb70bee3940_0 .net8 "out", 0 0, RS_0x77cbdc1d2348;  alias, 2 drivers, strength-aware
S_0x5fb70bedefc0 .scope module, "and1" "and_gate" 4 209, 4 173 0, S_0x5fb70beded90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bedff30_0 .net "a", 0 0, L_0x5fb70bf0d370;  alias, 1 drivers
v0x5fb70bedffd0_0 .net8 "b", 0 0, RS_0x77cbdc1d2438;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d2498 .resolv tri, L_0x5fb70bf0bf00, L_0x5fb70bf0bfc0, L_0x5fb70bf0c0c0;
v0x5fb70bee00a0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d2498;  3 drivers, strength-aware
v0x5fb70bee01c0_0 .net8 "out", 0 0, RS_0x77cbdc1d25e8;  alias, 2 drivers, strength-aware
S_0x5fb70bedf230 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bedefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befe0d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0bf00 .functor PMOS 1, L_0x5fb70befe0d0, L_0x5fb70bf0d370, C4<0>, C4<0>;
L_0x5fb70bf0bfc0 .functor PMOS 1, L_0x5fb70befe0d0, RS_0x77cbdc1d2438, C4<0>, C4<0>;
L_0x5fb70befe030 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c050 .functor NMOS 1, L_0x5fb70befe030, RS_0x77cbdc1d2438, C4<0>, C4<0>;
L_0x5fb70bf0c0c0 .functor NMOS 1, L_0x5fb70bf0c050, L_0x5fb70bf0d370, C4<0>, C4<0>;
v0x5fb70bedf4a0_0 .net "a", 0 0, L_0x5fb70bf0d370;  alias, 1 drivers
v0x5fb70bedf580_0 .net8 "b", 0 0, RS_0x77cbdc1d2438;  alias, 2 drivers, strength-aware
v0x5fb70bedf640_0 .net8 "gnd", 0 0, L_0x5fb70befe030;  1 drivers, strength-aware
v0x5fb70bedf6e0_0 .net8 "out", 0 0, RS_0x77cbdc1d2498;  alias, 3 drivers, strength-aware
v0x5fb70bedf7a0_0 .net8 "out_in", 0 0, L_0x5fb70bf0c050;  1 drivers, strength-aware
v0x5fb70bedf8b0_0 .net8 "vdd", 0 0, L_0x5fb70befe0d0;  1 drivers, strength-aware
S_0x5fb70bedf9f0 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bedefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befe230 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c2d0 .functor PMOS 1, L_0x5fb70befe230, RS_0x77cbdc1d2498, C4<0>, C4<0>;
L_0x5fb70befe190 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c3b0 .functor NMOS 1, L_0x5fb70befe190, RS_0x77cbdc1d2498, C4<0>, C4<0>;
v0x5fb70bedfc10_0 .net8 "gnd", 0 0, L_0x5fb70befe190;  1 drivers, strength-aware
v0x5fb70bedfcf0_0 .net8 "in", 0 0, RS_0x77cbdc1d2498;  alias, 3 drivers, strength-aware
v0x5fb70bedfdb0_0 .net8 "out", 0 0, RS_0x77cbdc1d25e8;  alias, 2 drivers, strength-aware
v0x5fb70bedfe50_0 .net8 "vdd", 0 0, L_0x5fb70befe230;  1 drivers, strength-aware
S_0x5fb70bee0260 .scope module, "and2" "and_gate" 4 210, 4 173 0, S_0x5fb70beded90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee11f0_0 .net8 "a", 0 0, RS_0x77cbdc1d2738;  alias, 2 drivers, strength-aware
v0x5fb70bee12c0_0 .net "b", 0 0, L_0x5fb70bf0d410;  alias, 1 drivers
RS_0x77cbdc1d27c8 .resolv tri, L_0x5fb70bf0c490, L_0x5fb70bf0c550, L_0x5fb70bf0c760;
v0x5fb70bee1390_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d27c8;  3 drivers, strength-aware
v0x5fb70bee14b0_0 .net8 "out", 0 0, RS_0x77cbdc1d2918;  alias, 2 drivers, strength-aware
S_0x5fb70bee0490 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bee0260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befe390 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c490 .functor PMOS 1, L_0x5fb70befe390, RS_0x77cbdc1d2738, C4<0>, C4<0>;
L_0x5fb70bf0c550 .functor PMOS 1, L_0x5fb70befe390, L_0x5fb70bf0d410, C4<0>, C4<0>;
L_0x5fb70befe2f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c5e0 .functor NMOS 1, L_0x5fb70befe2f0, L_0x5fb70bf0d410, C4<0>, C4<0>;
L_0x5fb70bf0c760 .functor NMOS 1, L_0x5fb70bf0c5e0, RS_0x77cbdc1d2738, C4<0>, C4<0>;
v0x5fb70bee0700_0 .net8 "a", 0 0, RS_0x77cbdc1d2738;  alias, 2 drivers, strength-aware
v0x5fb70bee07e0_0 .net "b", 0 0, L_0x5fb70bf0d410;  alias, 1 drivers
v0x5fb70bee08a0_0 .net8 "gnd", 0 0, L_0x5fb70befe2f0;  1 drivers, strength-aware
v0x5fb70bee0970_0 .net8 "out", 0 0, RS_0x77cbdc1d27c8;  alias, 3 drivers, strength-aware
v0x5fb70bee0a30_0 .net8 "out_in", 0 0, L_0x5fb70bf0c5e0;  1 drivers, strength-aware
v0x5fb70bee0b40_0 .net8 "vdd", 0 0, L_0x5fb70befe390;  1 drivers, strength-aware
S_0x5fb70bee0c80 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bee0260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befe4f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c860 .functor PMOS 1, L_0x5fb70befe4f0, RS_0x77cbdc1d27c8, C4<0>, C4<0>;
L_0x5fb70befe450 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0c940 .functor NMOS 1, L_0x5fb70befe450, RS_0x77cbdc1d27c8, C4<0>, C4<0>;
v0x5fb70bee0ea0_0 .net8 "gnd", 0 0, L_0x5fb70befe450;  1 drivers, strength-aware
v0x5fb70bee0f80_0 .net8 "in", 0 0, RS_0x77cbdc1d27c8;  alias, 3 drivers, strength-aware
v0x5fb70bee1040_0 .net8 "out", 0 0, RS_0x77cbdc1d2918;  alias, 2 drivers, strength-aware
v0x5fb70bee1110_0 .net8 "vdd", 0 0, L_0x5fb70befe4f0;  1 drivers, strength-aware
S_0x5fb70bee1550 .scope module, "notA" "not_gate" 4 206, 4 161 0, S_0x5fb70beded90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befde10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0bc40 .functor PMOS 1, L_0x5fb70befde10, L_0x5fb70bf0d370, C4<0>, C4<0>;
L_0x5fb70befdd70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0bcd0 .functor NMOS 1, L_0x5fb70befdd70, L_0x5fb70bf0d370, C4<0>, C4<0>;
v0x5fb70bee17a0_0 .net8 "gnd", 0 0, L_0x5fb70befdd70;  1 drivers, strength-aware
v0x5fb70bee1860_0 .net "in", 0 0, L_0x5fb70bf0d370;  alias, 1 drivers
v0x5fb70bee1970_0 .net8 "out", 0 0, RS_0x77cbdc1d2738;  alias, 2 drivers, strength-aware
v0x5fb70bee1a60_0 .net8 "vdd", 0 0, L_0x5fb70befde10;  1 drivers, strength-aware
S_0x5fb70bee1b40 .scope module, "notB" "not_gate" 4 207, 4 161 0, S_0x5fb70beded90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befdf70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0bdb0 .functor PMOS 1, L_0x5fb70befdf70, L_0x5fb70bf0d410, C4<0>, C4<0>;
L_0x5fb70befded0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0be20 .functor NMOS 1, L_0x5fb70befded0, L_0x5fb70bf0d410, C4<0>, C4<0>;
v0x5fb70bee1d60_0 .net8 "gnd", 0 0, L_0x5fb70befded0;  1 drivers, strength-aware
v0x5fb70bee1e40_0 .net "in", 0 0, L_0x5fb70bf0d410;  alias, 1 drivers
v0x5fb70bee1f50_0 .net8 "out", 0 0, RS_0x77cbdc1d2438;  alias, 2 drivers, strength-aware
v0x5fb70bee2040_0 .net8 "vdd", 0 0, L_0x5fb70befdf70;  1 drivers, strength-aware
S_0x5fb70bee2120 .scope module, "or1" "or_gate" 4 212, 4 184 0, S_0x5fb70beded90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee30c0_0 .net8 "a", 0 0, RS_0x77cbdc1d25e8;  alias, 2 drivers, strength-aware
v0x5fb70bee3160_0 .net8 "b", 0 0, RS_0x77cbdc1d2918;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d2c18 .resolv tri, L_0x5fb70bf0cae0, L_0x5fb70bf0cba0, L_0x5fb70bf0cd20;
v0x5fb70bee3220_0 .net8 "nor_out", 0 0, RS_0x77cbdc1d2c18;  3 drivers, strength-aware
v0x5fb70bee3310_0 .net8 "out", 0 0, RS_0x77cbdc1d2348;  alias, 2 drivers, strength-aware
S_0x5fb70bee23a0 .scope module, "nor_gate" "nor_gate" 4 190, 4 129 0, S_0x5fb70bee2120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befe650 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0ca20 .functor PMOS 1, L_0x5fb70befe650, RS_0x77cbdc1d25e8, C4<0>, C4<0>;
L_0x5fb70bf0cae0 .functor PMOS 1, L_0x5fb70bf0ca20, RS_0x77cbdc1d2918, C4<0>, C4<0>;
L_0x5fb70befe5b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0cba0 .functor NMOS 1, L_0x5fb70befe5b0, RS_0x77cbdc1d25e8, C4<0>, C4<0>;
L_0x5fb70bf0cd20 .functor NMOS 1, L_0x5fb70befe5b0, RS_0x77cbdc1d2918, C4<0>, C4<0>;
v0x5fb70bee2610_0 .net8 "a", 0 0, RS_0x77cbdc1d25e8;  alias, 2 drivers, strength-aware
v0x5fb70bee2720_0 .net8 "b", 0 0, RS_0x77cbdc1d2918;  alias, 2 drivers, strength-aware
v0x5fb70bee2830_0 .net8 "gnd", 0 0, L_0x5fb70befe5b0;  1 drivers, strength-aware
v0x5fb70bee28d0_0 .net8 "out", 0 0, RS_0x77cbdc1d2c18;  alias, 3 drivers, strength-aware
v0x5fb70bee2970_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf0ca20;  1 drivers, strength-aware
v0x5fb70bee2a80_0 .net8 "vdd", 0 0, L_0x5fb70befe650;  1 drivers, strength-aware
S_0x5fb70bee2bc0 .scope module, "not_gate" "not_gate" 4 191, 4 161 0, S_0x5fb70bee2120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befe7b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0cf00 .functor PMOS 1, L_0x5fb70befe7b0, RS_0x77cbdc1d2c18, C4<0>, C4<0>;
L_0x5fb70befe710 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0cfe0 .functor NMOS 1, L_0x5fb70befe710, RS_0x77cbdc1d2c18, C4<0>, C4<0>;
v0x5fb70bee2de0_0 .net8 "gnd", 0 0, L_0x5fb70befe710;  1 drivers, strength-aware
v0x5fb70bee2ec0_0 .net8 "in", 0 0, RS_0x77cbdc1d2c18;  alias, 3 drivers, strength-aware
v0x5fb70bee2f80_0 .net8 "out", 0 0, RS_0x77cbdc1d2348;  alias, 2 drivers, strength-aware
v0x5fb70bee3020_0 .net8 "vdd", 0 0, L_0x5fb70befe7b0;  1 drivers, strength-aware
S_0x5fb70bee3eb0 .scope module, "out0" "not_gate" 4 121, 4 161 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70beff150 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e640 .functor PMOS 1, L_0x5fb70beff150, RS_0x77cbdc1d1538, C4<0>, C4<0>;
L_0x5fb70beff0b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e700 .functor NMOS 1, L_0x5fb70beff0b0, RS_0x77cbdc1d1538, C4<0>, C4<0>;
v0x5fb70bee4080_0 .net8 "gnd", 0 0, L_0x5fb70beff0b0;  1 drivers, strength-aware
v0x5fb70bee4160_0 .net8 "in", 0 0, RS_0x77cbdc1d1538;  alias, 2 drivers, strength-aware
v0x5fb70bee4220_0 .net8 "out", 0 0, RS_0x77cbdc1d2fd8;  2 drivers, strength-aware
v0x5fb70bee42c0_0 .net8 "vdd", 0 0, L_0x5fb70beff150;  1 drivers, strength-aware
S_0x5fb70bee43c0 .scope module, "out1" "and_gate" 4 122, 4 173 0, S_0x5fb70bed5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee5250_0 .net "a", 0 0, L_0x5fb70bf0ed80;  1 drivers
v0x5fb70bee5320_0 .net "b", 0 0, L_0x5fb70bf0ee20;  1 drivers
RS_0x77cbdc1d3128 .resolv tri, L_0x5fb70bf0e810, L_0x5fb70bf0e920, L_0x5fb70bf0ea70;
v0x5fb70bee53f0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d3128;  3 drivers, strength-aware
v0x5fb70bee5510_0 .net8 "out", 0 0, RS_0x77cbdc1d3278;  2 drivers, strength-aware
S_0x5fb70bee4550 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bee43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70beff2b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e810 .functor PMOS 1, L_0x5fb70beff2b0, L_0x5fb70bf0ed80, C4<0>, C4<0>;
L_0x5fb70bf0e920 .functor PMOS 1, L_0x5fb70beff2b0, L_0x5fb70bf0ee20, C4<0>, C4<0>;
L_0x5fb70beff210 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0e9b0 .functor NMOS 1, L_0x5fb70beff210, L_0x5fb70bf0ee20, C4<0>, C4<0>;
L_0x5fb70bf0ea70 .functor NMOS 1, L_0x5fb70bf0e9b0, L_0x5fb70bf0ed80, C4<0>, C4<0>;
v0x5fb70bee47c0_0 .net "a", 0 0, L_0x5fb70bf0ed80;  alias, 1 drivers
v0x5fb70bee48a0_0 .net "b", 0 0, L_0x5fb70bf0ee20;  alias, 1 drivers
v0x5fb70bee4960_0 .net8 "gnd", 0 0, L_0x5fb70beff210;  1 drivers, strength-aware
v0x5fb70bee4a00_0 .net8 "out", 0 0, RS_0x77cbdc1d3128;  alias, 3 drivers, strength-aware
v0x5fb70bee4ac0_0 .net8 "out_in", 0 0, L_0x5fb70bf0e9b0;  1 drivers, strength-aware
v0x5fb70bee4bd0_0 .net8 "vdd", 0 0, L_0x5fb70beff2b0;  1 drivers, strength-aware
S_0x5fb70bee4d10 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bee43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70beff410 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0eb70 .functor PMOS 1, L_0x5fb70beff410, RS_0x77cbdc1d3128, C4<0>, C4<0>;
L_0x5fb70beff370 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf0eca0 .functor NMOS 1, L_0x5fb70beff370, RS_0x77cbdc1d3128, C4<0>, C4<0>;
v0x5fb70bee4f30_0 .net8 "gnd", 0 0, L_0x5fb70beff370;  1 drivers, strength-aware
v0x5fb70bee5010_0 .net8 "in", 0 0, RS_0x77cbdc1d3128;  alias, 3 drivers, strength-aware
v0x5fb70bee50d0_0 .net8 "out", 0 0, RS_0x77cbdc1d3278;  alias, 2 drivers, strength-aware
v0x5fb70bee5170_0 .net8 "vdd", 0 0, L_0x5fb70beff410;  1 drivers, strength-aware
S_0x5fb70bee5d90 .scope module, "max_to_test" "ternary_max" 3 25, 4 33 0, S_0x5fb70be92cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0x5fb70beee090_0 .net "a", 1 0, v0x5fb70bef7eb0_0;  alias, 1 drivers
RS_0x77cbdc1d3518 .resolv tri, L_0x5fb70bf03a20, L_0x5fb70bf03b20, L_0x5fb70bf03c30;
v0x5fb70beee1a0_0 .net8 "aMinus", 0 0, RS_0x77cbdc1d3518;  3 drivers, strength-aware
RS_0x77cbdc1d3818 .resolv tri, L_0x5fb70bf03080, L_0x5fb70bf03160;
v0x5fb70beee260_0 .net8 "aPlus", 0 0, RS_0x77cbdc1d3818;  2 drivers, strength-aware
v0x5fb70beee390_0 .net "b", 1 0, v0x5fb70bef80e0_0;  alias, 1 drivers
RS_0x77cbdc1d39f8 .resolv tri, L_0x5fb70bf03f70, L_0x5fb70bf04070, L_0x5fb70bf04180;
v0x5fb70beee430_0 .net8 "bMinus", 0 0, RS_0x77cbdc1d39f8;  3 drivers, strength-aware
RS_0x77cbdc1d3cf8 .resolv tri, L_0x5fb70bf036c0, L_0x5fb70bf037a0;
v0x5fb70beee520_0 .net8 "bPlus", 0 0, RS_0x77cbdc1d3cf8;  2 drivers, strength-aware
RS_0x77cbdc1d3668 .resolv tri, L_0x5fb70bf027e0, L_0x5fb70bf02900;
v0x5fb70beee650_0 .net8 "invA0", 0 0, RS_0x77cbdc1d3668;  2 drivers, strength-aware
RS_0x77cbdc1d3b48 .resolv tri, L_0x5fb70bf02a10, L_0x5fb70bf02b30;
v0x5fb70beee6f0_0 .net8 "invB0", 0 0, RS_0x77cbdc1d3b48;  2 drivers, strength-aware
v0x5fb70beee790_0 .net "out", 1 0, L_0x5fb70bf05a90;  alias, 1 drivers
RS_0x77cbdc1d4058 .resolv tri, L_0x5fb70bf04960, L_0x5fb70bf049f0;
v0x5fb70beee8e0_0 .net8 "outMinus", 0 0, RS_0x77cbdc1d4058;  2 drivers, strength-aware
RS_0x77cbdc1d4028 .resolv tri, L_0x5fb70bf04fb0, L_0x5fb70bf051a0;
v0x5fb70beee980_0 .net8 "outPlus", 0 0, RS_0x77cbdc1d4028;  2 drivers, strength-aware
L_0x5fb70bf02970 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf02c40 .part v0x5fb70bef80e0_0, 0, 1;
L_0x5fb70bf03240 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf03880 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf03d30 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf03dd0 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf04280 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf04320 .part v0x5fb70bef80e0_0, 0, 1;
RS_0x77cbdc1d40b8 .resolv tri, L_0x5fb70bf05810, L_0x5fb70bf058d0, L_0x5fb70bf059e0;
RS_0x77cbdc1d4358 .resolv tri, L_0x5fb70bf05540, L_0x5fb70bf05670;
L_0x5fb70bf05a90 .concat8 [ 1 1 0 0], RS_0x77cbdc1d40b8, RS_0x77cbdc1d4358;
S_0x5fb70bee5f20 .scope module, "isAMinus" "nor_gate" 4 53, 4 129 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befa870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf039b0 .functor PMOS 1, L_0x5fb70befa870, L_0x5fb70bf03d30, C4<0>, C4<0>;
L_0x5fb70bf03a20 .functor PMOS 1, L_0x5fb70bf039b0, L_0x5fb70bf03dd0, C4<0>, C4<0>;
L_0x5fb70befa7d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf03b20 .functor NMOS 1, L_0x5fb70befa7d0, L_0x5fb70bf03d30, C4<0>, C4<0>;
L_0x5fb70bf03c30 .functor NMOS 1, L_0x5fb70befa7d0, L_0x5fb70bf03dd0, C4<0>, C4<0>;
v0x5fb70bee6170_0 .net "a", 0 0, L_0x5fb70bf03d30;  1 drivers
v0x5fb70bee6250_0 .net "b", 0 0, L_0x5fb70bf03dd0;  1 drivers
v0x5fb70bee6310_0 .net8 "gnd", 0 0, L_0x5fb70befa7d0;  1 drivers, strength-aware
v0x5fb70bee63e0_0 .net8 "out", 0 0, RS_0x77cbdc1d3518;  alias, 3 drivers, strength-aware
v0x5fb70bee64a0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf039b0;  1 drivers, strength-aware
v0x5fb70bee65b0_0 .net8 "vdd", 0 0, L_0x5fb70befa870;  1 drivers, strength-aware
S_0x5fb70bee66f0 .scope module, "isAPlus" "and_gate" 4 50, 4 173 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee7650_0 .net "a", 0 0, L_0x5fb70bf03240;  1 drivers
v0x5fb70bee7720_0 .net8 "b", 0 0, RS_0x77cbdc1d3668;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d36c8 .resolv tri, L_0x5fb70bf02ce0, L_0x5fb70bf02df0, L_0x5fb70bf02f80;
v0x5fb70bee77f0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d36c8;  3 drivers, strength-aware
v0x5fb70bee7910_0 .net8 "out", 0 0, RS_0x77cbdc1d3818;  alias, 2 drivers, strength-aware
S_0x5fb70bee6920 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bee66f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befa2f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02ce0 .functor PMOS 1, L_0x5fb70befa2f0, L_0x5fb70bf03240, C4<0>, C4<0>;
L_0x5fb70bf02df0 .functor PMOS 1, L_0x5fb70befa2f0, RS_0x77cbdc1d3668, C4<0>, C4<0>;
L_0x5fb70befa250 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02f10 .functor NMOS 1, L_0x5fb70befa250, RS_0x77cbdc1d3668, C4<0>, C4<0>;
L_0x5fb70bf02f80 .functor NMOS 1, L_0x5fb70bf02f10, L_0x5fb70bf03240, C4<0>, C4<0>;
v0x5fb70bee6b90_0 .net "a", 0 0, L_0x5fb70bf03240;  alias, 1 drivers
v0x5fb70bee6c70_0 .net8 "b", 0 0, RS_0x77cbdc1d3668;  alias, 2 drivers, strength-aware
v0x5fb70bee6d30_0 .net8 "gnd", 0 0, L_0x5fb70befa250;  1 drivers, strength-aware
v0x5fb70bee6dd0_0 .net8 "out", 0 0, RS_0x77cbdc1d36c8;  alias, 3 drivers, strength-aware
v0x5fb70bee6e90_0 .net8 "out_in", 0 0, L_0x5fb70bf02f10;  1 drivers, strength-aware
v0x5fb70bee6fa0_0 .net8 "vdd", 0 0, L_0x5fb70befa2f0;  1 drivers, strength-aware
S_0x5fb70bee70e0 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bee66f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befa450 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf03080 .functor PMOS 1, L_0x5fb70befa450, RS_0x77cbdc1d36c8, C4<0>, C4<0>;
L_0x5fb70befa3b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf03160 .functor NMOS 1, L_0x5fb70befa3b0, RS_0x77cbdc1d36c8, C4<0>, C4<0>;
v0x5fb70bee7300_0 .net8 "gnd", 0 0, L_0x5fb70befa3b0;  1 drivers, strength-aware
v0x5fb70bee73e0_0 .net8 "in", 0 0, RS_0x77cbdc1d36c8;  alias, 3 drivers, strength-aware
v0x5fb70bee74a0_0 .net8 "out", 0 0, RS_0x77cbdc1d3818;  alias, 2 drivers, strength-aware
v0x5fb70bee7570_0 .net8 "vdd", 0 0, L_0x5fb70befa450;  1 drivers, strength-aware
S_0x5fb70bee79b0 .scope module, "isBMinus" "nor_gate" 4 54, 4 129 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befa9d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf03eb0 .functor PMOS 1, L_0x5fb70befa9d0, L_0x5fb70bf04280, C4<0>, C4<0>;
L_0x5fb70bf03f70 .functor PMOS 1, L_0x5fb70bf03eb0, L_0x5fb70bf04320, C4<0>, C4<0>;
L_0x5fb70befa930 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf04070 .functor NMOS 1, L_0x5fb70befa930, L_0x5fb70bf04280, C4<0>, C4<0>;
L_0x5fb70bf04180 .functor NMOS 1, L_0x5fb70befa930, L_0x5fb70bf04320, C4<0>, C4<0>;
v0x5fb70bee7c10_0 .net "a", 0 0, L_0x5fb70bf04280;  1 drivers
v0x5fb70bee7cd0_0 .net "b", 0 0, L_0x5fb70bf04320;  1 drivers
v0x5fb70bee7d90_0 .net8 "gnd", 0 0, L_0x5fb70befa930;  1 drivers, strength-aware
v0x5fb70bee7e60_0 .net8 "out", 0 0, RS_0x77cbdc1d39f8;  alias, 3 drivers, strength-aware
v0x5fb70bee7f20_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf03eb0;  1 drivers, strength-aware
v0x5fb70bee8030_0 .net8 "vdd", 0 0, L_0x5fb70befa9d0;  1 drivers, strength-aware
S_0x5fb70bee8170 .scope module, "isBPlus" "and_gate" 4 51, 4 173 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bee90d0_0 .net "a", 0 0, L_0x5fb70bf03880;  1 drivers
v0x5fb70bee91a0_0 .net8 "b", 0 0, RS_0x77cbdc1d3b48;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d3ba8 .resolv tri, L_0x5fb70bf03370, L_0x5fb70bf03430, L_0x5fb70bf035c0;
v0x5fb70bee9270_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d3ba8;  3 drivers, strength-aware
v0x5fb70bee9390_0 .net8 "out", 0 0, RS_0x77cbdc1d3cf8;  alias, 2 drivers, strength-aware
S_0x5fb70bee83a0 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bee8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befa5b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf03370 .functor PMOS 1, L_0x5fb70befa5b0, L_0x5fb70bf03880, C4<0>, C4<0>;
L_0x5fb70bf03430 .functor PMOS 1, L_0x5fb70befa5b0, RS_0x77cbdc1d3b48, C4<0>, C4<0>;
L_0x5fb70befa510 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf03550 .functor NMOS 1, L_0x5fb70befa510, RS_0x77cbdc1d3b48, C4<0>, C4<0>;
L_0x5fb70bf035c0 .functor NMOS 1, L_0x5fb70bf03550, L_0x5fb70bf03880, C4<0>, C4<0>;
v0x5fb70bee8610_0 .net "a", 0 0, L_0x5fb70bf03880;  alias, 1 drivers
v0x5fb70bee86f0_0 .net8 "b", 0 0, RS_0x77cbdc1d3b48;  alias, 2 drivers, strength-aware
v0x5fb70bee87b0_0 .net8 "gnd", 0 0, L_0x5fb70befa510;  1 drivers, strength-aware
v0x5fb70bee8850_0 .net8 "out", 0 0, RS_0x77cbdc1d3ba8;  alias, 3 drivers, strength-aware
v0x5fb70bee8910_0 .net8 "out_in", 0 0, L_0x5fb70bf03550;  1 drivers, strength-aware
v0x5fb70bee8a20_0 .net8 "vdd", 0 0, L_0x5fb70befa5b0;  1 drivers, strength-aware
S_0x5fb70bee8b60 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bee8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befa710 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf036c0 .functor PMOS 1, L_0x5fb70befa710, RS_0x77cbdc1d3ba8, C4<0>, C4<0>;
L_0x5fb70befa670 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf037a0 .functor NMOS 1, L_0x5fb70befa670, RS_0x77cbdc1d3ba8, C4<0>, C4<0>;
v0x5fb70bee8d80_0 .net8 "gnd", 0 0, L_0x5fb70befa670;  1 drivers, strength-aware
v0x5fb70bee8e60_0 .net8 "in", 0 0, RS_0x77cbdc1d3ba8;  alias, 3 drivers, strength-aware
v0x5fb70bee8f20_0 .net8 "out", 0 0, RS_0x77cbdc1d3cf8;  alias, 2 drivers, strength-aware
v0x5fb70bee8ff0_0 .net8 "vdd", 0 0, L_0x5fb70befa710;  1 drivers, strength-aware
S_0x5fb70bee9430 .scope module, "ngA0" "not_gate" 4 47, 4 161 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befa030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf027e0 .functor PMOS 1, L_0x5fb70befa030, L_0x5fb70bf02970, C4<0>, C4<0>;
L_0x5fb70bef9f90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02900 .functor NMOS 1, L_0x5fb70bef9f90, L_0x5fb70bf02970, C4<0>, C4<0>;
v0x5fb70bee96a0_0 .net8 "gnd", 0 0, L_0x5fb70bef9f90;  1 drivers, strength-aware
v0x5fb70bee9780_0 .net "in", 0 0, L_0x5fb70bf02970;  1 drivers
v0x5fb70bee9840_0 .net8 "out", 0 0, RS_0x77cbdc1d3668;  alias, 2 drivers, strength-aware
v0x5fb70bee9930_0 .net8 "vdd", 0 0, L_0x5fb70befa030;  1 drivers, strength-aware
S_0x5fb70bee9a30 .scope module, "ngB0" "not_gate" 4 48, 4 161 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befa190 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02a10 .functor PMOS 1, L_0x5fb70befa190, L_0x5fb70bf02c40, C4<0>, C4<0>;
L_0x5fb70befa0f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02b30 .functor NMOS 1, L_0x5fb70befa0f0, L_0x5fb70bf02c40, C4<0>, C4<0>;
v0x5fb70bee9c50_0 .net8 "gnd", 0 0, L_0x5fb70befa0f0;  1 drivers, strength-aware
v0x5fb70bee9d30_0 .net "in", 0 0, L_0x5fb70bf02c40;  1 drivers
v0x5fb70bee9df0_0 .net8 "out", 0 0, RS_0x77cbdc1d3b48;  alias, 2 drivers, strength-aware
v0x5fb70bee9ee0_0 .net8 "vdd", 0 0, L_0x5fb70befa190;  1 drivers, strength-aware
S_0x5fb70bee9fe0 .scope module, "out0" "nor_gate" 4 60, 4 129 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befb370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05750 .functor PMOS 1, L_0x5fb70befb370, RS_0x77cbdc1d4028, C4<0>, C4<0>;
L_0x5fb70bf05810 .functor PMOS 1, L_0x5fb70bf05750, RS_0x77cbdc1d4058, C4<0>, C4<0>;
L_0x5fb70befb2d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf058d0 .functor NMOS 1, L_0x5fb70befb2d0, RS_0x77cbdc1d4028, C4<0>, C4<0>;
L_0x5fb70bf059e0 .functor NMOS 1, L_0x5fb70befb2d0, RS_0x77cbdc1d4058, C4<0>, C4<0>;
v0x5fb70beea210_0 .net8 "a", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
v0x5fb70beea2f0_0 .net8 "b", 0 0, RS_0x77cbdc1d4058;  alias, 2 drivers, strength-aware
v0x5fb70beea3b0_0 .net8 "gnd", 0 0, L_0x5fb70befb2d0;  1 drivers, strength-aware
v0x5fb70beea450_0 .net8 "out", 0 0, RS_0x77cbdc1d40b8;  3 drivers, strength-aware
v0x5fb70beea510_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf05750;  1 drivers, strength-aware
v0x5fb70beea620_0 .net8 "vdd", 0 0, L_0x5fb70befb370;  1 drivers, strength-aware
S_0x5fb70beea760 .scope module, "out1" "and_gate" 4 59, 4 173 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70beeb6b0_0 .net8 "a", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
v0x5fb70beeb750_0 .net8 "b", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d4208 .resolv tri, L_0x5fb70bf05280, L_0x5fb70bf05340, L_0x5fb70bf05440;
v0x5fb70beeb8a0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d4208;  3 drivers, strength-aware
v0x5fb70beeb970_0 .net8 "out", 0 0, RS_0x77cbdc1d4358;  2 drivers, strength-aware
S_0x5fb70beea990 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70beea760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befb0b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05280 .functor PMOS 1, L_0x5fb70befb0b0, RS_0x77cbdc1d4028, C4<0>, C4<0>;
L_0x5fb70bf05340 .functor PMOS 1, L_0x5fb70befb0b0, RS_0x77cbdc1d4028, C4<0>, C4<0>;
L_0x5fb70befb010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf053d0 .functor NMOS 1, L_0x5fb70befb010, RS_0x77cbdc1d4028, C4<0>, C4<0>;
L_0x5fb70bf05440 .functor NMOS 1, L_0x5fb70bf053d0, RS_0x77cbdc1d4028, C4<0>, C4<0>;
v0x5fb70beeac00_0 .net8 "a", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
v0x5fb70beeacc0_0 .net8 "b", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
v0x5fb70beeadb0_0 .net8 "gnd", 0 0, L_0x5fb70befb010;  1 drivers, strength-aware
v0x5fb70beeae50_0 .net8 "out", 0 0, RS_0x77cbdc1d4208;  alias, 3 drivers, strength-aware
v0x5fb70beeaef0_0 .net8 "out_in", 0 0, L_0x5fb70bf053d0;  1 drivers, strength-aware
v0x5fb70beeb000_0 .net8 "vdd", 0 0, L_0x5fb70befb0b0;  1 drivers, strength-aware
S_0x5fb70beeb140 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70beea760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befb210 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05540 .functor PMOS 1, L_0x5fb70befb210, RS_0x77cbdc1d4208, C4<0>, C4<0>;
L_0x5fb70befb170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf05670 .functor NMOS 1, L_0x5fb70befb170, RS_0x77cbdc1d4208, C4<0>, C4<0>;
v0x5fb70beeb360_0 .net8 "gnd", 0 0, L_0x5fb70befb170;  1 drivers, strength-aware
v0x5fb70beeb440_0 .net8 "in", 0 0, RS_0x77cbdc1d4208;  alias, 3 drivers, strength-aware
v0x5fb70beeb500_0 .net8 "out", 0 0, RS_0x77cbdc1d4358;  alias, 2 drivers, strength-aware
v0x5fb70beeb5d0_0 .net8 "vdd", 0 0, L_0x5fb70befb210;  1 drivers, strength-aware
S_0x5fb70beeba30 .scope module, "outM" "and_gate" 4 56, 4 173 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70beec9d0_0 .net8 "a", 0 0, RS_0x77cbdc1d3518;  alias, 3 drivers, strength-aware
v0x5fb70beecac0_0 .net8 "b", 0 0, RS_0x77cbdc1d39f8;  alias, 3 drivers, strength-aware
RS_0x77cbdc1d44d8 .resolv tri, L_0x5fb70bf04410, L_0x5fb70bf044d0, L_0x5fb70bf04750;
v0x5fb70beecbd0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d44d8;  3 drivers, strength-aware
v0x5fb70beeccc0_0 .net8 "out", 0 0, RS_0x77cbdc1d4058;  alias, 2 drivers, strength-aware
S_0x5fb70beebca0 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70beeba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befab30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf04410 .functor PMOS 1, L_0x5fb70befab30, RS_0x77cbdc1d3518, C4<0>, C4<0>;
L_0x5fb70bf044d0 .functor PMOS 1, L_0x5fb70befab30, RS_0x77cbdc1d39f8, C4<0>, C4<0>;
L_0x5fb70befaa90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf045d0 .functor NMOS 1, L_0x5fb70befaa90, RS_0x77cbdc1d39f8, C4<0>, C4<0>;
L_0x5fb70bf04750 .functor NMOS 1, L_0x5fb70bf045d0, RS_0x77cbdc1d3518, C4<0>, C4<0>;
v0x5fb70beebf10_0 .net8 "a", 0 0, RS_0x77cbdc1d3518;  alias, 3 drivers, strength-aware
v0x5fb70beec000_0 .net8 "b", 0 0, RS_0x77cbdc1d39f8;  alias, 3 drivers, strength-aware
v0x5fb70beec0d0_0 .net8 "gnd", 0 0, L_0x5fb70befaa90;  1 drivers, strength-aware
v0x5fb70beec1a0_0 .net8 "out", 0 0, RS_0x77cbdc1d44d8;  alias, 3 drivers, strength-aware
v0x5fb70beec240_0 .net8 "out_in", 0 0, L_0x5fb70bf045d0;  1 drivers, strength-aware
v0x5fb70beec330_0 .net8 "vdd", 0 0, L_0x5fb70befab30;  1 drivers, strength-aware
S_0x5fb70beec470 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70beeba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befac90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf04960 .functor PMOS 1, L_0x5fb70befac90, RS_0x77cbdc1d44d8, C4<0>, C4<0>;
L_0x5fb70befabf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf049f0 .functor NMOS 1, L_0x5fb70befabf0, RS_0x77cbdc1d44d8, C4<0>, C4<0>;
v0x5fb70beec690_0 .net8 "gnd", 0 0, L_0x5fb70befabf0;  1 drivers, strength-aware
v0x5fb70beec770_0 .net8 "in", 0 0, RS_0x77cbdc1d44d8;  alias, 3 drivers, strength-aware
v0x5fb70beec830_0 .net8 "out", 0 0, RS_0x77cbdc1d4058;  alias, 2 drivers, strength-aware
v0x5fb70beec930_0 .net8 "vdd", 0 0, L_0x5fb70befac90;  1 drivers, strength-aware
S_0x5fb70beecdf0 .scope module, "outP" "or_gate" 4 58, 4 184 0, S_0x5fb70bee5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70beedd60_0 .net8 "a", 0 0, RS_0x77cbdc1d3818;  alias, 2 drivers, strength-aware
v0x5fb70beede00_0 .net8 "b", 0 0, RS_0x77cbdc1d3cf8;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d4778 .resolv tri, L_0x5fb70bf04b90, L_0x5fb70bf04c50, L_0x5fb70bf04dd0;
v0x5fb70beedec0_0 .net8 "nor_out", 0 0, RS_0x77cbdc1d4778;  3 drivers, strength-aware
v0x5fb70beedfb0_0 .net8 "out", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
S_0x5fb70beed020 .scope module, "nor_gate" "nor_gate" 4 190, 4 129 0, S_0x5fb70beecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70befadf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf04ad0 .functor PMOS 1, L_0x5fb70befadf0, RS_0x77cbdc1d3818, C4<0>, C4<0>;
L_0x5fb70bf04b90 .functor PMOS 1, L_0x5fb70bf04ad0, RS_0x77cbdc1d3cf8, C4<0>, C4<0>;
L_0x5fb70befad50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf04c50 .functor NMOS 1, L_0x5fb70befad50, RS_0x77cbdc1d3818, C4<0>, C4<0>;
L_0x5fb70bf04dd0 .functor NMOS 1, L_0x5fb70befad50, RS_0x77cbdc1d3cf8, C4<0>, C4<0>;
v0x5fb70beed290_0 .net8 "a", 0 0, RS_0x77cbdc1d3818;  alias, 2 drivers, strength-aware
v0x5fb70beed3a0_0 .net8 "b", 0 0, RS_0x77cbdc1d3cf8;  alias, 2 drivers, strength-aware
v0x5fb70beed4b0_0 .net8 "gnd", 0 0, L_0x5fb70befad50;  1 drivers, strength-aware
v0x5fb70beed550_0 .net8 "out", 0 0, RS_0x77cbdc1d4778;  alias, 3 drivers, strength-aware
v0x5fb70beed5f0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf04ad0;  1 drivers, strength-aware
v0x5fb70beed700_0 .net8 "vdd", 0 0, L_0x5fb70befadf0;  1 drivers, strength-aware
S_0x5fb70beed840 .scope module, "not_gate" "not_gate" 4 191, 4 161 0, S_0x5fb70beecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70befaf50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf04fb0 .functor PMOS 1, L_0x5fb70befaf50, RS_0x77cbdc1d4778, C4<0>, C4<0>;
L_0x5fb70befaeb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf051a0 .functor NMOS 1, L_0x5fb70befaeb0, RS_0x77cbdc1d4778, C4<0>, C4<0>;
v0x5fb70beeda60_0 .net8 "gnd", 0 0, L_0x5fb70befaeb0;  1 drivers, strength-aware
v0x5fb70beedb40_0 .net8 "in", 0 0, RS_0x77cbdc1d4778;  alias, 3 drivers, strength-aware
v0x5fb70beedc00_0 .net8 "out", 0 0, RS_0x77cbdc1d4028;  alias, 2 drivers, strength-aware
v0x5fb70beedca0_0 .net8 "vdd", 0 0, L_0x5fb70befaf50;  1 drivers, strength-aware
S_0x5fb70beeeaa0 .scope module, "min_to_test" "ternary_min" 3 24, 4 1 0, S_0x5fb70be92cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "out";
v0x5fb70bef6cd0_0 .net "a", 1 0, v0x5fb70bef7eb0_0;  alias, 1 drivers
RS_0x77cbdc1d4b38 .resolv tri, L_0x5fb70bf007d0, L_0x5fb70bf008d0, L_0x5fb70bf009e0;
v0x5fb70bef6d90_0 .net8 "aMinus", 0 0, RS_0x77cbdc1d4b38;  3 drivers, strength-aware
RS_0x77cbdc1d4e38 .resolv tri, L_0x5fb70beffe30, L_0x5fb70befff10;
v0x5fb70bef6e50_0 .net8 "aPlus", 0 0, RS_0x77cbdc1d4e38;  2 drivers, strength-aware
v0x5fb70bef6f80_0 .net "b", 1 0, v0x5fb70bef80e0_0;  alias, 1 drivers
RS_0x77cbdc1d5018 .resolv tri, L_0x5fb70bf00d20, L_0x5fb70bf00d90, L_0x5fb70bf00ea0;
v0x5fb70bef7020_0 .net8 "bMinus", 0 0, RS_0x77cbdc1d5018;  3 drivers, strength-aware
RS_0x77cbdc1d5318 .resolv tri, L_0x5fb70bf00470, L_0x5fb70bf00550;
v0x5fb70bef70c0_0 .net8 "bPlus", 0 0, RS_0x77cbdc1d5318;  2 drivers, strength-aware
RS_0x77cbdc1d4c88 .resolv tri, L_0x5fb70beff4d0, L_0x5fb70beff5d0;
v0x5fb70bef71f0_0 .net8 "invA0", 0 0, RS_0x77cbdc1d4c88;  2 drivers, strength-aware
RS_0x77cbdc1d5168 .resolv tri, L_0x5fb70beff760, L_0x5fb70beff880;
v0x5fb70bef7290_0 .net8 "invB0", 0 0, RS_0x77cbdc1d5168;  2 drivers, strength-aware
v0x5fb70bef7330_0 .net "out", 1 0, L_0x5fb70bf02720;  alias, 1 drivers
RS_0x77cbdc1d5678 .resolv tri, L_0x5fb70bf015f0, L_0x5fb70bf01680;
v0x5fb70bef7480_0 .net8 "outMinus", 0 0, RS_0x77cbdc1d5678;  2 drivers, strength-aware
RS_0x77cbdc1d5648 .resolv tri, L_0x5fb70bf01c40, L_0x5fb70bf01e30;
v0x5fb70bef7520_0 .net8 "outPlus", 0 0, RS_0x77cbdc1d5648;  2 drivers, strength-aware
L_0x5fb70beff6c0 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70beff9c0 .part v0x5fb70bef80e0_0, 0, 1;
L_0x5fb70beffff0 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf00630 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf00ae0 .part v0x5fb70bef7eb0_0, 1, 1;
L_0x5fb70bf00b80 .part v0x5fb70bef7eb0_0, 0, 1;
L_0x5fb70bf00fa0 .part v0x5fb70bef80e0_0, 1, 1;
L_0x5fb70bf01040 .part v0x5fb70bef80e0_0, 0, 1;
RS_0x77cbdc1d56d8 .resolv tri, L_0x5fb70bf024a0, L_0x5fb70bf02560, L_0x5fb70bf02670;
RS_0x77cbdc1d5978 .resolv tri, L_0x5fb70bf021d0, L_0x5fb70bf02300;
L_0x5fb70bf02720 .concat8 [ 1 1 0 0], RS_0x77cbdc1d56d8, RS_0x77cbdc1d5978;
S_0x5fb70beeec30 .scope module, "isAMinus" "nor_gate" 4 21, 4 129 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef93d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00760 .functor PMOS 1, L_0x5fb70bef93d0, L_0x5fb70bf00ae0, C4<0>, C4<0>;
L_0x5fb70bf007d0 .functor PMOS 1, L_0x5fb70bf00760, L_0x5fb70bf00b80, C4<0>, C4<0>;
L_0x5fb70bef9330 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf008d0 .functor NMOS 1, L_0x5fb70bef9330, L_0x5fb70bf00ae0, C4<0>, C4<0>;
L_0x5fb70bf009e0 .functor NMOS 1, L_0x5fb70bef9330, L_0x5fb70bf00b80, C4<0>, C4<0>;
v0x5fb70beeeea0_0 .net "a", 0 0, L_0x5fb70bf00ae0;  1 drivers
v0x5fb70beeef80_0 .net "b", 0 0, L_0x5fb70bf00b80;  1 drivers
v0x5fb70beef040_0 .net8 "gnd", 0 0, L_0x5fb70bef9330;  1 drivers, strength-aware
v0x5fb70beef0e0_0 .net8 "out", 0 0, RS_0x77cbdc1d4b38;  alias, 3 drivers, strength-aware
v0x5fb70beef1a0_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf00760;  1 drivers, strength-aware
v0x5fb70beef2b0_0 .net8 "vdd", 0 0, L_0x5fb70bef93d0;  1 drivers, strength-aware
S_0x5fb70beef3f0 .scope module, "isAPlus" "and_gate" 4 18, 4 173 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bef0320_0 .net "a", 0 0, L_0x5fb70beffff0;  1 drivers
v0x5fb70bef03c0_0 .net8 "b", 0 0, RS_0x77cbdc1d4c88;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d4ce8 .resolv tri, L_0x5fb70beffa60, L_0x5fb70beffb70, L_0x5fb70beffd30;
v0x5fb70bef0460_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d4ce8;  3 drivers, strength-aware
v0x5fb70bef0550_0 .net8 "out", 0 0, RS_0x77cbdc1d4e38;  alias, 2 drivers, strength-aware
S_0x5fb70beef620 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70beef3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef8e50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beffa60 .functor PMOS 1, L_0x5fb70bef8e50, L_0x5fb70beffff0, C4<0>, C4<0>;
L_0x5fb70beffb70 .functor PMOS 1, L_0x5fb70bef8e50, RS_0x77cbdc1d4c88, C4<0>, C4<0>;
L_0x5fb70bef8db0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beffcc0 .functor NMOS 1, L_0x5fb70bef8db0, RS_0x77cbdc1d4c88, C4<0>, C4<0>;
L_0x5fb70beffd30 .functor NMOS 1, L_0x5fb70beffcc0, L_0x5fb70beffff0, C4<0>, C4<0>;
v0x5fb70beef890_0 .net "a", 0 0, L_0x5fb70beffff0;  alias, 1 drivers
v0x5fb70beef970_0 .net8 "b", 0 0, RS_0x77cbdc1d4c88;  alias, 2 drivers, strength-aware
v0x5fb70beefa30_0 .net8 "gnd", 0 0, L_0x5fb70bef8db0;  1 drivers, strength-aware
v0x5fb70beefad0_0 .net8 "out", 0 0, RS_0x77cbdc1d4ce8;  alias, 3 drivers, strength-aware
v0x5fb70beefb90_0 .net8 "out_in", 0 0, L_0x5fb70beffcc0;  1 drivers, strength-aware
v0x5fb70beefca0_0 .net8 "vdd", 0 0, L_0x5fb70bef8e50;  1 drivers, strength-aware
S_0x5fb70beefde0 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70beef3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef8fb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beffe30 .functor PMOS 1, L_0x5fb70bef8fb0, RS_0x77cbdc1d4ce8, C4<0>, C4<0>;
L_0x5fb70bef8f10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70befff10 .functor NMOS 1, L_0x5fb70bef8f10, RS_0x77cbdc1d4ce8, C4<0>, C4<0>;
v0x5fb70bef0000_0 .net8 "gnd", 0 0, L_0x5fb70bef8f10;  1 drivers, strength-aware
v0x5fb70bef00e0_0 .net8 "in", 0 0, RS_0x77cbdc1d4ce8;  alias, 3 drivers, strength-aware
v0x5fb70bef01a0_0 .net8 "out", 0 0, RS_0x77cbdc1d4e38;  alias, 2 drivers, strength-aware
v0x5fb70bef0240_0 .net8 "vdd", 0 0, L_0x5fb70bef8fb0;  1 drivers, strength-aware
S_0x5fb70bef05f0 .scope module, "isBMinus" "nor_gate" 4 22, 4 129 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef9530 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00c60 .functor PMOS 1, L_0x5fb70bef9530, L_0x5fb70bf00fa0, C4<0>, C4<0>;
L_0x5fb70bf00d20 .functor PMOS 1, L_0x5fb70bf00c60, L_0x5fb70bf01040, C4<0>, C4<0>;
L_0x5fb70bef9490 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00d90 .functor NMOS 1, L_0x5fb70bef9490, L_0x5fb70bf00fa0, C4<0>, C4<0>;
L_0x5fb70bf00ea0 .functor NMOS 1, L_0x5fb70bef9490, L_0x5fb70bf01040, C4<0>, C4<0>;
v0x5fb70bef0850_0 .net "a", 0 0, L_0x5fb70bf00fa0;  1 drivers
v0x5fb70bef0910_0 .net "b", 0 0, L_0x5fb70bf01040;  1 drivers
v0x5fb70bef09d0_0 .net8 "gnd", 0 0, L_0x5fb70bef9490;  1 drivers, strength-aware
v0x5fb70bef0aa0_0 .net8 "out", 0 0, RS_0x77cbdc1d5018;  alias, 3 drivers, strength-aware
v0x5fb70bef0b60_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf00c60;  1 drivers, strength-aware
v0x5fb70bef0c70_0 .net8 "vdd", 0 0, L_0x5fb70bef9530;  1 drivers, strength-aware
S_0x5fb70bef0db0 .scope module, "isBPlus" "and_gate" 4 19, 4 173 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bef1d10_0 .net "a", 0 0, L_0x5fb70bf00630;  1 drivers
v0x5fb70bef1de0_0 .net8 "b", 0 0, RS_0x77cbdc1d5168;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d51c8 .resolv tri, L_0x5fb70bf00120, L_0x5fb70bf001e0, L_0x5fb70bf00370;
v0x5fb70bef1eb0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d51c8;  3 drivers, strength-aware
v0x5fb70bef1fd0_0 .net8 "out", 0 0, RS_0x77cbdc1d5318;  alias, 2 drivers, strength-aware
S_0x5fb70bef0fe0 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bef0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef9110 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00120 .functor PMOS 1, L_0x5fb70bef9110, L_0x5fb70bf00630, C4<0>, C4<0>;
L_0x5fb70bf001e0 .functor PMOS 1, L_0x5fb70bef9110, RS_0x77cbdc1d5168, C4<0>, C4<0>;
L_0x5fb70bef9070 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00300 .functor NMOS 1, L_0x5fb70bef9070, RS_0x77cbdc1d5168, C4<0>, C4<0>;
L_0x5fb70bf00370 .functor NMOS 1, L_0x5fb70bf00300, L_0x5fb70bf00630, C4<0>, C4<0>;
v0x5fb70bef1250_0 .net "a", 0 0, L_0x5fb70bf00630;  alias, 1 drivers
v0x5fb70bef1330_0 .net8 "b", 0 0, RS_0x77cbdc1d5168;  alias, 2 drivers, strength-aware
v0x5fb70bef13f0_0 .net8 "gnd", 0 0, L_0x5fb70bef9070;  1 drivers, strength-aware
v0x5fb70bef1490_0 .net8 "out", 0 0, RS_0x77cbdc1d51c8;  alias, 3 drivers, strength-aware
v0x5fb70bef1550_0 .net8 "out_in", 0 0, L_0x5fb70bf00300;  1 drivers, strength-aware
v0x5fb70bef1660_0 .net8 "vdd", 0 0, L_0x5fb70bef9110;  1 drivers, strength-aware
S_0x5fb70bef17a0 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bef0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef9270 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00470 .functor PMOS 1, L_0x5fb70bef9270, RS_0x77cbdc1d51c8, C4<0>, C4<0>;
L_0x5fb70bef91d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf00550 .functor NMOS 1, L_0x5fb70bef91d0, RS_0x77cbdc1d51c8, C4<0>, C4<0>;
v0x5fb70bef19c0_0 .net8 "gnd", 0 0, L_0x5fb70bef91d0;  1 drivers, strength-aware
v0x5fb70bef1aa0_0 .net8 "in", 0 0, RS_0x77cbdc1d51c8;  alias, 3 drivers, strength-aware
v0x5fb70bef1b60_0 .net8 "out", 0 0, RS_0x77cbdc1d5318;  alias, 2 drivers, strength-aware
v0x5fb70bef1c30_0 .net8 "vdd", 0 0, L_0x5fb70bef9270;  1 drivers, strength-aware
S_0x5fb70bef2070 .scope module, "ngA0" "not_gate" 4 15, 4 161 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef8bc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beff4d0 .functor PMOS 1, L_0x5fb70bef8bc0, L_0x5fb70beff6c0, C4<0>, C4<0>;
L_0x5fb70bef8b30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beff5d0 .functor NMOS 1, L_0x5fb70bef8b30, L_0x5fb70beff6c0, C4<0>, C4<0>;
v0x5fb70bef22e0_0 .net8 "gnd", 0 0, L_0x5fb70bef8b30;  1 drivers, strength-aware
v0x5fb70bef23c0_0 .net "in", 0 0, L_0x5fb70beff6c0;  1 drivers
v0x5fb70bef2480_0 .net8 "out", 0 0, RS_0x77cbdc1d4c88;  alias, 2 drivers, strength-aware
v0x5fb70bef2570_0 .net8 "vdd", 0 0, L_0x5fb70bef8bc0;  1 drivers, strength-aware
S_0x5fb70bef2670 .scope module, "ngB0" "not_gate" 4 16, 4 161 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef8cf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beff760 .functor PMOS 1, L_0x5fb70bef8cf0, L_0x5fb70beff9c0, C4<0>, C4<0>;
L_0x5fb70bef8c50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70beff880 .functor NMOS 1, L_0x5fb70bef8c50, L_0x5fb70beff9c0, C4<0>, C4<0>;
v0x5fb70bef2890_0 .net8 "gnd", 0 0, L_0x5fb70bef8c50;  1 drivers, strength-aware
v0x5fb70bef2970_0 .net "in", 0 0, L_0x5fb70beff9c0;  1 drivers
v0x5fb70bef2a30_0 .net8 "out", 0 0, RS_0x77cbdc1d5168;  alias, 2 drivers, strength-aware
v0x5fb70bef2b20_0 .net8 "vdd", 0 0, L_0x5fb70bef8cf0;  1 drivers, strength-aware
S_0x5fb70bef2c20 .scope module, "out0" "nor_gate" 4 28, 4 129 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef9ed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf023e0 .functor PMOS 1, L_0x5fb70bef9ed0, RS_0x77cbdc1d5648, C4<0>, C4<0>;
L_0x5fb70bf024a0 .functor PMOS 1, L_0x5fb70bf023e0, RS_0x77cbdc1d5678, C4<0>, C4<0>;
L_0x5fb70bef9e30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02560 .functor NMOS 1, L_0x5fb70bef9e30, RS_0x77cbdc1d5648, C4<0>, C4<0>;
L_0x5fb70bf02670 .functor NMOS 1, L_0x5fb70bef9e30, RS_0x77cbdc1d5678, C4<0>, C4<0>;
v0x5fb70bef2e50_0 .net8 "a", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
v0x5fb70bef2f30_0 .net8 "b", 0 0, RS_0x77cbdc1d5678;  alias, 2 drivers, strength-aware
v0x5fb70bef2ff0_0 .net8 "gnd", 0 0, L_0x5fb70bef9e30;  1 drivers, strength-aware
v0x5fb70bef3090_0 .net8 "out", 0 0, RS_0x77cbdc1d56d8;  3 drivers, strength-aware
v0x5fb70bef3150_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf023e0;  1 drivers, strength-aware
v0x5fb70bef3260_0 .net8 "vdd", 0 0, L_0x5fb70bef9ed0;  1 drivers, strength-aware
S_0x5fb70bef33a0 .scope module, "out1" "and_gate" 4 27, 4 173 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bef42f0_0 .net8 "a", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
v0x5fb70bef4390_0 .net8 "b", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d5828 .resolv tri, L_0x5fb70bf01f10, L_0x5fb70bf01fd0, L_0x5fb70bf020d0;
v0x5fb70bef44e0_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d5828;  3 drivers, strength-aware
v0x5fb70bef45b0_0 .net8 "out", 0 0, RS_0x77cbdc1d5978;  2 drivers, strength-aware
S_0x5fb70bef35d0 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bef33a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef9c10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf01f10 .functor PMOS 1, L_0x5fb70bef9c10, RS_0x77cbdc1d5648, C4<0>, C4<0>;
L_0x5fb70bf01fd0 .functor PMOS 1, L_0x5fb70bef9c10, RS_0x77cbdc1d5648, C4<0>, C4<0>;
L_0x5fb70bef9b70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02060 .functor NMOS 1, L_0x5fb70bef9b70, RS_0x77cbdc1d5648, C4<0>, C4<0>;
L_0x5fb70bf020d0 .functor NMOS 1, L_0x5fb70bf02060, RS_0x77cbdc1d5648, C4<0>, C4<0>;
v0x5fb70bef3840_0 .net8 "a", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
v0x5fb70bef3900_0 .net8 "b", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
v0x5fb70bef39f0_0 .net8 "gnd", 0 0, L_0x5fb70bef9b70;  1 drivers, strength-aware
v0x5fb70bef3a90_0 .net8 "out", 0 0, RS_0x77cbdc1d5828;  alias, 3 drivers, strength-aware
v0x5fb70bef3b30_0 .net8 "out_in", 0 0, L_0x5fb70bf02060;  1 drivers, strength-aware
v0x5fb70bef3c40_0 .net8 "vdd", 0 0, L_0x5fb70bef9c10;  1 drivers, strength-aware
S_0x5fb70bef3d80 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bef33a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef9d70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf021d0 .functor PMOS 1, L_0x5fb70bef9d70, RS_0x77cbdc1d5828, C4<0>, C4<0>;
L_0x5fb70bef9cd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf02300 .functor NMOS 1, L_0x5fb70bef9cd0, RS_0x77cbdc1d5828, C4<0>, C4<0>;
v0x5fb70bef3fa0_0 .net8 "gnd", 0 0, L_0x5fb70bef9cd0;  1 drivers, strength-aware
v0x5fb70bef4080_0 .net8 "in", 0 0, RS_0x77cbdc1d5828;  alias, 3 drivers, strength-aware
v0x5fb70bef4140_0 .net8 "out", 0 0, RS_0x77cbdc1d5978;  alias, 2 drivers, strength-aware
v0x5fb70bef4210_0 .net8 "vdd", 0 0, L_0x5fb70bef9d70;  1 drivers, strength-aware
S_0x5fb70bef4670 .scope module, "outM" "or_gate" 4 24, 4 184 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bef5610_0 .net8 "a", 0 0, RS_0x77cbdc1d4b38;  alias, 3 drivers, strength-aware
v0x5fb70bef5700_0 .net8 "b", 0 0, RS_0x77cbdc1d5018;  alias, 3 drivers, strength-aware
RS_0x77cbdc1d5af8 .resolv tri, L_0x5fb70bf011f0, L_0x5fb70bf012b0, L_0x5fb70bf01430;
v0x5fb70bef5810_0 .net8 "nor_out", 0 0, RS_0x77cbdc1d5af8;  3 drivers, strength-aware
v0x5fb70bef5900_0 .net8 "out", 0 0, RS_0x77cbdc1d5678;  alias, 2 drivers, strength-aware
S_0x5fb70bef48e0 .scope module, "nor_gate" "nor_gate" 4 190, 4 129 0, S_0x5fb70bef4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef9690 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf01130 .functor PMOS 1, L_0x5fb70bef9690, RS_0x77cbdc1d4b38, C4<0>, C4<0>;
L_0x5fb70bf011f0 .functor PMOS 1, L_0x5fb70bf01130, RS_0x77cbdc1d5018, C4<0>, C4<0>;
L_0x5fb70bef95f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf012b0 .functor NMOS 1, L_0x5fb70bef95f0, RS_0x77cbdc1d4b38, C4<0>, C4<0>;
L_0x5fb70bf01430 .functor NMOS 1, L_0x5fb70bef95f0, RS_0x77cbdc1d5018, C4<0>, C4<0>;
v0x5fb70bef4b50_0 .net8 "a", 0 0, RS_0x77cbdc1d4b38;  alias, 3 drivers, strength-aware
v0x5fb70bef4c40_0 .net8 "b", 0 0, RS_0x77cbdc1d5018;  alias, 3 drivers, strength-aware
v0x5fb70bef4d10_0 .net8 "gnd", 0 0, L_0x5fb70bef95f0;  1 drivers, strength-aware
v0x5fb70bef4de0_0 .net8 "out", 0 0, RS_0x77cbdc1d5af8;  alias, 3 drivers, strength-aware
v0x5fb70bef4e80_0 .net8 "pmos1_out", 0 0, L_0x5fb70bf01130;  1 drivers, strength-aware
v0x5fb70bef4f70_0 .net8 "vdd", 0 0, L_0x5fb70bef9690;  1 drivers, strength-aware
S_0x5fb70bef50b0 .scope module, "not_gate" "not_gate" 4 191, 4 161 0, S_0x5fb70bef4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef97f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf015f0 .functor PMOS 1, L_0x5fb70bef97f0, RS_0x77cbdc1d5af8, C4<0>, C4<0>;
L_0x5fb70bef9750 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf01680 .functor NMOS 1, L_0x5fb70bef9750, RS_0x77cbdc1d5af8, C4<0>, C4<0>;
v0x5fb70bef52d0_0 .net8 "gnd", 0 0, L_0x5fb70bef9750;  1 drivers, strength-aware
v0x5fb70bef53b0_0 .net8 "in", 0 0, RS_0x77cbdc1d5af8;  alias, 3 drivers, strength-aware
v0x5fb70bef5470_0 .net8 "out", 0 0, RS_0x77cbdc1d5678;  alias, 2 drivers, strength-aware
v0x5fb70bef5570_0 .net8 "vdd", 0 0, L_0x5fb70bef97f0;  1 drivers, strength-aware
S_0x5fb70bef5a30 .scope module, "outP" "and_gate" 4 26, 4 173 0, S_0x5fb70beeeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x5fb70bef69a0_0 .net8 "a", 0 0, RS_0x77cbdc1d4e38;  alias, 2 drivers, strength-aware
v0x5fb70bef6a40_0 .net8 "b", 0 0, RS_0x77cbdc1d5318;  alias, 2 drivers, strength-aware
RS_0x77cbdc1d5d98 .resolv tri, L_0x5fb70bf01760, L_0x5fb70bf01820, L_0x5fb70bf01a30;
v0x5fb70bef6b00_0 .net8 "nand_out", 0 0, RS_0x77cbdc1d5d98;  3 drivers, strength-aware
v0x5fb70bef6bf0_0 .net8 "out", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
S_0x5fb70bef5c60 .scope module, "ng" "nand_gate" 4 179, 4 144 0, S_0x5fb70bef5a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5fb70bef9950 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf01760 .functor PMOS 1, L_0x5fb70bef9950, RS_0x77cbdc1d4e38, C4<0>, C4<0>;
L_0x5fb70bf01820 .functor PMOS 1, L_0x5fb70bef9950, RS_0x77cbdc1d5318, C4<0>, C4<0>;
L_0x5fb70bef98b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf018b0 .functor NMOS 1, L_0x5fb70bef98b0, RS_0x77cbdc1d5318, C4<0>, C4<0>;
L_0x5fb70bf01a30 .functor NMOS 1, L_0x5fb70bf018b0, RS_0x77cbdc1d4e38, C4<0>, C4<0>;
v0x5fb70bef5ed0_0 .net8 "a", 0 0, RS_0x77cbdc1d4e38;  alias, 2 drivers, strength-aware
v0x5fb70bef5fe0_0 .net8 "b", 0 0, RS_0x77cbdc1d5318;  alias, 2 drivers, strength-aware
v0x5fb70bef60f0_0 .net8 "gnd", 0 0, L_0x5fb70bef98b0;  1 drivers, strength-aware
v0x5fb70bef6190_0 .net8 "out", 0 0, RS_0x77cbdc1d5d98;  alias, 3 drivers, strength-aware
v0x5fb70bef6230_0 .net8 "out_in", 0 0, L_0x5fb70bf018b0;  1 drivers, strength-aware
v0x5fb70bef6340_0 .net8 "vdd", 0 0, L_0x5fb70bef9950;  1 drivers, strength-aware
S_0x5fb70bef6480 .scope module, "ng2" "not_gate" 4 180, 4 161 0, S_0x5fb70bef5a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x5fb70bef9ab0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf01c40 .functor PMOS 1, L_0x5fb70bef9ab0, RS_0x77cbdc1d5d98, C4<0>, C4<0>;
L_0x5fb70bef9a10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5fb70bf01e30 .functor NMOS 1, L_0x5fb70bef9a10, RS_0x77cbdc1d5d98, C4<0>, C4<0>;
v0x5fb70bef66a0_0 .net8 "gnd", 0 0, L_0x5fb70bef9a10;  1 drivers, strength-aware
v0x5fb70bef6780_0 .net8 "in", 0 0, RS_0x77cbdc1d5d98;  alias, 3 drivers, strength-aware
v0x5fb70bef6840_0 .net8 "out", 0 0, RS_0x77cbdc1d5648;  alias, 2 drivers, strength-aware
v0x5fb70bef68e0_0 .net8 "vdd", 0 0, L_0x5fb70bef9ab0;  1 drivers, strength-aware
S_0x5fb70bef7640 .scope module, "mux" "mux_4_1" 3 28, 3 3 0, S_0x5fb70be92cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "data0";
    .port_info 1 /INPUT 2 "data1";
    .port_info 2 /INPUT 2 "data2";
    .port_info 3 /INPUT 2 "data3";
    .port_info 4 /INPUT 32 "control";
    .port_info 5 /OUTPUT 2 "out";
v0x5fb70bef7920_0 .net "control", 31 0, v0x5fb70bef8400_0;  1 drivers
v0x5fb70bef7a20_0 .net "data0", 1 0, L_0x5fb70bf02720;  alias, 1 drivers
v0x5fb70bef7ae0_0 .net "data1", 1 0, L_0x5fb70bf05a90;  alias, 1 drivers
v0x5fb70bef7b80_0 .net "data2", 1 0, L_0x5fb70bf0a0e0;  alias, 1 drivers
v0x5fb70bef7c20_0 .net "data3", 1 0, L_0x5fb70bf0ef10;  alias, 1 drivers
v0x5fb70bef7d10_0 .var "out", 1 0;
E_0x5fb70bef78b0/0 .event edge, v0x5fb70bef7920_0, v0x5fb70bee5c70_0, v0x5fb70bed5b70_0, v0x5fb70beee790_0;
E_0x5fb70bef78b0/1 .event edge, v0x5fb70bef7330_0;
E_0x5fb70bef78b0 .event/or E_0x5fb70bef78b0/0, E_0x5fb70bef78b0/1;
    .scope S_0x5fb70bef7640;
T_0 ;
    %wait E_0x5fb70bef78b0;
    %load/vec4 v0x5fb70bef7920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5fb70bef7a20_0;
    %assign/vec4 v0x5fb70bef7d10_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5fb70bef7ae0_0;
    %assign/vec4 v0x5fb70bef7d10_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5fb70bef7b80_0;
    %assign/vec4 v0x5fb70bef7d10_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5fb70bef7c20_0;
    %assign/vec4 v0x5fb70bef7d10_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5fb70be92cc0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fb70bef8a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fb70bef8400_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5fb70bef8400_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x5fb70bef8400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %vpi_call/w 3 33 "$display", "Test min" {0 0 0};
    %vpi_call/w 3 33 "$readmemb", "min.mem", v0x5fb70bef88d0 {0 0 0};
    %jmp T_1.6;
T_1.3 ;
    %vpi_call/w 3 34 "$display", "Test max" {0 0 0};
    %vpi_call/w 3 34 "$readmemb", "max.mem", v0x5fb70bef88d0 {0 0 0};
    %jmp T_1.6;
T_1.4 ;
    %vpi_call/w 3 35 "$display", "Test any" {0 0 0};
    %vpi_call/w 3 35 "$readmemb", "any.mem", v0x5fb70bef88d0 {0 0 0};
    %jmp T_1.6;
T_1.5 ;
    %vpi_call/w 3 36 "$display", "Test consensus" {0 0 0};
    %vpi_call/w 3 36 "$readmemb", "consensus.mem", v0x5fb70bef88d0 {0 0 0};
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fb70bef82d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fb70bef8990_0, 0, 32;
T_1.7 ;
    %load/vec4 v0x5fb70bef8990_0;
    %cmpi/u 9, 0, 32;
    %jmp/0xz T_1.8, 5;
    %ix/getv 4, v0x5fb70bef8990_0;
    %load/vec4a v0x5fb70bef88d0, 4;
    %split/vec4 2;
    %store/vec4 v0x5fb70bef8810_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x5fb70bef80e0_0, 0, 2;
    %store/vec4 v0x5fb70bef7eb0_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0x5fb70bef86c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5fb70bef8810_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5fb70bef86c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5fb70bef8810_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_1.9, 6;
    %vpi_call/w 3 44 "$display", "Error: inputs a=0b%b b=0b%b", v0x5fb70bef7eb0_0, v0x5fb70bef80e0_0 {0 0 0};
    %vpi_call/w 3 45 "$display", "  outputs: expected 0b%b, actual 0b%b", v0x5fb70bef8810_0, v0x5fb70bef86c0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x5fb70bef82d0_0;
    %add;
    %store/vec4 v0x5fb70bef82d0_0, 0, 32;
T_1.9 ;
    %load/vec4 v0x5fb70bef8990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fb70bef8990_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %vpi_call/w 3 49 "$display", "%d tests completed with %d errors", v0x5fb70bef8990_0, v0x5fb70bef82d0_0 {0 0 0};
    %load/vec4 v0x5fb70bef82d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.11, 6;
    %vpi_call/w 3 53 "$display", "FAIL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fb70bef8a70_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %vpi_call/w 3 58 "$display", "OK" {0 0 0};
T_1.12 ;
    %delay 5, 0;
    %load/vec4 v0x5fb70bef8400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fb70bef8400_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x5fb70bef8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %vpi_call/w 3 62 "$display", "Verdict: OK" {0 0 0};
    %jmp T_1.14;
T_1.13 ;
    %vpi_call/w 3 63 "$display", "Verdict: FAIL" {0 0 0};
T_1.14 ;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ternary_logic_tester.v";
    "./ternary_logic.v";
