library ieee;
use ieee.std_logic_1164.all;

entity Decod7seg is port (
	valor: in std_logic_vector(3 downto 0);
	saida: out std_logic_vector(6 downto 0)
);
end Decod7seg;

architecture decod of Decod7seg is
Begin

				
end decod;