Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (1 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's349_bench' from file '../rtl/s349.v'.
  Done elaborating 's349_bench'.
Mapping s349_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       6090    -841  MRVQN0_reg/CK --> ACVQN1_reg/D
 area_map         5922    -823  MRVQN0_reg/CK --> ACVQN2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5922    -823         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 incr_delay       6053    -796         0 MRVQN0_reg/CK --> ACVQN2_reg/D

  Done mapping s349_bench
  Synthesis succeeded.
  Incrementally optimizing s349_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       6053    -796         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 incr_delay       6090    -701         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_drc         6090    -701         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_area        6090    -701         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 rem_buf          6037    -701         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 rem_inv          5891    -701         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 merge_bi         5828    -701         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 glob_area        5802    -701         0 CT1_reg/CK --> MRVQN3_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5802    -701         0 CT1_reg/CK --> MRVQN3_reg/D
 incr_delay       5912    -691         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 incr_delay       6001    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 init_drc         6001    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 init_area        6001    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 rem_buf          5938    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 rem_inv          5917    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 merge_bi         5881    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 glob_area        5854    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5854    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 init_area        5854    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 rem_buf          5834    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D
 merge_bi         5787    -689         0 MRVQN0_reg/CK --> ACVQN1_reg/D

  Done mapping s349_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:06:58 PM
  Module:                 s349_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
MRVQN0_reg/CK                                  0               0 R
MRVQN0_reg/Q        DFFSRX1       1   12.6    46     +95      95 F
g16/A                                                 +0      95  
g16/Y               INVX2         3   22.6    36     +35     131 R
g15/A                                                 +0     131  
g15/Y               CLKBUFX2      2   12.6    26     +48     178 R
g759/A                                                +0     178  
g759/Y              AND2X1        2   18.8    50     +76     255 R
g51/B                                                 +0     255  
g51/Y               NAND2X2       3   18.9    46     +47     302 F
g813_dup/A                                            +0     302  
g813_dup/Y          NAND2X1       1    6.3    36     +30     332 R
g770/A                                                +0     332  
g770/Y              NAND2X1       2   12.6    52     +49     381 F
g769/A                                                +0     381  
g769/Y              INVX1         2   17.2    48     +46     428 R
g794/B                                                +0     428  
g794/Y              NOR2X1        1    9.2    43     +36     463 F
g810/A0                                               +0     463  
g810/Y              OAI21X1       1   18.7    82     +64     527 R
ACVQN1_reg/D        DFFSRX1                           +0     527  
ACVQN1_reg/CK       setup                      0    +162     689 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -689ps (TIMING VIOLATION)
Start-point  : MRVQN0_reg/CK
End-point    : ACVQN1_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:06:58 PM
  Module:                 s349_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1           5   156.815    gsclib 
AOI21X1          7   219.541    gsclib 
CLKBUFX1         7   182.952    gsclib 
CLKBUFX2         1    31.363    gsclib 
CLKBUFX3         1    31.363    gsclib 
DFFSRX1         15  2430.645    gsclib 
INVX1           25   522.725    gsclib 
INVX2            2    52.272    gsclib 
INVX4            2    62.726    gsclib 
MX2X1            4   250.904    gsclib 
NAND2X1         17   444.312    gsclib 
NAND2X2          4   146.360    gsclib 
NAND3X1          5   182.950    gsclib 
NOR2X1          14   365.904    gsclib 
OAI21X1          6   250.908    gsclib 
OAI22X1          4   250.904    gsclib 
OR2X1            1    31.363    gsclib 
XOR2X1           3   172.497    gsclib 
---------------------------------------
total          123  5786.504           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        15 2430.645   42.0 
inverter          29  637.723   11.0 
buffer             9  245.678    4.2 
logic             70 2472.458   42.7 
-------------------------------------
total            123 5786.504  100.0 

Normal exit.
