{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715364872214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715364872218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 23:44:32 2024 " "Processing started: Fri May 10 23:44:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715364872218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364872218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trial_0 -c Trial_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trial_0 -c Trial_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364872218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715364872483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715364872483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_tb-tb_arch " "Found design unit 1: RISC_tb-tb_arch" {  } { { "RISC_tb.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_tb.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_tb " "Found entity 1: RISC_tb" {  } { { "RISC_tb.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_tb.vhdl" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_pipeline.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_pipeline.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_Pipeline-behave " "Found design unit 1: RISC_Pipeline-behave" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_Pipeline " "Found entity 1: RISC_Pipeline" {  } { { "RISC_Pipeline.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/RISC_Pipeline.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-inside " "Found design unit 1: ALU2-inside" {  } { { "ALU2.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU2.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-structure " "Found design unit 1: instruction_memory-structure" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/instruction_memory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifidreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ifidreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFIDReg-behave " "Found design unit 1: IFIDReg-behave" {  } { { "IFIDReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IFIDReg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFIDReg " "Found entity 1: IFIDReg" {  } { { "IFIDReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IFIDReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behave " "Found design unit 1: Decoder-behave" {  } { { "Decoder.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Decoder.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idorreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file idorreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDORReg-behave " "Found design unit 1: IDORReg-behave" {  } { { "IDORReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IDORReg.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDORReg " "Found entity 1: IDORReg" {  } { { "IDORReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/IDORReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-extender " "Found design unit 1: SE6-extender" {  } { { "SE6.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE6.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE6.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-extender " "Found design unit 1: SE9-extender" {  } { { "SE9.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE9.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SE9.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-inside " "Found design unit 1: Register_File-inside" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Register_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orexreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file orexreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OREXReg-behave " "Found design unit 1: OREXReg-behave" {  } { { "OREXReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/OREXReg.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 OREXReg " "Found entity 1: OREXReg" {  } { { "OREXReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/OREXReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-mux2to1 " "Found design unit 1: mux_2_1-mux2to1" {  } { { "mux_2_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFTER-BHV_SHIFTER " "Found design unit 1: SHIFTER-BHV_SHIFTER" {  } { { "SHIFTER.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SHIFTER.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/SHIFTER.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-mux4to1 " "Found design unit 1: mux_4_1-mux4to1" {  } { { "mux_4_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-inside " "Found design unit 1: ALU3-inside" {  } { { "ALU3.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU3.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU3.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmmreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exmmreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMMReg-behave " "Found design unit 1: EXMMReg-behave" {  } { { "EXMMReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/EXMMReg.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMMReg " "Found entity 1: EXMMReg" {  } { { "EXMMReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/EXMMReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-structure " "Found design unit 1: data_memory-structure" {  } { { "data_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/data_memory.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/data_memory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmwbreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mmwbreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMWBReg-behave " "Found design unit 1: MMWBReg-behave" {  } { { "MMWBReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/MMWBReg.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMWBReg " "Found entity 1: MMWBReg" {  } { { "MMWBReg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/MMWBReg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1_3bit-mux4to1 " "Found design unit 1: mux_4_1_3bit-mux4to1" {  } { { "mux_4_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1_3bit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_3bit " "Found entity 1: mux_4_1_3bit" {  } { { "mux_4_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_4_1_3bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiple_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiple_Reg-behave " "Found design unit 1: Multiple_Reg-behave" {  } { { "Multiple_Reg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Multiple_Reg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiple_Reg " "Found entity 1: Multiple_Reg" {  } { { "Multiple_Reg.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Multiple_Reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_3bit-mux2to1 " "Found design unit 1: mux_2_1_3bit-mux2to1" {  } { { "mux_2_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1_3bit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_3bit " "Found entity 1: mux_2_1_3bit" {  } { { "mux_2_1_3bit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/mux_2_1_3bit.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-forward " "Found design unit 1: ForwardingUnit-forward" {  } { { "ForwardingUnit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ForwardingUnit.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ForwardingUnit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0pcforwardingunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file r0pcforwardingunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R0PCForwardingUnit-forward " "Found design unit 1: R0PCForwardingUnit-forward" {  } { { "R0PCForwardingUnit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/R0PCForwardingUnit.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0PCForwardingUnit " "Found entity 1: R0PCForwardingUnit" {  } { { "R0PCForwardingUnit.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/R0PCForwardingUnit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715364880674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ALU2 work Components.vhdl(325) " "VHDL Primary Unit Declaration error at Components.vhdl(325): primary unit \"ALU2\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 325 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ALU2 ALU2.vhdl(5) " "HDL error at ALU2.vhdl(5): see declaration for object \"ALU2\"" {  } { { "ALU2.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/ALU2.vhdl" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "instruction_memory Components.vhdl(370) " "Ignored construct instruction_memory at Components.vhdl(370) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 370 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "IFIDReg Components.vhdl(416) " "Ignored construct IFIDReg at Components.vhdl(416) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 416 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Decoder Components.vhdl(457) " "Ignored construct Decoder at Components.vhdl(457) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 457 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "IDORReg Components.vhdl(526) " "Ignored construct IDORReg at Components.vhdl(526) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 526 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "SE6 Components.vhdl(592) " "Ignored construct SE6 at Components.vhdl(592) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 592 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "SE9 Components.vhdl(615) " "Ignored construct SE9 at Components.vhdl(615) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 615 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Register_File Components.vhdl(638) " "Ignored construct Register_File at Components.vhdl(638) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 638 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "OREXReg Components.vhdl(771) " "Ignored construct OREXReg at Components.vhdl(771) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 771 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mux_2_1 Components.vhdl(857) " "Ignored construct mux_2_1 at Components.vhdl(857) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 857 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "SHIFTER Components.vhdl(890) " "Ignored construct SHIFTER at Components.vhdl(890) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 890 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mux_4_1 Components.vhdl(910) " "Ignored construct mux_4_1 at Components.vhdl(910) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 910 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ALU Components.vhdl(948) " "Ignored construct ALU at Components.vhdl(948) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 948 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ALU3 Components.vhdl(1114) " "Ignored construct ALU3 at Components.vhdl(1114) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1114 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "EXMMReg Components.vhdl(1155) " "Ignored construct EXMMReg at Components.vhdl(1155) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1155 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "data_memory Components.vhdl(1227) " "Ignored construct data_memory at Components.vhdl(1227) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1227 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "MMWBReg Components.vhdl(1301) " "Ignored construct MMWBReg at Components.vhdl(1301) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1301 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mux_4_1_3bit Components.vhdl(1361) " "Ignored construct mux_4_1_3bit at Components.vhdl(1361) due to previous errors" {  } { { "Components.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/Spring Semester/EE 309/Project/Trial_0/Components.vhdl" 1361 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file components.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880674 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715364880787 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 10 23:44:40 2024 " "Processing ended: Fri May 10 23:44:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715364880787 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715364880787 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715364880787 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715364880787 ""}
