Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Zoom.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Zoom.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Zoom"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Zoom
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Workspace\Programmation\Github\Mandelbrot\VHDL\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "E:\Workspace\Programmation\Github\Mandelbrot\VHDL\Zoom.vhd" into library work
Parsing entity <Zoom>.
Parsing architecture <Behavioral> of entity <zoom>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Zoom> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\Workspace\Programmation\Github\Mandelbrot\VHDL\Zoom.vhd" Line 35: ce_param should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Zoom>.
    Related source file is "E:\Workspace\Programmation\Github\Mandelbrot\VHDL\Zoom.vhd".
    Found 32-bit register for signal <y_start>.
    Found 32-bit register for signal <step>.
    Found 32-bit register for signal <x_start>.
    Found 32-bit adder for signal <s_xstart[31]_s_step[31]_add_1_OUT> created at line 38.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_5_OUT> created at line 44.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_13_OUT> created at line 66.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_7_OUT<31:0>> created at line 46.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_13_OUT<31:0>> created at line 63.
    Found 32x11-bit multiplier for signal <n0031> created at line 39.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Zoom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 2
# Registers                                            : 3
 32-bit register                                       : 3
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Zoom>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x11-bit multiplier                                  : 1
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Zoom> ...
WARNING:Xst:1710 - FF/Latch <s_ystart_0> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_1> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_2> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_3> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_4> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_5> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_6> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Zoom, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Zoom.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 220
#      GND                         : 1
#      INV                         : 7
#      LUT2                        : 2
#      LUT3                        : 55
#      LUT4                        : 9
#      LUT5                        : 26
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 89
#      FDCE                        : 74
#      FDPE                        : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 103
#      IBUF                        : 7
#      OBUF                        : 96
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              89  out of  126800     0%  
 Number of Slice LUTs:                   99  out of  63400     0%  
    Number used as Logic:                99  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    101
   Number with an unused Flip Flop:      12  out of    101    11%  
   Number with an unused LUT:             2  out of    101     1%  
   Number of fully used LUT-FF pairs:    87  out of    101    86%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    210    49%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.422ns (Maximum Frequency: 155.722MHz)
   Minimum input arrival time before clock: 2.137ns
   Maximum output required time after clock: 0.663ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.422ns (frequency: 155.722MHz)
  Total number of paths / destination ports: 442713 / 89
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 35)
  Source:            s_step_16 (FF)
  Destination:       s_xstart_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: s_step_16 to s_xstart_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             6   0.361   0.302  s_step_16 (s_step_16)
     DSP48E1:B16->PCOUT47    1   2.838   0.000  Mmult_n0031 (Mmult_n0031_PCOUT_to_Mmult_n00311_PCIN_47)
     DSP48E1:PCIN47->P11    1   1.107   0.295  Mmult_n00311 (n0031<28>)
     LUT4:I3->O            1   0.097   0.000  Maccum_s_xstart_lut<0> (Maccum_s_xstart_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Maccum_s_xstart_cy<0> (Maccum_s_xstart_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<1> (Maccum_s_xstart_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<2> (Maccum_s_xstart_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<3> (Maccum_s_xstart_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<4> (Maccum_s_xstart_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<5> (Maccum_s_xstart_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<6> (Maccum_s_xstart_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<7> (Maccum_s_xstart_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<8> (Maccum_s_xstart_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<9> (Maccum_s_xstart_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<10> (Maccum_s_xstart_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<11> (Maccum_s_xstart_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<12> (Maccum_s_xstart_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<13> (Maccum_s_xstart_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<14> (Maccum_s_xstart_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<15> (Maccum_s_xstart_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<16> (Maccum_s_xstart_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<17> (Maccum_s_xstart_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<18> (Maccum_s_xstart_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<19> (Maccum_s_xstart_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<20> (Maccum_s_xstart_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<21> (Maccum_s_xstart_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<22> (Maccum_s_xstart_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<23> (Maccum_s_xstart_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<24> (Maccum_s_xstart_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<25> (Maccum_s_xstart_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<26> (Maccum_s_xstart_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<27> (Maccum_s_xstart_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<28> (Maccum_s_xstart_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<29> (Maccum_s_xstart_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_s_xstart_cy<30> (Maccum_s_xstart_cy<30>)
     XORCY:CI->O           1   0.370   0.000  Maccum_s_xstart_xor<31> (Result<31>1)
     FDPE:D                    0.008          s_xstart_31
    ----------------------------------------
    Total                      6.422ns (5.824ns logic, 0.598ns route)
                                       (90.7% logic, 9.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2122 / 267
-------------------------------------------------------------------------
Offset:              2.137ns (Levels of Logic = 34)
  Source:            bleft (PAD)
  Destination:       s_xstart_31 (FF)
  Destination Clock: clock rising

  Data Path: bleft to s_xstart_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.001   0.618  bleft_IBUF (bleft_IBUF)
     LUT4:I1->O            1   0.097   0.000  Maccum_s_xstart_lut<0> (Maccum_s_xstart_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Maccum_s_xstart_cy<0> (Maccum_s_xstart_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<1> (Maccum_s_xstart_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<2> (Maccum_s_xstart_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<3> (Maccum_s_xstart_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<4> (Maccum_s_xstart_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<5> (Maccum_s_xstart_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<6> (Maccum_s_xstart_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<7> (Maccum_s_xstart_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<8> (Maccum_s_xstart_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<9> (Maccum_s_xstart_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<10> (Maccum_s_xstart_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<11> (Maccum_s_xstart_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<12> (Maccum_s_xstart_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<13> (Maccum_s_xstart_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<14> (Maccum_s_xstart_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<15> (Maccum_s_xstart_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<16> (Maccum_s_xstart_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<17> (Maccum_s_xstart_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<18> (Maccum_s_xstart_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<19> (Maccum_s_xstart_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<20> (Maccum_s_xstart_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<21> (Maccum_s_xstart_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<22> (Maccum_s_xstart_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<23> (Maccum_s_xstart_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<24> (Maccum_s_xstart_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<25> (Maccum_s_xstart_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<26> (Maccum_s_xstart_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<27> (Maccum_s_xstart_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<28> (Maccum_s_xstart_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_s_xstart_cy<29> (Maccum_s_xstart_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_s_xstart_cy<30> (Maccum_s_xstart_cy<30>)
     XORCY:CI->O           1   0.370   0.000  Maccum_s_xstart_xor<31> (Result<31>1)
     FDPE:D                    0.008          s_xstart_31
    ----------------------------------------
    Total                      2.137ns (1.519ns logic, 0.618ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 89 / 89
-------------------------------------------------------------------------
Offset:              0.663ns (Levels of Logic = 1)
  Source:            s_step_31 (FF)
  Destination:       step<31> (PAD)
  Source Clock:      clock rising

  Data Path: s_step_31 to step<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.302  s_step_31 (s_step_31)
     OBUF:I->O                 0.000          step_31_OBUF (step<31>)
    ----------------------------------------
    Total                      0.663ns (0.361ns logic, 0.302ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.422|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.59 secs
 
--> 

Total memory usage is 414216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

