
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_9472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7f8000; valaddr_reg:x3; val_offset:28416*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28416*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fc000; valaddr_reg:x3; val_offset:28419*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28419*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fe000; valaddr_reg:x3; val_offset:28422*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28422*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ff000; valaddr_reg:x3; val_offset:28425*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28425*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ff800; valaddr_reg:x3; val_offset:28428*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28428*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ffc00; valaddr_reg:x3; val_offset:28431*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28431*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ffe00; valaddr_reg:x3; val_offset:28434*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28434*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fff00; valaddr_reg:x3; val_offset:28437*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28437*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fff80; valaddr_reg:x3; val_offset:28440*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28440*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fffc0; valaddr_reg:x3; val_offset:28443*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28443*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fffe0; valaddr_reg:x3; val_offset:28446*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28446*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ffff0; valaddr_reg:x3; val_offset:28449*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28449*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ffff8; valaddr_reg:x3; val_offset:28452*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28452*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ffffc; valaddr_reg:x3; val_offset:28455*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28455*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9486:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7ffffe; valaddr_reg:x3; val_offset:28458*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28458*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9487:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4d75cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4d75cc; op2val:0x0;
op3val:0xa7fffff; valaddr_reg:x3; val_offset:28461*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28461*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9488:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7000000; valaddr_reg:x3; val_offset:28464*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28464*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9489:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7000001; valaddr_reg:x3; val_offset:28467*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28467*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9490:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7000003; valaddr_reg:x3; val_offset:28470*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28470*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9491:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7000007; valaddr_reg:x3; val_offset:28473*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28473*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9492:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb700000f; valaddr_reg:x3; val_offset:28476*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28476*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9493:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb700001f; valaddr_reg:x3; val_offset:28479*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28479*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9494:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb700003f; valaddr_reg:x3; val_offset:28482*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28482*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9495:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb700007f; valaddr_reg:x3; val_offset:28485*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28485*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9496:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb70000ff; valaddr_reg:x3; val_offset:28488*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28488*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9497:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb70001ff; valaddr_reg:x3; val_offset:28491*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28491*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9498:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb70003ff; valaddr_reg:x3; val_offset:28494*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28494*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9499:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb70007ff; valaddr_reg:x3; val_offset:28497*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28497*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9500:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7000fff; valaddr_reg:x3; val_offset:28500*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28500*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9501:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7001fff; valaddr_reg:x3; val_offset:28503*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28503*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9502:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7003fff; valaddr_reg:x3; val_offset:28506*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28506*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9503:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7007fff; valaddr_reg:x3; val_offset:28509*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28509*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9504:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb700ffff; valaddr_reg:x3; val_offset:28512*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28512*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9505:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb701ffff; valaddr_reg:x3; val_offset:28515*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28515*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9506:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb703ffff; valaddr_reg:x3; val_offset:28518*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28518*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9507:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb707ffff; valaddr_reg:x3; val_offset:28521*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28521*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9508:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb70fffff; valaddr_reg:x3; val_offset:28524*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28524*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9509:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb71fffff; valaddr_reg:x3; val_offset:28527*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28527*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9510:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb73fffff; valaddr_reg:x3; val_offset:28530*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28530*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9511:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7400000; valaddr_reg:x3; val_offset:28533*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28533*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9512:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7600000; valaddr_reg:x3; val_offset:28536*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28536*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9513:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7700000; valaddr_reg:x3; val_offset:28539*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28539*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9514:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb7780000; valaddr_reg:x3; val_offset:28542*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28542*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9515:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77c0000; valaddr_reg:x3; val_offset:28545*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28545*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77e0000; valaddr_reg:x3; val_offset:28548*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28548*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77f0000; valaddr_reg:x3; val_offset:28551*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28551*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77f8000; valaddr_reg:x3; val_offset:28554*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28554*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fc000; valaddr_reg:x3; val_offset:28557*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28557*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9520:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fe000; valaddr_reg:x3; val_offset:28560*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28560*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9521:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ff000; valaddr_reg:x3; val_offset:28563*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28563*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9522:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ff800; valaddr_reg:x3; val_offset:28566*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28566*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9523:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ffc00; valaddr_reg:x3; val_offset:28569*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28569*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9524:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ffe00; valaddr_reg:x3; val_offset:28572*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28572*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9525:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fff00; valaddr_reg:x3; val_offset:28575*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28575*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9526:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fff80; valaddr_reg:x3; val_offset:28578*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28578*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9527:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fffc0; valaddr_reg:x3; val_offset:28581*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28581*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9528:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fffe0; valaddr_reg:x3; val_offset:28584*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28584*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9529:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ffff0; valaddr_reg:x3; val_offset:28587*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28587*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9530:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ffff8; valaddr_reg:x3; val_offset:28590*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28590*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9531:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ffffc; valaddr_reg:x3; val_offset:28593*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28593*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9532:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77ffffe; valaddr_reg:x3; val_offset:28596*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28596*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9533:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x6e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xb77fffff; valaddr_reg:x3; val_offset:28599*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28599*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9534:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbf800001; valaddr_reg:x3; val_offset:28602*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28602*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9535:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbf800003; valaddr_reg:x3; val_offset:28605*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28605*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9536:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbf800007; valaddr_reg:x3; val_offset:28608*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28608*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9537:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbf999999; valaddr_reg:x3; val_offset:28611*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28611*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9538:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:28614*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28614*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9539:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:28617*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28617*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9540:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:28620*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28620*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9541:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:28623*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28623*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9542:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:28626*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28626*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9543:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:28629*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28629*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9544:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:28632*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28632*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9545:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:28635*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28635*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9546:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:28638*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28638*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9547:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:28641*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28641*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9548:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:28644*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28644*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9549:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4dd4e5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1f32b5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4dd4e5; op2val:0x809f32b5;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:28647*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28647*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9550:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:28650*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28650*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9551:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:28653*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28653*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9552:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:28656*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28656*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9553:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:28659*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28659*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9554:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:28662*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28662*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9555:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:28665*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28665*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:28668*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28668*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:28671*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28671*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:28674*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28674*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:28677*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28677*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:28680*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28680*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9561:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:28683*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28683*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9562:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:28686*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28686*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9563:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:28689*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28689*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:28692*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28692*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:28695*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28695*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86000000; valaddr_reg:x3; val_offset:28698*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28698*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86000001; valaddr_reg:x3; val_offset:28701*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28701*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86000003; valaddr_reg:x3; val_offset:28704*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28704*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86000007; valaddr_reg:x3; val_offset:28707*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28707*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8600000f; valaddr_reg:x3; val_offset:28710*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28710*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8600001f; valaddr_reg:x3; val_offset:28713*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28713*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8600003f; valaddr_reg:x3; val_offset:28716*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28716*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8600007f; valaddr_reg:x3; val_offset:28719*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28719*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x860000ff; valaddr_reg:x3; val_offset:28722*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28722*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x860001ff; valaddr_reg:x3; val_offset:28725*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28725*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x860003ff; valaddr_reg:x3; val_offset:28728*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28728*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x860007ff; valaddr_reg:x3; val_offset:28731*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28731*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86000fff; valaddr_reg:x3; val_offset:28734*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28734*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86001fff; valaddr_reg:x3; val_offset:28737*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28737*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86003fff; valaddr_reg:x3; val_offset:28740*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28740*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86007fff; valaddr_reg:x3; val_offset:28743*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28743*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8600ffff; valaddr_reg:x3; val_offset:28746*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28746*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8601ffff; valaddr_reg:x3; val_offset:28749*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28749*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8603ffff; valaddr_reg:x3; val_offset:28752*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28752*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x8607ffff; valaddr_reg:x3; val_offset:28755*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28755*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x860fffff; valaddr_reg:x3; val_offset:28758*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28758*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x861fffff; valaddr_reg:x3; val_offset:28761*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28761*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x863fffff; valaddr_reg:x3; val_offset:28764*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28764*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86400000; valaddr_reg:x3; val_offset:28767*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28767*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86600000; valaddr_reg:x3; val_offset:28770*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28770*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86700000; valaddr_reg:x3; val_offset:28773*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28773*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x86780000; valaddr_reg:x3; val_offset:28776*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28776*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867c0000; valaddr_reg:x3; val_offset:28779*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28779*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867e0000; valaddr_reg:x3; val_offset:28782*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28782*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867f0000; valaddr_reg:x3; val_offset:28785*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28785*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867f8000; valaddr_reg:x3; val_offset:28788*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28788*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867fc000; valaddr_reg:x3; val_offset:28791*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28791*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867fe000; valaddr_reg:x3; val_offset:28794*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28794*0 + 3*74*FLEN/8, x4, x1, x2)

inst_9599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4ddf7d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4ddf7d; op2val:0x80000000;
op3val:0x867ff000; valaddr_reg:x3; val_offset:28797*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 28797*0 + 3*74*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176128000,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176144384,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176152576,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176156672,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176158720,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176159744,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160256,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160512,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160640,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160704,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160736,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160752,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160760,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160764,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160766,32,FLEN)
NAN_BOXED(2119005644,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160767,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230528,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230529,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230531,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230535,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230543,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230559,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230591,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230655,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070230783,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070231039,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070231551,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070232575,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070234623,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070238719,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070246911,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070263295,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070296063,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070361599,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070492671,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3070754815,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3071279103,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3072327679,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3074424831,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3074424832,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3076521984,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3077570560,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078094848,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078356992,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078488064,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078553600,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078586368,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078602752,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078610944,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078615040,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078617088,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078618112,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078618624,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078618880,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619008,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619072,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619104,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619120,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619128,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619132,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619134,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3078619135,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2119029989,32,FLEN)
NAN_BOXED(2157916853,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146944,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146945,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146947,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146951,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146959,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146975,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147007,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147071,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147199,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147455,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248147967,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248148991,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248151039,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248155135,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248163327,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248179711,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248212479,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248278015,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248409087,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248671231,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2249195519,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2250244095,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2252341247,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2252341248,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2254438400,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2255486976,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256011264,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256273408,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256404480,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256470016,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256502784,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256519168,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256527360,32,FLEN)
NAN_BOXED(2119032701,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256531456,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
