###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4235   # Number of WRITE/WRITEP commands
num_reads_done                 =       259512   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       215416   # Number of read row buffer hits
num_read_cmds                  =       259512   # Number of READ/READP commands
num_writes_done                =         4235   # Number of read requests issued
num_write_row_hits             =         2889   # Number of write row buffer hits
num_act_cmds                   =        45527   # Number of ACT commands
num_pre_cmds                   =        45512   # Number of PRE commands
num_ondemand_pres              =        29011   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8606712   # Cyles of rank active rank.0
rank_active_cycles.1           =      8171785   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1393288   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1828215   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       237347   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1585   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          481   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          527   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1082   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2226   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6381   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          771   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           53   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           39   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13255   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           66   # Write cmd latency (cycles)
write_latency[100-119]         =           56   # Write cmd latency (cycles)
write_latency[120-139]         =          109   # Write cmd latency (cycles)
write_latency[140-159]         =          113   # Write cmd latency (cycles)
write_latency[160-179]         =          124   # Write cmd latency (cycles)
write_latency[180-199]         =           95   # Write cmd latency (cycles)
write_latency[200-]            =         3628   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       139359   # Read request latency (cycles)
read_latency[40-59]            =        39621   # Read request latency (cycles)
read_latency[60-79]            =        29112   # Read request latency (cycles)
read_latency[80-99]            =         6663   # Read request latency (cycles)
read_latency[100-119]          =         6369   # Read request latency (cycles)
read_latency[120-139]          =         4883   # Read request latency (cycles)
read_latency[140-159]          =         2577   # Read request latency (cycles)
read_latency[160-179]          =         2175   # Read request latency (cycles)
read_latency[180-199]          =         1904   # Read request latency (cycles)
read_latency[200-]             =        26849   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.11411e+07   # Write energy
read_energy                    =  1.04635e+09   # Read energy
act_energy                     =  1.24562e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.68778e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.77543e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.37059e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.09919e+09   # Active standby energy rank.1
average_read_latency           =      89.9637   # Average read request latency (cycles)
average_interarrival           =      37.9022   # Average request interarrival latency (cycles)
total_energy                   =  1.39128e+10   # Total energy (pJ)
average_power                  =      1391.28   # Average power (mW)
average_bandwidth              =      2.25064   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         9165   # Number of WRITE/WRITEP commands
num_reads_done                 =       273879   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       225887   # Number of read row buffer hits
num_read_cmds                  =       273879   # Number of READ/READP commands
num_writes_done                =         9172   # Number of read requests issued
num_write_row_hits             =         5806   # Number of write row buffer hits
num_act_cmds                   =        51451   # Number of ACT commands
num_pre_cmds                   =        51438   # Number of PRE commands
num_ondemand_pres              =        34082   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8356036   # Cyles of rank active rank.0
rank_active_cycles.1           =      8345908   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1643964   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1654092   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       256684   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1547   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          541   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1113   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2263   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6432   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          660   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           51   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           39   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13266   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           51   # Write cmd latency (cycles)
write_latency[80-99]           =           91   # Write cmd latency (cycles)
write_latency[100-119]         =          143   # Write cmd latency (cycles)
write_latency[120-139]         =          237   # Write cmd latency (cycles)
write_latency[140-159]         =          280   # Write cmd latency (cycles)
write_latency[160-179]         =          331   # Write cmd latency (cycles)
write_latency[180-199]         =          363   # Write cmd latency (cycles)
write_latency[200-]            =         7656   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       140659   # Read request latency (cycles)
read_latency[40-59]            =        41921   # Read request latency (cycles)
read_latency[60-79]            =        32129   # Read request latency (cycles)
read_latency[80-99]            =         7494   # Read request latency (cycles)
read_latency[100-119]          =         6953   # Read request latency (cycles)
read_latency[120-139]          =         5218   # Read request latency (cycles)
read_latency[140-159]          =         2945   # Read request latency (cycles)
read_latency[160-179]          =         2316   # Read request latency (cycles)
read_latency[180-199]          =         1992   # Read request latency (cycles)
read_latency[200-]             =        32252   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.57517e+07   # Write energy
read_energy                    =  1.10428e+09   # Read energy
act_energy                     =   1.4077e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.89103e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.93964e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.21417e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.20785e+09   # Active standby energy rank.1
average_read_latency           =      103.209   # Average read request latency (cycles)
average_interarrival           =      35.3173   # Average request interarrival latency (cycles)
total_energy                   =  1.40005e+10   # Total energy (pJ)
average_power                  =      1400.05   # Average power (mW)
average_bandwidth              =      2.41537   # Average bandwidth
