

================================================================
== Vitis HLS Report for 'fmm_reduce_kernel'
================================================================
* Date:           Sun Feb 22 21:56:56 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_matrix_from_dram_fu_104    |load_matrix_from_dram    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_greedy_potential_reduce_fu_132  |greedy_potential_reduce  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_store_matrix_to_dram_fu_156     |store_matrix_to_dram     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   11|    5046|   10103|    -|
|Memory           |        -|    -|     128|   51200|    -|
|Multiplexer      |        -|    -|       0|     287|    -|
|Register         |        -|    -|     361|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   11|    5535|   61590|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|       2|      45|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |grp_greedy_potential_reduce_fu_132  |greedy_potential_reduce  |        0|   3|  4366|  8288|    0|
    |grp_load_matrix_from_dram_fu_104    |load_matrix_from_dram    |        0|   4|   334|  1095|    0|
    |grp_store_matrix_to_dram_fu_156     |store_matrix_to_dram     |        0|   4|   346|   720|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |Total                               |                         |        0|  11|  5046| 10103|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF |  LUT  | URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |M_e_0_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_1_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_2_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_3_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |Total    |                          |        0| 128|  51200|    0| 102400|  128|     4|      3276800|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |A_dram_o        |   9|          2|   32|         64|
    |M_e_0_address0  |  17|          4|   15|         60|
    |M_e_0_ce0       |  17|          4|    1|          4|
    |M_e_0_d0        |  13|          3|   32|         96|
    |M_e_0_we0       |  13|          3|    1|          3|
    |M_e_1_address0  |  17|          4|   15|         60|
    |M_e_1_ce0       |  17|          4|    1|          4|
    |M_e_1_d0        |  13|          3|   32|         96|
    |M_e_1_we0       |  13|          3|    1|          3|
    |M_e_2_address0  |  17|          4|   15|         60|
    |M_e_2_ce0       |  17|          4|    1|          4|
    |M_e_2_d0        |  13|          3|   32|         96|
    |M_e_2_we0       |  13|          3|    1|          3|
    |M_e_3_address0  |  17|          4|   15|         60|
    |M_e_3_ce0       |  17|          4|    1|          4|
    |M_e_3_d0        |  13|          3|   32|         96|
    |M_e_3_we0       |  13|          3|    1|          3|
    |M_t             |   9|          2|   32|         64|
    |ap_NS_fsm       |  29|          7|    1|          7|
    +----------------+----+-----------+-----+-----------+
    |Total           | 287|         67|  261|        787|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |A_dram_o_reg                                     |  32|   0|   32|          0|
    |A_dram_read_reg_189                              |  32|   0|   32|          0|
    |M_cols                                           |  32|   0|   32|          0|
    |M_rows                                           |  32|   0|   32|          0|
    |M_t                                              |  32|   0|   32|          0|
    |M_t_capacity                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                        |   6|   0|    6|          0|
    |cols_read_reg_179                                |  32|   0|   32|          0|
    |grp_greedy_potential_reduce_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_fu_104_ap_start_reg    |   1|   0|    1|          0|
    |grp_store_matrix_to_dram_fu_156_ap_start_reg     |   1|   0|    1|          0|
    |k1_read_reg_199                                  |  32|   0|   32|          0|
    |k2_read_reg_194                                  |  32|   0|   32|          0|
    |rows_read_reg_184                                |  32|   0|   32|          0|
    |t_capacity_read_reg_174                          |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 361|   0|  361|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|A_dram_i    |   in|   32|     ap_none|             A_dram|       pointer|
|A_dram_o    |  out|   32|     ap_none|             A_dram|       pointer|
|rows        |   in|   32|     ap_none|               rows|        scalar|
|cols        |   in|   32|     ap_none|               cols|        scalar|
|t_capacity  |   in|   32|     ap_none|         t_capacity|        scalar|
|k1          |   in|   32|     ap_none|                 k1|        scalar|
|k2          |   in|   32|     ap_none|                 k2|        scalar|
+------------+-----+-----+------------+-------------------+--------------+

