// Seed: 1096755959
module module_0;
  supply1 id_1;
  assign id_1 = id_2;
  assign id_1 = -1;
endmodule
program module_1;
  logic [7:0] id_1, id_2;
  wor id_3;
  assign id_2 = id_1;
  assign id_1[1] = id_1;
  tri0 id_4 = -1'h0;
  assign id_3 = -1;
  assign id_3 = -1 || 1;
  assign id_2 = id_1[1];
  module_0 modCall_1 ();
  wire id_5;
  assign id_3 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_9 = id_6;
  module_0 modCall_1 ();
endmodule
