#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug  5 10:54:11 2024
# Process ID: 32440
# Current directory: E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1
# Command line: vivado.exe -log IS_PTC_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source IS_PTC_top.tcl -notrace
# Log file: E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top.vdi
# Journal file: E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1\vivado.jou
# Running On: huiyi, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17023 MB
#-----------------------------------------------------------
source IS_PTC_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/prj11_autofocus/SpiSlave_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top IS_PTC_top -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_1/design_1_axi_amm_bridge_0_1.dcp' for cell 'design_1_wrapper/design_1_i/axi_amm_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.dcp' for cell 'design_1_wrapper/design_1_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_wrapper/design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_wrapper/design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_spi_regmap_top_0_0/design_1_spi_regmap_top_0_0.dcp' for cell 'design_1_wrapper/design_1_i/spi_regmap_top_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_wrapper/design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_wrapper/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1945.965 ; gain = 1.395
INFO: [Netlist 29-17] Analyzing 3484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_wrapper/design_1_i/ila_0 UUID: 0695800e-fe22-5a4e-90e5-7788fe566baf 
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_1/design_1_axi_amm_bridge_0_1.xdc] for cell 'design_1_wrapper/design_1_i/axi_amm_bridge_0/inst'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_1/design_1_axi_amm_bridge_0_1.xdc] for cell 'design_1_wrapper/design_1_i/axi_amm_bridge_0/inst'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_uart16550_0/U0'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.xdc] for cell 'design_1_wrapper/design_1_i/axi_uart16550_0/U0'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1/design_1_axi_uart16550_0_1.xdc] for cell 'design_1_wrapper/design_1_i/axi_uart16550_0/U0'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_wrapper/design_1_i/ila_0/inst'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_wrapper/design_1_i/ila_0/inst'
Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_wrapper/design_1_i/ila_0/inst'
Finished Parsing XDC File [e:/prj11_autofocus/01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_wrapper/design_1_i/ila_0/inst'
Parsing XDC File [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc]
WARNING: [Vivado 12-584] No ports matched 'IIC_scl_io'. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_sda_io'. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_scl_io'. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_sda_io'. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/constrs_2/new/IO_ctrl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2122.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

21 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2122.219 ; gain = 645.043
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.285 ; gain = 26.066

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1494facd5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.348 ; gain = 559.062

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3c8c33c4b6c18572.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3079.035 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10f046a53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 3079.035 ; gain = 20.895

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_2 into driver instance design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_8, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_2__0 into driver instance design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_7__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 180f7336e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3079.035 ; gain = 20.895
INFO: [Opt 31-389] Phase Retarget created 122 cells and removed 156 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e34c41a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 3079.035 ; gain = 20.895
INFO: [Opt 31-389] Phase Constant propagation created 115 cells and removed 27678 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12b2f958d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3079.035 ; gain = 20.895
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 348 cells
INFO: [Opt 31-1021] In phase Sweep, 869 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 12b2f958d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3079.035 ; gain = 20.895
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 12b2f958d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3079.035 ; gain = 20.895
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
Phase 7 Post Processing Netlist | Checksum: 146e4ab82

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3079.035 ; gain = 20.895
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             122  |             156  |                                             66  |
|  Constant propagation         |             115  |           27678  |                                             49  |
|  Sweep                        |               0  |             348  |                                            869  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3079.035 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a4fbde08

Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3079.035 ; gain = 20.895

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 18ef62af8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3165.262 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18ef62af8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.262 ; gain = 86.227

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ef62af8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3165.262 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3165.262 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1189ccac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3165.262 ; gain = 1043.043
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IS_PTC_top_drc_opted.rpt -pb IS_PTC_top_drc_opted.pb -rpx IS_PTC_top_drc_opted.rpx
Command: report_drc -file IS_PTC_top_drc_opted.rpt -pb IS_PTC_top_drc_opted.pb -rpx IS_PTC_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -incremental E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/utils_1/imports/synth_1/IS_PTC_top.dcp
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 987 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 3165.262 ; gain = 0.000
WARNING: [Project 1-471] No reusable place or route information found in incremental checkpoint 'E:/prj11_autofocus/01_app_hyis_ptc0808.srcs/utils_1/imports/synth_1/IS_PTC_top.dcp'. Incremental flow will be skipped.
WARNING: [Vivado 12-12052] Cell Matching (0.02 %) & Net Matching (1.06 %) is less than the threshold values (80.00 %, 75.00 % respectively) needed to run Incremental flow.
INFO: [Vivado 12-23635] Flow is switching to default flow due to incremental criteria not met.
If you would like to continue the incremental flow re-run read_checkpoint -incremental command with -force_incr switch.
If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c89c77fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3165.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1caa021e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.839 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22ac1d515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22ac1d515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22ac1d515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20acdc742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16e916eb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16e916eb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b0f2e23f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 200 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 91 nets or LUTs. Breaked 0 LUT, combined 91 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3165.262 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             91  |                    91  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             91  |                    91  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e20ec4d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 16a7b9093

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16a7b9093

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae87ea75

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f29c9154

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21e9219f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 233fd223d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c13163cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dafc2e37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 229fc3d4f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 229fc3d4f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e90cdc39

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.973 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16b02c97b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 175ddf20a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e90cdc39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.973. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1848de3a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1848de3a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1848de3a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1848de3a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1848de3a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3165.262 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 229c55c42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000
Ending Placer Task | Checksum: 1cb1517e1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.856 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file IS_PTC_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file IS_PTC_top_utilization_placed.rpt -pb IS_PTC_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file IS_PTC_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3165.262 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.933 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.841 . Memory (MB): peak = 3165.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ce0a6585 ConstDB: 0 ShapeSum: fd0ab25c RouteDB: 0
Post Restoration Checksum: NetGraph: bf473260 NumContArr: 3e74f7d0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fdbc2a30

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3205.039 ; gain = 39.777

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fdbc2a30

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3211.688 ; gain = 46.426

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fdbc2a30

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3211.688 ; gain = 46.426
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c07fc7f3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3236.477 ; gain = 71.215
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.236  | TNS=0.000  | WHS=-0.256 | THS=-211.014|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 13880ed71

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3236.477 ; gain = 71.215
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 176e70179

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3246.406 ; gain = 81.145

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6302
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6302
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13b265461

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13b265461

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3246.406 ; gain = 81.145
Phase 3 Initial Routing | Checksum: 1d317c0c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 561
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 94ac4960

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3246.406 ; gain = 81.145
Phase 4 Rip-up And Reroute | Checksum: 94ac4960

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 94ac4960

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 94ac4960

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3246.406 ; gain = 81.145
Phase 5 Delay and Skew Optimization | Checksum: 94ac4960

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fbe4ac05

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.406 ; gain = 81.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.637  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ff3bc88

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.406 ; gain = 81.145
Phase 6 Post Hold Fix | Checksum: 15ff3bc88

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.859066 %
  Global Horizontal Routing Utilization  = 1.08764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12e1e96b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12e1e96b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1804816fa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.406 ; gain = 81.145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.637  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1804816fa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3246.406 ; gain = 81.145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3246.406 ; gain = 81.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3246.406 ; gain = 81.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.983 . Memory (MB): peak = 3258.270 ; gain = 11.863
INFO: [Common 17-1381] The checkpoint 'E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IS_PTC_top_drc_routed.rpt -pb IS_PTC_top_drc_routed.pb -rpx IS_PTC_top_drc_routed.rpx
Command: report_drc -file IS_PTC_top_drc_routed.rpt -pb IS_PTC_top_drc_routed.pb -rpx IS_PTC_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file IS_PTC_top_methodology_drc_routed.rpt -pb IS_PTC_top_methodology_drc_routed.pb -rpx IS_PTC_top_methodology_drc_routed.rpx
Command: report_methodology -file IS_PTC_top_methodology_drc_routed.rpt -pb IS_PTC_top_methodology_drc_routed.pb -rpx IS_PTC_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/prj11_autofocus/01_app_hyis_ptc0808.runs/impl_1/IS_PTC_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file IS_PTC_top_power_routed.rpt -pb IS_PTC_top_power_summary_routed.pb -rpx IS_PTC_top_power_routed.rpx
Command: report_power -file IS_PTC_top_power_routed.rpt -pb IS_PTC_top_power_summary_routed.pb -rpx IS_PTC_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file IS_PTC_top_route_status.rpt -pb IS_PTC_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file IS_PTC_top_timing_summary_routed.rpt -pb IS_PTC_top_timing_summary_routed.pb -rpx IS_PTC_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file IS_PTC_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file IS_PTC_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file IS_PTC_top_bus_skew_routed.rpt -pb IS_PTC_top_bus_skew_routed.pb -rpx IS_PTC_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force IS_PTC_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A4))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A4))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 22059424 bits.
Writing bitstream ./IS_PTC_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3737.637 ; gain = 473.023
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 10:56:52 2024...
