

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2'
================================================================
* Date:           Wed Nov  1 03:32:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      139|      139|  1.390 us|  1.390 us|  139|  139|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_2  |      137|      137|        10|          2|          2|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    411|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     227|    214|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    171|    -|
|Register         |        -|    -|     781|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1008|    988|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U103  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U105     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   2|  227|  214|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln127_fu_244_p2                                          |         +|   0|  0|  16|           9|           3|
    |add_ln131_fu_190_p2                                          |         +|   0|  0|  21|          14|          14|
    |and_ln133_1_fu_339_p2                                        |       and|   0|  0|   2|           1|           1|
    |and_ln133_2_fu_388_p2                                        |       and|   0|  0|   2|           1|           1|
    |and_ln133_3_fu_436_p2                                        |       and|   0|  0|   2|           1|           1|
    |and_ln133_fu_290_p2                                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_542                                             |       and|   0|  0|   2|           1|           1|
    |icmp_ln127_1_fu_238_p2                                       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln127_fu_166_p2                                         |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln133_1_fu_278_p2                                       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln133_2_fu_321_p2                                       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln133_3_fu_327_p2                                       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln133_4_fu_370_p2                                       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln133_5_fu_376_p2                                       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln133_6_fu_418_p2                                       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln133_7_fu_424_p2                                       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln133_fu_272_p2                                         |      icmp|   0|  0|  15|           8|           2|
    |or_ln127_fu_232_p2                                           |        or|   0|  0|   8|           8|           2|
    |or_ln131_fu_212_p2                                           |        or|   0|  0|   7|           7|           1|
    |or_ln133_1_fu_333_p2                                         |        or|   0|  0|   2|           1|           1|
    |or_ln133_2_fu_382_p2                                         |        or|   0|  0|   2|           1|           1|
    |or_ln133_3_fu_430_p2                                         |        or|   0|  0|   2|           1|           1|
    |or_ln133_fu_284_p2                                           |        or|   0|  0|   2|           1|           1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1  |    select|   0|  0|  32|           1|           1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1    |    select|   0|  0|  32|           1|           1|
    |select_ln133_2_fu_394_p3                                     |    select|   0|  0|  32|           1|           1|
    |select_ln133_3_fu_442_p3                                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                                                |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0| 411|         193|          57|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  14|          3|    1|          3|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_1                                              |   9|          2|    9|         18|
    |bw_fu_68                                                           |   9|          2|    9|         18|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  14|          3|   14|         42|
    |grp_fu_140_p0                                                      |  14|          3|   32|         96|
    |grp_fu_144_p0                                                      |  14|          3|   32|         96|
    |grp_fu_148_p0                                                      |  14|          3|   32|         96|
    |grp_fu_153_p0                                                      |  14|          3|   32|         96|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 171|         37|  206|        597|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add15_1_reg_517                                                   |  32|   0|   32|          0|
    |add15_2_reg_524                                                   |  32|   0|   32|          0|
    |add15_3_reg_531                                                   |  32|   0|   32|          0|
    |add_reg_510                                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |   2|   0|    2|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                  |   1|   0|    1|          0|
    |bw_fu_68                                                          |   9|   0|    9|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_505  |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_466  |  14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_reg_471  |  14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_reg_490  |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_reg_495  |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_reg_476  |  13|   0|   14|          1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8_reg_481  |  13|   0|   14|          1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9_reg_500  |  32|   0|   32|          0|
    |icmp_ln127_1_reg_486                                              |   1|   0|    1|          0|
    |icmp_ln127_reg_462                                                |   1|   0|    1|          0|
    |select_ln133_2_reg_538                                            |  32|   0|   32|          0|
    |select_ln133_3_reg_543                                            |  32|   0|   32|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_466  |  64|  32|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_reg_471  |  64|  32|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_reg_476  |  64|  32|   14|          1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8_reg_481  |  64|  32|   14|          1|
    |icmp_ln127_1_reg_486                                              |  64|  32|    1|          0|
    |icmp_ln127_reg_462                                                |  64|  32|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 781| 192|  457|          4|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1025_p_din0                                                 |  out|   32|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1025_p_din1                                                 |  out|   32|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1025_p_opcode                                               |  out|    2|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1025_p_dout0                                                |   in|   32|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1025_p_ce                                                   |  out|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1029_p_din0                                                 |  out|   32|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1029_p_din1                                                 |  out|   32|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1029_p_opcode                                               |  out|    5|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1029_p_dout0                                                |   in|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|grp_fu_1029_p_ce                                                   |  out|    1|  ap_ctrl_hs|         export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2|  return value|
|bitcast_ln125                                                      |   in|   32|     ap_none|                                             bitcast_ln125|        scalar|
|tmp_11                                                             |   in|   14|     ap_none|                                                    tmp_11|        scalar|
|tmp_10                                                             |   in|    7|     ap_none|                                                    tmp_10|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

