{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567815911798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567815911799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 20:25:11 2019 " "Processing started: Fri Sep 06 20:25:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567815911799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1567815911799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1567815911799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1567815912540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567815935244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567815935244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Found entity 1: one_bit_adder" {  } { { "one_bit_adder.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/one_bit_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567815935248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567815935248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_look_ahead_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_look_ahead_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_look_ahead_adder " "Found entity 1: eight_bit_look_ahead_adder" {  } { { "eight_bit_look_ahead_adder.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/eight_bit_look_ahead_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567815935259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567815935259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c.v 1 1 " "Found 1 design units, including 1 entities, in source file c.v" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Found entity 1: c" {  } { { "c.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567815935263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567815935263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_8.v 1 1 " "Found 1 design units, including 1 entities, in source file c_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_8 " "Found entity 1: c_8" {  } { { "c_8.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/c_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567815935268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567815935268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/full_adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567815935275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567815935275 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c87 eight_bit_look_ahead_adder.v(84) " "Verilog HDL Implicit Net warning at eight_bit_look_ahead_adder.v(84): created implicit net for \"c87\"" {  } { { "eight_bit_look_ahead_adder.v" "" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/eight_bit_look_ahead_adder.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567815935276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder " "Elaborating entity \"full_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1567815935342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_8 c_8:cc8 " "Elaborating entity \"c_8\" for hierarchy \"c_8:cc8\"" {  } { { "full_adder.v" "cc8" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/full_adder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567815935345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c c_8:cc8\|c:c21 " "Elaborating entity \"c\" for hierarchy \"c_8:cc8\|c:c21\"" {  } { { "c_8.v" "c21" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/c_8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567815935347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_look_ahead_adder eight_bit_look_ahead_adder:adder1 " "Elaborating entity \"eight_bit_look_ahead_adder\" for hierarchy \"eight_bit_look_ahead_adder:adder1\"" {  } { { "full_adder.v" "adder1" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/full_adder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567815935369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder eight_bit_look_ahead_adder:adder1\|one_bit_adder:add1 " "Elaborating entity \"one_bit_adder\" for hierarchy \"eight_bit_look_ahead_adder:adder1\|one_bit_adder:add1\"" {  } { { "eight_bit_look_ahead_adder.v" "add1" { Text "C:/Users/carri/Documents/College/Semester 5/ECE350/ece350_processor/eight_bit_look_ahead_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567815935373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1567815935728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567815935836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 20:25:35 2019 " "Processing ended: Fri Sep 06 20:25:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567815935836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567815935836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567815935836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567815935836 ""}
