
AVRASM ver. 2.1.30  D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm Mon Nov 29 10:46:52 2021

D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1088): warning: Register r4 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1089): warning: Register r5 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1090): warning: Register r6 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1091): warning: Register r7 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1092): warning: Register r8 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1093): warning: Register r9 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1094): warning: Register r10 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1095): warning: Register r11 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1096): warning: Register r12 already defined by the .DEF directive
D:\Uni\7\Az micro\Az 4\Debug\List\az4.asm(1097): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _counter=R4
                 	.DEF _counter_msb=R5
                 	.DEF _i=R6
                 	.DEF _i_msb=R7
                 	.DEF _j=R8
                 	.DEF _j_msb=R9
                 	.DEF _c=R10
                 	.DEF _c_msb=R11
                 	.DEF _flage=R12
                 	.DEF _flage_msb=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 002a 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 __RESET:
00002a 94f8      	CLI
00002b 27ee      	CLR  R30
00002c bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00002d e0f1      	LDI  R31,1
00002e bffb      	OUT  GICR,R31
00002f bfeb      	OUT  GICR,R30
000030 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000031 e08d      	LDI  R24,(14-2)+1
000032 e0a2      	LDI  R26,2
000033 27bb      	CLR  R27
                 __CLEAR_REG:
000034 93ed      	ST   X+,R30
000035 958a      	DEC  R24
000036 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000037 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000038 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000039 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003a 93ed      	ST   X+,R30
00003b 9701      	SBIW R24,1
00003c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00003d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00003e bfed      	OUT  SPL,R30
00003f e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000040 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000041 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000042 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000043 940c 0085 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 11/26/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;// Declare your global variables here
                 ;int counter;
                 ;int i,j, c, flage;
                 ;
                 ;int seven_seg_number_generator(int x){
                 ; 0000 001E int seven_seg_number_generator(int x){
                 
                 	.CSEG
                 _seven_seg_number_generator:
                 ; .FSTART _seven_seg_number_generator
                 ; 0000 001F     switch(x){
000045 93ba      	ST   -Y,R27
000046 93aa      	ST   -Y,R26
                 ;	x -> Y+0
000047 81e8      	LD   R30,Y
000048 81f9      	LDD  R31,Y+1
                 ; 0000 0020         case 0:
000049 9730      	SBIW R30,0
00004a f411      	BRNE _0x6
                 ; 0000 0021         PORTC = 0b11000000;
00004b ece0      	LDI  R30,LOW(192)
00004c c035      	RJMP _0x4E
                 ; 0000 0022         break;
                 ; 0000 0023 
                 ; 0000 0024         case 1:
                 _0x6:
00004d 30e1      	CPI  R30,LOW(0x1)
00004e e0a0      	LDI  R26,HIGH(0x1)
00004f 07fa      	CPC  R31,R26
000050 f411      	BRNE _0x7
                 ; 0000 0025         PORTC = 0b11111001;
000051 efe9      	LDI  R30,LOW(249)
000052 c02f      	RJMP _0x4E
                 ; 0000 0026         break;
                 ; 0000 0027 
                 ; 0000 0028         case 2:
                 _0x7:
000053 30e2      	CPI  R30,LOW(0x2)
000054 e0a0      	LDI  R26,HIGH(0x2)
000055 07fa      	CPC  R31,R26
000056 f411      	BRNE _0x8
                 ; 0000 0029         PORTC = 0b10100100;
000057 eae4      	LDI  R30,LOW(164)
000058 c029      	RJMP _0x4E
                 ; 0000 002A         break;
                 ; 0000 002B 
                 ; 0000 002C         case 3:
                 _0x8:
000059 30e3      	CPI  R30,LOW(0x3)
00005a e0a0      	LDI  R26,HIGH(0x3)
00005b 07fa      	CPC  R31,R26
00005c f411      	BRNE _0x9
                 ; 0000 002D         PORTC = 0b10110000;
00005d ebe0      	LDI  R30,LOW(176)
00005e c023      	RJMP _0x4E
                 ; 0000 002E         break;
                 ; 0000 002F 
                 ; 0000 0030         case 4:
                 _0x9:
00005f 30e4      	CPI  R30,LOW(0x4)
000060 e0a0      	LDI  R26,HIGH(0x4)
000061 07fa      	CPC  R31,R26
000062 f411      	BRNE _0xA
                 ; 0000 0031         PORTC = 0b10011001;
000063 e9e9      	LDI  R30,LOW(153)
000064 c01d      	RJMP _0x4E
                 ; 0000 0032         break;
                 ; 0000 0033 
                 ; 0000 0034         case 5:
                 _0xA:
000065 30e5      	CPI  R30,LOW(0x5)
000066 e0a0      	LDI  R26,HIGH(0x5)
000067 07fa      	CPC  R31,R26
000068 f411      	BRNE _0xB
                 ; 0000 0035         PORTC = 0b10010010;
000069 e9e2      	LDI  R30,LOW(146)
00006a c017      	RJMP _0x4E
                 ; 0000 0036         break;
                 ; 0000 0037 
                 ; 0000 0038         case 6:
                 _0xB:
00006b 30e6      	CPI  R30,LOW(0x6)
00006c e0a0      	LDI  R26,HIGH(0x6)
00006d 07fa      	CPC  R31,R26
00006e f411      	BRNE _0xC
                 ; 0000 0039         PORTC = 0b10000010;
00006f e8e2      	LDI  R30,LOW(130)
000070 c011      	RJMP _0x4E
                 ; 0000 003A         break;
                 ; 0000 003B 
                 ; 0000 003C         case 7:
                 _0xC:
000071 30e7      	CPI  R30,LOW(0x7)
000072 e0a0      	LDI  R26,HIGH(0x7)
000073 07fa      	CPC  R31,R26
000074 f411      	BRNE _0xD
                 ; 0000 003D         PORTC = 0b11111000;
000075 efe8      	LDI  R30,LOW(248)
000076 c00b      	RJMP _0x4E
                 ; 0000 003E         break;
                 ; 0000 003F 
                 ; 0000 0040         case 8:
                 _0xD:
000077 30e8      	CPI  R30,LOW(0x8)
000078 e0a0      	LDI  R26,HIGH(0x8)
000079 07fa      	CPC  R31,R26
00007a f411      	BRNE _0xE
                 ; 0000 0041         PORTC = 0b10000000;
00007b e8e0      	LDI  R30,LOW(128)
00007c c005      	RJMP _0x4E
                 ; 0000 0042         break;
                 ; 0000 0043 
                 ; 0000 0044         case 9:
                 _0xE:
00007d 30e9      	CPI  R30,LOW(0x9)
00007e e0a0      	LDI  R26,HIGH(0x9)
00007f 07fa      	CPC  R31,R26
000080 f411      	BRNE _0x5
                 ; 0000 0045         PORTC = 0b10010000;
000081 e9e0      	LDI  R30,LOW(144)
                 _0x4E:
000082 bbe5      	OUT  0x15,R30
                 ; 0000 0046         break;
                 ; 0000 0047     }
                 _0x5:
                 ; 0000 0048 }
000083 9622      	ADIW R28,2
000084 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 004B {
                 _main:
                 ; .FSTART _main
                 ; 0000 004C // Declare your local variables here
                 ; 0000 004D 
                 ; 0000 004E // Input/Output Ports initialization
                 ; 0000 004F // Port A initialization
                 ; 0000 0050 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0051 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000085 e0e0      	LDI  R30,LOW(0)
000086 bbea      	OUT  0x1A,R30
                 ; 0000 0052 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0053 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000087 bbeb      	OUT  0x1B,R30
                 ; 0000 0054 
                 ; 0000 0055 // Port B initialization
                 ; 0000 0056 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0057 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000088 bbe7      	OUT  0x17,R30
                 ; 0000 0058 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0059 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000089 bbe8      	OUT  0x18,R30
                 ; 0000 005A 
                 ; 0000 005B // Port C initialization
                 ; 0000 005C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005D DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00008a bbe4      	OUT  0x14,R30
                 ; 0000 005E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005F PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00008b bbe5      	OUT  0x15,R30
                 ; 0000 0060 
                 ; 0000 0061 // Port D initialization
                 ; 0000 0062 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0063 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00008c bbe1      	OUT  0x11,R30
                 ; 0000 0064 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0065 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00008d bbe2      	OUT  0x12,R30
                 ; 0000 0066 
                 ; 0000 0067 // Timer/Counter 0 initialization
                 ; 0000 0068 // Clock source: System Clock
                 ; 0000 0069 // Clock value: Timer 0 Stopped
                 ; 0000 006A // Mode: Normal top=0xFF
                 ; 0000 006B // OC0 output: Disconnected
                 ; 0000 006C TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00008e bfe3      	OUT  0x33,R30
                 ; 0000 006D TCNT0=0x00;
00008f bfe2      	OUT  0x32,R30
                 ; 0000 006E OCR0=0x00;
000090 bfec      	OUT  0x3C,R30
                 ; 0000 006F 
                 ; 0000 0070 // Timer/Counter 1 initialization
                 ; 0000 0071 // Clock source: System Clock
                 ; 0000 0072 // Clock value: Timer1 Stopped
                 ; 0000 0073 // Mode: Normal top=0xFFFF
                 ; 0000 0074 // OC1A output: Disconnected
                 ; 0000 0075 // OC1B output: Disconnected
                 ; 0000 0076 // Noise Canceler: Off
                 ; 0000 0077 // Input Capture on Falling Edge
                 ; 0000 0078 // Timer1 Overflow Interrupt: Off
                 ; 0000 0079 // Input Capture Interrupt: Off
                 ; 0000 007A // Compare A Match Interrupt: Off
                 ; 0000 007B // Compare B Match Interrupt: Off
                 ; 0000 007C TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000091 bdef      	OUT  0x2F,R30
                 ; 0000 007D TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000092 bdee      	OUT  0x2E,R30
                 ; 0000 007E TCNT1H=0x00;
000093 bded      	OUT  0x2D,R30
                 ; 0000 007F TCNT1L=0x00;
000094 bdec      	OUT  0x2C,R30
                 ; 0000 0080 ICR1H=0x00;
000095 bde7      	OUT  0x27,R30
                 ; 0000 0081 ICR1L=0x00;
000096 bde6      	OUT  0x26,R30
                 ; 0000 0082 OCR1AH=0x00;
000097 bdeb      	OUT  0x2B,R30
                 ; 0000 0083 OCR1AL=0x00;
000098 bdea      	OUT  0x2A,R30
                 ; 0000 0084 OCR1BH=0x00;
000099 bde9      	OUT  0x29,R30
                 ; 0000 0085 OCR1BL=0x00;
00009a bde8      	OUT  0x28,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer/Counter 2 initialization
                 ; 0000 0088 // Clock source: System Clock
                 ; 0000 0089 // Clock value: Timer2 Stopped
                 ; 0000 008A // Mode: Normal top=0xFF
                 ; 0000 008B // OC2 output: Disconnected
                 ; 0000 008C ASSR=0<<AS2;
00009b bde2      	OUT  0x22,R30
                 ; 0000 008D TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00009c bde5      	OUT  0x25,R30
                 ; 0000 008E TCNT2=0x00;
00009d bde4      	OUT  0x24,R30
                 ; 0000 008F OCR2=0x00;
00009e bde3      	OUT  0x23,R30
                 ; 0000 0090 
                 ; 0000 0091 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0092 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00009f bfe9      	OUT  0x39,R30
                 ; 0000 0093 
                 ; 0000 0094 // External Interrupt(s) initialization
                 ; 0000 0095 // INT0: Off
                 ; 0000 0096 // INT1: Off
                 ; 0000 0097 // INT2: Off
                 ; 0000 0098 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000a0 bfe5      	OUT  0x35,R30
                 ; 0000 0099 MCUCSR=(0<<ISC2);
0000a1 bfe4      	OUT  0x34,R30
                 ; 0000 009A 
                 ; 0000 009B // USART initialization
                 ; 0000 009C // USART disabled
                 ; 0000 009D UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000a2 b9ea      	OUT  0xA,R30
                 ; 0000 009E 
                 ; 0000 009F // Analog Comparator initialization
                 ; 0000 00A0 // Analog Comparator: Off
                 ; 0000 00A1 // The Analog Comparator's positive input is
                 ; 0000 00A2 // connected to the AIN0 pin
                 ; 0000 00A3 // The Analog Comparator's negative input is
                 ; 0000 00A4 // connected to the AIN1 pin
                 ; 0000 00A5 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000a3 e8e0      	LDI  R30,LOW(128)
0000a4 b9e8      	OUT  0x8,R30
                 ; 0000 00A6 SFIOR=(0<<ACME);
0000a5 e0e0      	LDI  R30,LOW(0)
0000a6 bfe0      	OUT  0x30,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // ADC initialization
                 ; 0000 00A9 // ADC disabled
                 ; 0000 00AA ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000a7 b9e6      	OUT  0x6,R30
                 ; 0000 00AB 
                 ; 0000 00AC // SPI initialization
                 ; 0000 00AD // SPI disabled
                 ; 0000 00AE SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000a8 b9ed      	OUT  0xD,R30
                 ; 0000 00AF 
                 ; 0000 00B0 // TWI initialization
                 ; 0000 00B1 // TWI disabled
                 ; 0000 00B2 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000a9 bfe6      	OUT  0x36,R30
                 ; 0000 00B3 DDRC = 0xff;
0000aa efef      	LDI  R30,LOW(255)
0000ab bbe4      	OUT  0x14,R30
                 ; 0000 00B4 DDRD = 0x03;
0000ac e0e3      	LDI  R30,LOW(3)
0000ad bbe1      	OUT  0x11,R30
                 ; 0000 00B5 DDRA = 0x00;
0000ae e0e0      	LDI  R30,LOW(0)
0000af bbea      	OUT  0x1A,R30
                 ; 0000 00B6 
                 ; 0000 00B7 counter = 0;
0000b0 2444      	CLR  R4
0000b1 2455      	CLR  R5
                 ; 0000 00B8 flage = 0;
0000b2 24cc      	CLR  R12
0000b3 24dd      	CLR  R13
                 ; 0000 00B9 
                 ; 0000 00BA while (1)
                 _0x10:
                 ; 0000 00BB       {
                 ; 0000 00BC       // Place your code here
                 ; 0000 00BD       // 0 0
                 ; 0000 00BE       if (PINA.0 == 0 && PINA.1 == 0){
0000b4 99c8      	SBIC 0x19,0
0000b5 c002      	RJMP _0x14
0000b6 9bc9      	SBIS 0x19,1
0000b7 c001      	RJMP _0x15
                 _0x14:
0000b8 c010      	RJMP _0x13
                 _0x15:
                 ; 0000 00BF             while(1){
                 _0x16:
                 ; 0000 00C0             if (!(PINA.0 == 0 && PINA.1 == 0)) { break; }
0000b9 99c8      	SBIC 0x19,0
0000ba c002      	RJMP _0x1A
0000bb 9bc9      	SBIS 0x19,1
0000bc c001      	RJMP _0x19
                 _0x1A:
0000bd c00b      	RJMP _0x18
                 ; 0000 00C1             PORTD = 0x01;
                 _0x19:
0000be e0e1      	LDI  R30,LOW(1)
0000bf d0ae      	RCALL SUBOPT_0x0
                 ; 0000 00C2             seven_seg_number_generator( (counter+flage)/10 );
0000c0 940e 01c0 	CALL __DIVW21
0000c2 d0b2      	RCALL SUBOPT_0x1
                 ; 0000 00C3             delay_ms(10);
                 ; 0000 00C4 
                 ; 0000 00C5             PORTD = 0x02;
0000c3 e0e2      	LDI  R30,LOW(2)
0000c4 d0a9      	RCALL SUBOPT_0x0
                 ; 0000 00C6             seven_seg_number_generator( (counter+flage)%10 );
0000c5 940e 01c5 	CALL __MODW21
0000c7 d0ad      	RCALL SUBOPT_0x1
                 ; 0000 00C7             delay_ms(10);
                 ; 0000 00C8             }
0000c8 cff0      	RJMP _0x16
                 _0x18:
                 ; 0000 00C9       }
                 ; 0000 00CA 
                 ; 0000 00CB       // 0 1
                 ; 0000 00CC       if (PINA.0 == 1 && PINA.1 == 0){
                 _0x13:
0000c9 9bc8      	SBIS 0x19,0
0000ca c002      	RJMP _0x1D
0000cb 9bc9      	SBIS 0x19,1
0000cc c001      	RJMP _0x1E
                 _0x1D:
0000cd c02e      	RJMP _0x1C
                 _0x1E:
                 ; 0000 00CD           flage = -1;
0000ce efef      	LDI  R30,LOW(65535)
0000cf efff      	LDI  R31,HIGH(65535)
0000d0 d0aa      	RCALL SUBOPT_0x2
                 ; 0000 00CE 
                 ; 0000 00CF           for(i=(counter / 10); i <= 9 ; i++){
                 _0x20:
0000d1 e0e9      	LDI  R30,LOW(9)
0000d2 e0f0      	LDI  R31,HIGH(9)
0000d3 15e6      	CP   R30,R6
0000d4 05f7      	CPC  R31,R7
0000d5 f134      	BRLT _0x21
                 ; 0000 00D0 
                 ; 0000 00D1             for(j=(counter % 10); j <= 9 ;j++){
0000d6 d0ac      	RCALL SUBOPT_0x3
                 _0x23:
0000d7 e0e9      	LDI  R30,LOW(9)
0000d8 e0f0      	LDI  R31,HIGH(9)
0000d9 15e8      	CP   R30,R8
0000da 05f9      	CPC  R31,R9
0000db f0e4      	BRLT _0x24
                 ; 0000 00D2 
                 ; 0000 00D3             if(!(PINA.0 == 1 && PINA.1 == 0)){ break; }
0000dc 9bc8      	SBIS 0x19,0
0000dd c002      	RJMP _0x26
0000de 9bc9      	SBIS 0x19,1
0000df c001      	RJMP _0x25
                 _0x26:
0000e0 c017      	RJMP _0x24
                 ; 0000 00D4 
                 ; 0000 00D5             for(c=0; c<100 ;c++){
                 _0x25:
0000e1 24aa      	CLR  R10
0000e2 24bb      	CLR  R11
                 _0x29:
0000e3 d0a6      	RCALL SUBOPT_0x4
0000e4 f42c      	BRGE _0x2A
                 ; 0000 00D6             PORTD = 0x01;
0000e5 d0a9      	RCALL SUBOPT_0x5
                 ; 0000 00D7             seven_seg_number_generator(i);
                 ; 0000 00D8 
                 ; 0000 00D9             delay_ms(5);
                 ; 0000 00DA 
                 ; 0000 00DB             PORTD = 0x02;
                 ; 0000 00DC             seven_seg_number_generator(j);
                 ; 0000 00DD 
                 ; 0000 00DE 
                 ; 0000 00DF             delay_ms(5);
                 ; 0000 00E0             }
0000e6 01f5      	MOVW R30,R10
0000e7 9631      	ADIW R30,1
0000e8 015f      	MOVW R10,R30
0000e9 cff9      	RJMP _0x29
                 _0x2A:
                 ; 0000 00E1 
                 ; 0000 00E2             counter = counter + 1;
0000ea 01f2      	MOVW R30,R4
0000eb 9631      	ADIW R30,1
0000ec 012f      	MOVW R4,R30
                 ; 0000 00E3 
                 ; 0000 00E4             if(counter == 100){
0000ed e6e4      	LDI  R30,LOW(100)
0000ee e0f0      	LDI  R31,HIGH(100)
0000ef 15e4      	CP   R30,R4
0000f0 05f5      	CPC  R31,R5
0000f1 f411      	BRNE _0x2B
                 ; 0000 00E5                 counter = 0;
0000f2 2444      	CLR  R4
0000f3 2455      	CLR  R5
                 ; 0000 00E6             }
                 ; 0000 00E7 
                 ; 0000 00E8             }
                 _0x2B:
0000f4 01f4      	MOVW R30,R8
0000f5 9631      	ADIW R30,1
0000f6 014f      	MOVW R8,R30
0000f7 cfdf      	RJMP _0x23
                 _0x24:
                 ; 0000 00E9           }
0000f8 01f3      	MOVW R30,R6
0000f9 9631      	ADIW R30,1
0000fa 013f      	MOVW R6,R30
0000fb cfd5      	RJMP _0x20
                 _0x21:
                 ; 0000 00EA       }
                 ; 0000 00EB 
                 ; 0000 00EC 
                 ; 0000 00ED       // 1 0
                 ; 0000 00EE       if (PINA.0 == 0 && PINA.1 == 1){
                 _0x1C:
0000fc 99c8      	SBIC 0x19,0
0000fd c002      	RJMP _0x2D
0000fe 99c9      	SBIC 0x19,1
0000ff c001      	RJMP _0x2E
                 _0x2D:
000100 c02d      	RJMP _0x2C
                 _0x2E:
                 ; 0000 00EF         flage = 1;
000101 e0e1      	LDI  R30,LOW(1)
000102 e0f0      	LDI  R31,HIGH(1)
000103 d077      	RCALL SUBOPT_0x2
                 ; 0000 00F0 
                 ; 0000 00F1         //counter = 99;
                 ; 0000 00F2         for(i=(counter / 10); i>= 0 ; i--){
                 _0x30:
000104 2400      	CLR  R0
000105 1460      	CP   R6,R0
000106 0470      	CPC  R7,R0
000107 f134      	BRLT _0x31
                 ; 0000 00F3 
                 ; 0000 00F4             for(j=(counter % 10); j >= 0 ;j--){
000108 d07a      	RCALL SUBOPT_0x3
                 _0x33:
000109 2400      	CLR  R0
00010a 1480      	CP   R8,R0
00010b 0490      	CPC  R9,R0
00010c f0ec      	BRLT _0x34
                 ; 0000 00F5 
                 ; 0000 00F6             if(!(PINA.0 == 0 && PINA.1 == 1)){ break; }
00010d 99c8      	SBIC 0x19,0
00010e c002      	RJMP _0x36
00010f 99c9      	SBIC 0x19,1
000110 c001      	RJMP _0x35
                 _0x36:
000111 c018      	RJMP _0x34
                 ; 0000 00F7 
                 ; 0000 00F8             for(c=0; c<100 ;c++){
                 _0x35:
000112 24aa      	CLR  R10
000113 24bb      	CLR  R11
                 _0x39:
000114 d075      	RCALL SUBOPT_0x4
000115 f42c      	BRGE _0x3A
                 ; 0000 00F9             PORTD = 0x01;
000116 d078      	RCALL SUBOPT_0x5
                 ; 0000 00FA             seven_seg_number_generator(i);
                 ; 0000 00FB 
                 ; 0000 00FC             delay_ms(5);
                 ; 0000 00FD 
                 ; 0000 00FE             PORTD = 0x02;
                 ; 0000 00FF             seven_seg_number_generator(j);
                 ; 0000 0100 
                 ; 0000 0101 
                 ; 0000 0102             delay_ms(5);
                 ; 0000 0103             }
000117 01f5      	MOVW R30,R10
000118 9631      	ADIW R30,1
000119 015f      	MOVW R10,R30
00011a cff9      	RJMP _0x39
                 _0x3A:
                 ; 0000 0104 
                 ; 0000 0105             counter = counter - 1;
00011b 01f2      	MOVW R30,R4
00011c 9731      	SBIW R30,1
00011d 012f      	MOVW R4,R30
                 ; 0000 0106 
                 ; 0000 0107             if(counter == -1){
00011e efef      	LDI  R30,LOW(65535)
00011f efff      	LDI  R31,HIGH(65535)
000120 15e4      	CP   R30,R4
000121 05f5      	CPC  R31,R5
000122 f419      	BRNE _0x3B
                 ; 0000 0108                 counter = 99;
000123 e6e3      	LDI  R30,LOW(99)
000124 e0f0      	LDI  R31,HIGH(99)
000125 012f      	MOVW R4,R30
                 ; 0000 0109             }
                 ; 0000 010A 
                 ; 0000 010B             }
                 _0x3B:
000126 01f4      	MOVW R30,R8
000127 9731      	SBIW R30,1
000128 014f      	MOVW R8,R30
000129 cfdf      	RJMP _0x33
                 _0x34:
                 ; 0000 010C           }
00012a 01f3      	MOVW R30,R6
00012b 9731      	SBIW R30,1
00012c 013f      	MOVW R6,R30
00012d cfd6      	RJMP _0x30
                 _0x31:
                 ; 0000 010D       }
                 ; 0000 010E 
                 ; 0000 010F       // 1 1
                 ; 0000 0110       if (PINA.0 == 1 && PINA.1 == 1){
                 _0x2C:
00012e 9bc8      	SBIS 0x19,0
00012f c002      	RJMP _0x3D
000130 99c9      	SBIC 0x19,1
000131 c001      	RJMP _0x3E
                 _0x3D:
000132 c039      	RJMP _0x3C
                 _0x3E:
                 ; 0000 0111           //counter = 0;
                 ; 0000 0112           for(i=(counter / 10); i <= 9 ; i += 1){
000133 01d2      	MOVW R26,R4
000134 e0ea      	LDI  R30,LOW(10)
000135 e0f0      	LDI  R31,HIGH(10)
000136 940e 01c0 	CALL __DIVW21
000138 013f      	MOVW R6,R30
                 _0x40:
000139 e0e9      	LDI  R30,LOW(9)
00013a e0f0      	LDI  R31,HIGH(9)
00013b 15e6      	CP   R30,R6
00013c 05f7      	CPC  R31,R7
00013d f174      	BRLT _0x41
                 ; 0000 0113 
                 ; 0000 0114             for(j=(counter % 10); j <= 9 ; j += 2){
00013e d044      	RCALL SUBOPT_0x3
                 _0x43:
00013f e0e9      	LDI  R30,LOW(9)
000140 e0f0      	LDI  R31,HIGH(9)
000141 15e8      	CP   R30,R8
000142 05f9      	CPC  R31,R9
000143 f124      	BRLT _0x44
                 ; 0000 0115 
                 ; 0000 0116             if(!(PINA.0 == 1 && PINA.1 == 1)){ break; }
000144 9bc8      	SBIS 0x19,0
000145 c002      	RJMP _0x46
000146 99c9      	SBIC 0x19,1
000147 c001      	RJMP _0x45
                 _0x46:
000148 c01f      	RJMP _0x44
                 ; 0000 0117 
                 ; 0000 0118             for(c=0; c<100 ;c++){
                 _0x45:
000149 24aa      	CLR  R10
00014a 24bb      	CLR  R11
                 _0x49:
00014b d03e      	RCALL SUBOPT_0x4
00014c f42c      	BRGE _0x4A
                 ; 0000 0119             PORTD = 0x01;
00014d d041      	RCALL SUBOPT_0x5
                 ; 0000 011A             seven_seg_number_generator(i);
                 ; 0000 011B 
                 ; 0000 011C             delay_ms(5);
                 ; 0000 011D 
                 ; 0000 011E             PORTD = 0x02;
                 ; 0000 011F             seven_seg_number_generator(j);
                 ; 0000 0120 
                 ; 0000 0121 
                 ; 0000 0122             delay_ms(5);
                 ; 0000 0123             }
00014e 01f5      	MOVW R30,R10
00014f 9631      	ADIW R30,1
000150 015f      	MOVW R10,R30
000151 cff9      	RJMP _0x49
                 _0x4A:
                 ; 0000 0124 
                 ; 0000 0125             counter = counter + 2;
000152 01f2      	MOVW R30,R4
000153 9632      	ADIW R30,2
000154 012f      	MOVW R4,R30
                 ; 0000 0126 
                 ; 0000 0127             if(counter == 100){
000155 e6e4      	LDI  R30,LOW(100)
000156 e0f0      	LDI  R31,HIGH(100)
000157 15e4      	CP   R30,R4
000158 05f5      	CPC  R31,R5
000159 f411      	BRNE _0x4B
                 ; 0000 0128                 counter = 0;
00015a 2444      	CLR  R4
00015b 2455      	CLR  R5
                 ; 0000 0129             }
                 ; 0000 012A             if(counter == 101){
                 _0x4B:
00015c e6e5      	LDI  R30,LOW(101)
00015d e0f0      	LDI  R31,HIGH(101)
00015e 15e4      	CP   R30,R4
00015f 05f5      	CPC  R31,R5
000160 f419      	BRNE _0x4C
                 ; 0000 012B                 counter = 1;
000161 e0e1      	LDI  R30,LOW(1)
000162 e0f0      	LDI  R31,HIGH(1)
000163 012f      	MOVW R4,R30
                 ; 0000 012C             }
                 ; 0000 012D 
                 ; 0000 012E             }
                 _0x4C:
000164 01f4      	MOVW R30,R8
000165 9632      	ADIW R30,2
000166 014f      	MOVW R8,R30
000167 cfd7      	RJMP _0x43
                 _0x44:
                 ; 0000 012F           }
000168 01f3      	MOVW R30,R6
000169 9631      	ADIW R30,1
00016a 013f      	MOVW R6,R30
00016b cfcd      	RJMP _0x40
                 _0x41:
                 ; 0000 0130       }
                 ; 0000 0131 
                 ; 0000 0132       }
                 _0x3C:
00016c cf47      	RJMP _0x10
                 ; 0000 0133 }
                 _0x4D:
00016d cfff      	RJMP _0x4D
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00016e bbe2      	OUT  0x12,R30
00016f 01d6      	MOVW R26,R12
000170 0da4      	ADD  R26,R4
000171 1db5      	ADC  R27,R5
000172 e0ea      	LDI  R30,LOW(10)
000173 e0f0      	LDI  R31,HIGH(10)
000174 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
000175 01df      	MOVW R26,R30
000176 dece      	RCALL _seven_seg_number_generator
000177 e0aa      	LDI  R26,LOW(10)
000178 e0b0      	LDI  R27,0
000179 940c 019f 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
00017b 016f      	MOVW R12,R30
00017c 01d2      	MOVW R26,R4
00017d e0ea      	LDI  R30,LOW(10)
00017e e0f0      	LDI  R31,HIGH(10)
00017f 940e 01c0 	CALL __DIVW21
000181 013f      	MOVW R6,R30
000182 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x3:
000183 01d2      	MOVW R26,R4
000184 e0ea      	LDI  R30,LOW(10)
000185 e0f0      	LDI  R31,HIGH(10)
000186 940e 01c5 	CALL __MODW21
000188 014f      	MOVW R8,R30
000189 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00018a e6e4      	LDI  R30,LOW(100)
00018b e0f0      	LDI  R31,HIGH(100)
00018c 16ae      	CP   R10,R30
00018d 06bf      	CPC  R11,R31
00018e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:29 WORDS
                 SUBOPT_0x5:
00018f e0e1      	LDI  R30,LOW(1)
000190 bbe2      	OUT  0x12,R30
000191 01d3      	MOVW R26,R6
000192 deb2      	RCALL _seven_seg_number_generator
000193 e0a5      	LDI  R26,LOW(5)
000194 e0b0      	LDI  R27,0
000195 940e 019f 	CALL _delay_ms
000197 e0e2      	LDI  R30,LOW(2)
000198 bbe2      	OUT  0x12,R30
000199 01d4      	MOVW R26,R8
00019a deaa      	RCALL _seven_seg_number_generator
00019b e0a5      	LDI  R26,LOW(5)
00019c e0b0      	LDI  R27,0
00019d 940c 019f 	JMP  _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
00019f 9610      	adiw r26,0
0001a0 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001a1 ef8a     +LDI R24 , LOW ( 0xFA )
0001a2 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0001a3 9701     +SBIW R24 , 1
0001a4 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0001a5 95a8      	wdr
0001a6 9711      	sbiw r26,1
0001a7 f7c9      	brne __delay_ms0
                 __delay_ms1:
0001a8 9508      	ret
                 
                 __ANEGW1:
0001a9 95f1      	NEG  R31
0001aa 95e1      	NEG  R30
0001ab 40f0      	SBCI R31,0
0001ac 9508      	RET
                 
                 __DIVW21U:
0001ad 2400      	CLR  R0
0001ae 2411      	CLR  R1
0001af e190      	LDI  R25,16
                 __DIVW21U1:
0001b0 0faa      	LSL  R26
0001b1 1fbb      	ROL  R27
0001b2 1c00      	ROL  R0
0001b3 1c11      	ROL  R1
0001b4 1a0e      	SUB  R0,R30
0001b5 0a1f      	SBC  R1,R31
0001b6 f418      	BRCC __DIVW21U2
0001b7 0e0e      	ADD  R0,R30
0001b8 1e1f      	ADC  R1,R31
0001b9 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0001ba 60a1      	SBR  R26,1
                 __DIVW21U3:
0001bb 959a      	DEC  R25
0001bc f799      	BRNE __DIVW21U1
0001bd 01fd      	MOVW R30,R26
0001be 01d0      	MOVW R26,R0
0001bf 9508      	RET
                 
                 __DIVW21:
0001c0 d012      	RCALL __CHKSIGNW
0001c1 dfeb      	RCALL __DIVW21U
0001c2 f40e      	BRTC __DIVW211
0001c3 dfe5      	RCALL __ANEGW1
                 __DIVW211:
0001c4 9508      	RET
                 
                 __MODW21:
0001c5 94e8      	CLT
0001c6 ffb7      	SBRS R27,7
0001c7 c004      	RJMP __MODW211
0001c8 95a0      	COM  R26
0001c9 95b0      	COM  R27
0001ca 9611      	ADIW R26,1
0001cb 9468      	SET
                 __MODW211:
0001cc fdf7      	SBRC R31,7
0001cd dfdb      	RCALL __ANEGW1
0001ce dfde      	RCALL __DIVW21U
0001cf 01fd      	MOVW R30,R26
0001d0 f40e      	BRTC __MODW212
0001d1 dfd7      	RCALL __ANEGW1
                 __MODW212:
0001d2 9508      	RET
                 
                 __CHKSIGNW:
0001d3 94e8      	CLT
0001d4 fff7      	SBRS R31,7
0001d5 c002      	RJMP __CHKSW1
0001d6 dfd2      	RCALL __ANEGW1
0001d7 9468      	SET
                 __CHKSW1:
0001d8 ffb7      	SBRS R27,7
0001d9 c006      	RJMP __CHKSW2
0001da 95a0      	COM  R26
0001db 95b0      	COM  R27
0001dc 9611      	ADIW R26,1
0001dd f800      	BLD  R0,0
0001de 9403      	INC  R0
0001df fa00      	BST  R0,0
                 __CHKSW2:
0001e0 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  14 r1 :   4 r2 :   0 r3 :   0 r4 :  19 r5 :   8 r6 :  12 r7 :   3 
r8 :  11 r9 :   3 r10:  10 r11:   4 r12:   3 r13:   1 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   6 r25:   4 r26:  43 r27:  11 r28:   2 r29:   1 r30: 156 r31:  44 
x  :   2 y  :   4 z  :   0 
Registers used: 22 out of 35 (62.9%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   2 
adiw  :  13 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   1 
brge  :   3 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   6 brmi  :   0 brne  :  19 brpl  :   0 brsh  :   0 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :   6 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  20 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :  11 cpc   :  20 cpi   :   9 cpse  :   0 dec   :   2 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   1 jmp   :  24 ld    :   1 ldd   :   1 ldi   :  82 
lds   :   0 lpm   :   0 lsl   :   1 lsr   :   0 mov   :   0 movw  :  40 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   0 out   :  47 pop   :   0 push  :   0 rcall :  25 ret   :  11 
reti  :   0 rjmp  :  49 rol   :   3 ror   :   0 sbc   :   1 sbci  :   1 
sbi   :   0 sbic  :   8 sbis  :   8 sbiw  :   7 sbr   :   1 sbrc  :   1 
sbrs  :   3 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   4 std   :   0 sts   :   0 sub   :   1 subi  :   0 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 45 out of 116 (38.8%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003c2    962      0    962   32768   2.9%
[.dseg] 0x000060 0x000260      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 10 warnings
