<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2S30 (0x020920DD)" sof_file="top.sof" top_level_entity="ssram_fifo_tb">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="63"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="64"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="2040"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2011/04/26 23:05:58  #0">
      <clock name="clk_i" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[0]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[10]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[11]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[12]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[13]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[14]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[15]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[16]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[17]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[18]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[19]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[1]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[2]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[3]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[4]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[5]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[6]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[7]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[8]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[9]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|empty_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|full_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_we_i" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|rd_i" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_t_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_oe_n_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_we_n_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|vld_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|wr_i" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_idle" tap_mode="classic" type="state machine"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_read" tap_mode="classic" type="state machine"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_reset_fifo" tap_mode="classic" type="state machine"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_write" tap_mode="classic" type="state machine"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[0]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[10]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[11]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[12]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[13]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[14]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[15]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[16]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[17]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[18]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[19]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[1]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[2]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[3]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[4]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[5]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[6]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[7]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[8]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|cnt[9]" tap_mode="classic" type="register"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|d_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|empty_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|full_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|q_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_addr_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ram_we_i" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|rd_i" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[32]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[33]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[34]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[35]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_t_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_oe_n_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_we_n_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|vld_o" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo:ssram_fifo_1|wr_i" tap_mode="classic" type="combinatorial"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_idle" tap_mode="classic" type="state machine"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_read" tap_mode="classic" type="state machine"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_reset_fifo" tap_mode="classic" type="state machine"/>
          <wire name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_write" tap_mode="classic" type="state machine"/>
        </data_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|cnt" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[19]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|d_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[35]"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|empty_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|full_o"/>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|q_o" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[35]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ram_addr_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[18]"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_we_i"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|rd_i"/>
          <bus is_signal_inverted="no" link="all" mnemonics="state_table (3)" name="ssram_fifo_tester:ssram_fifo_tester_1|state" order="lsb_to_msb" state="collapse" type="state machine">
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_idle"/>
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_read"/>
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_reset_fifo"/>
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_write"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|vld_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|wr_i"/>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[18]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[35]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[35]"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_t_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_oe_n_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_we_n_o"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|cnt" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|cnt[19]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|d_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|d_i[35]"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|empty_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|full_o"/>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|q_o" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|q_o[35]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ram_addr_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_addr_i[18]"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ram_we_i"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|rd_i"/>
          <bus is_signal_inverted="no" link="all" mnemonics="state_table (3)" name="ssram_fifo_tester:ssram_fifo_tester_1|state" order="lsb_to_msb" state="collapse" type="state machine">
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_idle"/>
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_read"/>
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_reset_fifo"/>
            <net is_signal_inverted="no" name="ssram_fifo_tester:ssram_fifo_tester_1|state.s_write"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|vld_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|wr_i"/>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_addr_o[18]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_i[35]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[0]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[1]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[2]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[3]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[4]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[5]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[6]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[7]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[8]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[9]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[10]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[11]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[12]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[13]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[14]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[15]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[16]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[17]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[18]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[19]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[20]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[21]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[22]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[23]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[24]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[25]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[26]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[27]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[28]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[29]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[30]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[31]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[32]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[33]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[34]"/>
            <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_o[35]"/>
          </bus>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_d_t_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_oe_n_o"/>
          <net is_signal_inverted="no" name="ssram_fifo:ssram_fifo_1|ssram_inf:ram|ssram_we_n_o"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" global_temp="1" name="trigger: 2011/04/26 23:05:58  #1" position="pre" power_up_trigger_mode="false" segment_size="1" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'ssram_fifo:ssram_fifo_1|rd_i' == falling edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics>
    <table name="state_table" width="3">
      <symbol name="s_idle" value="001"/>
      <symbol name="s_read" value="010"/>
      <symbol name="s_write" value="100"/>
    </table>
    <table name="state_table (1)" width="4">
      <symbol name="s_idle" value="0001"/>
      <symbol name="s_read" value="0010"/>
      <symbol name="s_reset_fifo" value="0100"/>
      <symbol name="s_write" value="1000"/>
    </table>
    <table name="state_table (2)" width="3">
      <symbol name="s_idle" value="001"/>
      <symbol name="s_read" value="010"/>
      <symbol name="s_write" value="100"/>
    </table>
    <table name="state_table (3)" width="4">
      <symbol name="s_idle" value="0001"/>
      <symbol name="s_read" value="0010"/>
      <symbol name="s_reset_fifo" value="0100"/>
      <symbol name="s_write" value="1000"/>
    </table>
  </mnemonics>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="column width" size="18" value="34,34,301,74,68,70,88,100,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="window position" size="9" value="1280,706,398,124,356,50,124,0,1"/>
  </global_info>
</session>
