Ameen Akel , Adrian M. Caulfield , Todor I. Mollov , Rajesh K. Gupta , Steven Swanson, Onyx: a protoype phase change memory storage array, Proceedings of the 3rd USENIX conference on Hot topics in storage and file systems, p.2-2, June 14, 2011, Portland, OR
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
L Blum , M Blum , M Shub, A simple unpredictable pseudo random number generator, SIAM Journal on Computing, v.15 n.2, p.364-383, May 1986[doi>10.1137/0215025]
Adrian M. Caulfield , Arup De , Joel Coburn , Todor I. Mollow , Rajesh K. Gupta , Steven Swanson, Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.385-395, December 04-08, 2010[doi>10.1109/MICRO.2010.33]
J. Chandarlapati and M. Chaudhuri. 2007. LEMap: Controlling leakage in large chip-multiprocessor caches via profile-guided virtual address translation. In Proceedings of International Conference on Computer Design. 423--430.
B. Chen, Y. Lu, B. Gao, et al. 2011. Physical mechanisms of endurance degradation in TMO-RRAM. In Proceedings of the International Electron Devices Meeting. 12.3.1--12.3.4.
Jeremy Condit , Edmund B. Nightingale , Christopher Frost , Engin Ipek , Benjamin Lee , Doug Burger , Derrick Coetzee, Better I/O through byte-addressable, persistent memory, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629589]
X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. 2012. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 0 (2012), 994--1007.
Y. Huai. 2008. Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects. Association of Asia Pacific Physical Societies Bulletin 18, 6 (2008), 33.
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
ITRS. 2012. International Technology Roadmap for Semiconductors, Process Integration, Devices, and Structures 2012 Update. Retrieved from http://www.itrs.net/.
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Chris H. Kim , Jae-Joon Kim , Saibal Mukhopadhyay , Kaushik Roy, A forward body-biased low-leakage SRAM cache: device and architecture considerations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871511]
H. Kim, J. H. Ahn, and J. Kim. 2013. Exploiting replicated cache blocks to reduce L2 cache leakage in CMPs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 10 (2013), 1863--1877.
K. Kim and S. J. Ahn. 2005. Reliability investigations for manufacturable high density PRAM. In Proceedings of the International Reliability Physics Symposium. 157--162.
Y.-B. Kim, S.R. Lee, D. Lee, et al. 2011. Bi-layered RRAM with unlimited endurance and extremely uniform switching. In Proceedings of the Symposium on VLSI Technology. 52--53.
S. Kirkpatrick. 1981. A very fast shift-register sequence random number generator. J. Comput. Phys. 40 (1981), 517--526.
David Kroft, Lockup-free instruction fetch/prefetch cache organization, 25 years of the international symposia on Computer architecture (selected papers), p.195-201, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/285930.285979]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
W. S. Lin, F. T. Chen, C. H. L. Chen, and M.-J. Tsai. 2010. Evidence and solution of over-RESET problem for HfO<sub>x</sub> based resistive memory with sub-ns switching speed and high endurance. In Proceedings of the International Electron Devices Meeting. 19.7.1--19.7.4.
Micron. 2011. 4Gb: x4, x8, x16 DDR3 SDRAM. (2011).
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]
Andre Seznec, A Phase Change Memory as a Secure Main Memory, IEEE Computer Architecture Letters, v.9 n.1, p.5-8, January 2010[doi>10.1109/L-CA.2010.2]
S.-S. Sheu, M.-F. Chang, K.-F. Lin, et al. 2011. A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability. In Proceedings of the International Solid-State Circuits Conference. 200--201.
J. M. Slaughter, N. D. Rizzo, F. B. Mancoff, et al. 2010. Toggle and spin-torque MRAM: Status and outlook. Journal of the Magnetic Society of Japan 5 (2010), 171.
SPEC CPU. 2006. SPEC CPU2006. (2006). http://www.spec.org/cpu2006/.
Y.-H. Tseng, C.-E. Huang, C.-H. Kuo, et al. 2009. High density and ultra small cell size of Contact ReRAM (CR-RAM) in 90nm CMOS logic technology and circuits. In Proceedings of the International Electron Devices Meeting. 1--4.
R. Waser and M. Aono. 2007. Nanoionics-based resistive switching memories. Nature Materials 6, 11 (2007), 833--840.
J. J. Yang, M. D. Pickett, X. Li, et al. 2008. Memristive switching mechanism for metal/oxide/metal nanodevices. Nature Nanotechnology 3, 7 (2008), 429--433.
J. J. Yang, M.-X. Zhang, J. P. Strachan, et al. 2010. High switching endurance in TaO<sub>x</sub> memristive devices. Applied Physics Letters 97, 23 (2010), 232102.
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
