library ieee;
use ieee.std_logic_1164.all;

entity circuitB is
	port (
		B_in: in std_logic;
		B_out: out std_logic_vector(6 downto 0)
	);
end circuitB;
	
ARCHITECTURE behavior of circuitA is
	signal s10, s11, s12, s13, s14, s15: std_logic;
begin

	-- s10 <= (not(dec_in(2)) and (dec_in(1)) and not(dec_in(0));
	s11 <= not(dec_in(2)) and (dec_in(1)) and (dec_in(0));
	s12 <= ((dec_in(2)) and not(dec_in(1)) and not(dec_in(0));
	s13 <= ((dec_in(2)) and not(dec_in(1)) and (dec_in(0));
	s14 <= ((dec_in(2)) and (dec_in(1)) and not(dec_in(0));
	s15 <= ((dec_in(2)) and (dec_in(1)) and (dec_in(0));
	
	A_out(2) <= s14 or s15;
	A_out(1) <= s12 or s13;
	A_out(0) <= s11 or s13 or s15;
	
end behavior;