Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\M152A-project\update_joy2.v" into library work
Parsing module <update_joy2>.
Analyzing Verilog file "C:\Users\152\M152A-project\update_joy1.v" into library work
Parsing module <update_joy1>.
Analyzing Verilog file "C:\Users\152\M152A-project\mover.v" into library work
Parsing module <mover>.
Analyzing Verilog file "C:\Users\152\M152A-project\joy_interface.v" into library work
Parsing module <joy_interface>.
Analyzing Verilog file "C:\Users\152\M152A-project\joy_control.v" into library work
Parsing module <joy_control>.
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\joy_control.v" Line 12: Redeclaration of ansi port SS is not allowed
Analyzing Verilog file "C:\Users\152\M152A-project\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\M152A-project\segdisplay.v" into library work
Parsing module <segdisplay>.
Analyzing Verilog file "C:\Users\152\M152A-project\joy.v" into library work
Parsing module <joy>.
Analyzing Verilog file "C:\Users\152\M152A-project\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\M152A-project\bounce.v" into library work
Parsing module <bounce>.
Analyzing Verilog file "C:\Users\152\M152A-project\NERP_demo_top.v" into library work
Parsing module <NERP_demo_top>.
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 98: Redeclaration of ansi port SS_1 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 99: Redeclaration of ansi port MOSI_1 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 100: Redeclaration of ansi port SCLK_1 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 128: Redeclaration of ansi port SS_2 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 129: Redeclaration of ansi port MOSI_2 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 130: Redeclaration of ansi port SCLK_2 is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 154: Port dot_x_1 is not connected to this instance

Elaborating module <NERP_demo_top>.

Elaborating module <bounce>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\bounce.v" Line 55: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\clockdiv.v" Line 41: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <segdisplay>.

Elaborating module <joy>.

Elaborating module <joy_control>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_control.v" Line 26: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_control.v" Line 36: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_control.v" Line 47: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_control.v" Line 55: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_control.v" Line 63: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <joy_interface>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_interface.v" Line 36: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_interface.v" Line 50: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\joy_interface.v" Line 52: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\NERP_demo_top.v" Line 142: Result of 10-bit expression is truncated to fit in 8-bit target.

Elaborating module <vga640x480>.

Elaborating module <update_joy1>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 56: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 61: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 67: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 71: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy1.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <update_joy2>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 56: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 61: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 67: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 71: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\update_joy2.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <mover>.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\vga640x480.v" Line 205: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\vga640x480.v" Line 220: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\vga640x480.v" Line 234: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\M152A-project\vga640x480.v" Line 235: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\Users\152\M152A-project\NERP_demo_top.v".
INFO:Xst:3210 - "C:\Users\152\M152A-project\NERP_demo_top.v" line 154: Output port <dot_x_1> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\M152A-project\NERP_demo_top.v" line 154: Output port <dot_y_1> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\M152A-project\NERP_demo_top.v" line 154: Output port <dot_x_2> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\M152A-project\NERP_demo_top.v" line 154: Output port <dot_y_2> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\M152A-project\NERP_demo_top.v" line 154: Output port <puck_x> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\M152A-project\NERP_demo_top.v" line 154: Output port <puck_y> of the instance <U3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <bounce>.
    Related source file is "C:\Users\152\M152A-project\bounce.v".
    Found 1-bit register for signal <button_first_press>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <button_state_reg<0>>.
    Found 32-bit adder for signal <counter[31]_GND_2_o_add_1_OUT> created at line 37.
    Found 32-bit comparator greater for signal <GND_2_o_INV_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <bounce> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\M152A-project\clockdiv.v".
    Found 18-bit register for signal <q>.
    Found 18-bit adder for signal <q[17]_GND_3_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <segdisplay>.
    Related source file is "C:\Users\152\M152A-project\segdisplay.v".
        N = 7'b1001000
        E = 7'b0000110
        R = 7'b1001100
        P = 7'b0001100
        left = 2'b00
        midleft = 2'b01
        midright = 2'b10
        right = 2'b11
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <seg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | segclk (rising_edge)                           |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <segdisplay> synthesized.

Synthesizing Unit <joy>.
    Related source file is "C:\Users\152\M152A-project\joy.v".
    Found 1-bit register for signal <clk_joy>.
    Found 32-bit register for signal <counter_joy>.
    Found 32-bit adder for signal <counter_joy[31]_GND_6_o_add_2_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <joy> synthesized.

Synthesizing Unit <joy_control>.
    Related source file is "C:\Users\152\M152A-project\joy_control.v".
    Found 1-bit register for signal <getByte>.
    Found 40-bit register for signal <DOUT>.
    Found 3-bit register for signal <pState>.
    Found 40-bit register for signal <tmpSR>.
    Found 3-bit register for signal <byteCnt>.
    Found 1-bit register for signal <SS>.
    Found 3-bit adder for signal <byteCnt[2]_GND_7_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <joy_control> synthesized.

Synthesizing Unit <joy_interface>.
    Related source file is "C:\Users\152\M152A-project\joy_interface.v".
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <BUSY>.
    Found 5-bit register for signal <bitCount>.
    Found 2-bit register for signal <pState>.
    Found 8-bit register for signal <rSR>.
    Found 5-bit adder for signal <bitCount[4]_GND_8_o_add_8_OUT> created at line 50.
    Found 4x1-bit Read Only RAM for signal <pState[1]_PWR_7_o_Mux_13_o>
    Found 2-bit 4-to-1 multiplexer for signal <pState[1]_GND_8_o_wide_mux_15_OUT> created at line 30.
    Found 5-bit comparator greater for signal <bitCount[4]_GND_8_o_LessThan_10_o> created at line 51
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <joy_interface> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\M152A-project\vga640x480.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        board_x1 = 194
        board_x2 = 224
        board_x3 = 704
        board_x4 = 734
        board_y1 = 71
        board_y2 = 101
        board_y3 = 441
        board_y4 = 471
        mid_xlb = 454
        mid_xub = 474
        mid_ylb = 101
        mid_yub = 441
        left_xlb = 377
        left_xub = 391
        left_ylb = 101
        left_yub = 441
        right_xlb = 537
        right_xub = 551
        right_ylb = 101
        right_yub = 441
        left_cen_xlb = 214
        left_cen_xub = 234
        left_cen_ylb = 246
        left_cen_yub = 296
        right_cen_xlb = 694
        right_cen_xub = 714
        right_cen_ylb = 246
        right_cen_yub = 296
    Found 10-bit register for signal <hc>.
    Found 10-bit register for signal <vc>.
    Found 1-bit register for signal <clk_cursor>.
    Found 1-bit register for signal <prev_clk_cursor>.
    Found 32-bit register for signal <counter_cursor>.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_69_OUT> created at line 309.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_72_OUT> created at line 309.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_80_OUT> created at line 317.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_83_OUT> created at line 317.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_91_OUT> created at line 324.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_94_OUT> created at line 324.
    Found 32-bit adder for signal <counter_cursor[31]_GND_9_o_add_2_OUT> created at line 182.
    Found 10-bit adder for signal <hc[9]_GND_9_o_add_8_OUT> created at line 205.
    Found 10-bit adder for signal <vc[9]_GND_9_o_add_10_OUT> created at line 220.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_74_OUT> created at line 309.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_85_OUT> created at line 317.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_96_OUT> created at line 324.
    Found 32x32-bit multiplier for signal <n0168> created at line 309.
    Found 32x32-bit multiplier for signal <n0170> created at line 309.
    Found 32x32-bit multiplier for signal <n0176> created at line 317.
    Found 32x32-bit multiplier for signal <n0178> created at line 317.
    Found 32x32-bit multiplier for signal <n0184> created at line 324.
    Found 32x32-bit multiplier for signal <n0186> created at line 324.
    Found 10-bit comparator greater for signal <hc[9]_PWR_8_o_LessThan_8_o> created at line 204
    Found 10-bit comparator greater for signal <vc[9]_PWR_8_o_LessThan_10_o> created at line 219
    Found 10-bit comparator greater for signal <hc[9]_GND_9_o_LessThan_17_o> created at line 234
    Found 10-bit comparator greater for signal <vc[9]_GND_9_o_LessThan_19_o> created at line 235
    Found 10-bit comparator lessequal for signal <n0022> created at line 247
    Found 10-bit comparator lessequal for signal <n0024> created at line 247
    Found 10-bit comparator lessequal for signal <n0027> created at line 247
    Found 10-bit comparator lessequal for signal <n0030> created at line 247
    Found 10-bit comparator lessequal for signal <n0033> created at line 247
    Found 10-bit comparator lessequal for signal <n0037> created at line 247
    Found 10-bit comparator lessequal for signal <n0041> created at line 247
    Found 10-bit comparator lessequal for signal <n0046> created at line 247
    Found 10-bit comparator lessequal for signal <n0054> created at line 255
    Found 10-bit comparator lessequal for signal <n0056> created at line 255
    Found 10-bit comparator lessequal for signal <n0059> created at line 255
    Found 10-bit comparator lessequal for signal <n0061> created at line 255
    Found 10-bit comparator lessequal for signal <n0067> created at line 263
    Found 10-bit comparator lessequal for signal <n0069> created at line 263
    Found 10-bit comparator lessequal for signal <n0075> created at line 271
    Found 10-bit comparator lessequal for signal <n0077> created at line 271
    Found 10-bit comparator lessequal for signal <n0083> created at line 279
    Found 10-bit comparator lessequal for signal <n0085> created at line 279
    Found 10-bit comparator lessequal for signal <n0088> created at line 279
    Found 10-bit comparator lessequal for signal <n0090> created at line 279
    Found 10-bit comparator lessequal for signal <n0096> created at line 287
    Found 10-bit comparator lessequal for signal <n0098> created at line 287
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_76_o> created at line 309
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_87_o> created at line 317
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_98_o> created at line 324
    Summary:
	inferred   6 Multiplier(s).
	inferred  12 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred  29 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <update_joy1>.
    Related source file is "C:\Users\152\M152A-project\update_joy1.v".
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        init_x = 204
        init_y = 271
        x_lb = 239
        x_ub = 362
        y_lb = 116
        y_ub = 426
    Found 10-bit register for signal <dot_y>.
    Found 10-bit register for signal <dot_x>.
    Found 10-bit adder for signal <dot_x[9]_GND_10_o_add_6_OUT> created at line 55.
    Found 10-bit adder for signal <dot_x[9]_GND_10_o_add_8_OUT> created at line 56.
    Found 10-bit adder for signal <dot_y[9]_GND_10_o_add_32_OUT> created at line 71.
    Found 10-bit adder for signal <dot_y[9]_GND_10_o_add_34_OUT> created at line 72.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_16_OUT<9:0>> created at line 60.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_19_OUT<9:0>> created at line 61.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_25_OUT<9:0>> created at line 66.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_27_OUT<9:0>> created at line 67.
    Found 10-bit comparator greater for signal <dot_x[9]_GND_10_o_LessThan_5_o> created at line 53
    Found 10-bit comparator greater for signal <joy_x[9]_GND_10_o_LessThan_6_o> created at line 55
    Found 10-bit comparator lessequal for signal <joy_x[9]_GND_10_o_LessThan_8_o> created at line 56
    Found 10-bit comparator greater for signal <GND_10_o_dot_x[9]_LessThan_13_o> created at line 58
    Found 10-bit comparator greater for signal <PWR_9_o_joy_x[9]_LessThan_14_o> created at line 60
    Found 10-bit comparator greater for signal <GND_10_o_dot_x[9]_LessThan_15_o> created at line 60
    Found 10-bit comparator greater for signal <PWR_9_o_joy_x[9]_LessThan_17_o> created at line 61
    Found 10-bit comparator greater for signal <GND_10_o_dot_x[9]_LessThan_18_o> created at line 61
    Found 10-bit comparator greater for signal <GND_10_o_dot_y[9]_LessThan_23_o> created at line 64
    Found 10-bit comparator greater for signal <joy_y[9]_GND_10_o_LessThan_24_o> created at line 66
    Found 10-bit comparator lessequal for signal <joy_y[9]_GND_10_o_LessThan_26_o> created at line 67
    Found 10-bit comparator greater for signal <dot_y[9]_GND_10_o_LessThan_31_o> created at line 69
    Found 10-bit comparator greater for signal <PWR_9_o_joy_y[9]_LessThan_32_o> created at line 71
    Found 10-bit comparator greater for signal <PWR_9_o_joy_y[9]_LessThan_34_o> created at line 72
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <update_joy1> synthesized.

Synthesizing Unit <update_joy2>.
    Related source file is "C:\Users\152\M152A-project\update_joy2.v".
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        init_x = 724
        init_y = 271
        x_lb = 566
        x_ub = 689
        y_lb = 116
        y_ub = 426
    Found 10-bit register for signal <dot_y>.
    Found 10-bit register for signal <dot_x>.
    Found 10-bit adder for signal <dot_x[9]_GND_12_o_add_6_OUT> created at line 55.
    Found 10-bit adder for signal <dot_x[9]_GND_12_o_add_8_OUT> created at line 56.
    Found 10-bit adder for signal <dot_y[9]_GND_12_o_add_32_OUT> created at line 71.
    Found 10-bit adder for signal <dot_y[9]_GND_12_o_add_34_OUT> created at line 72.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_16_OUT<9:0>> created at line 60.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_19_OUT<9:0>> created at line 61.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_25_OUT<9:0>> created at line 66.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_27_OUT<9:0>> created at line 67.
    Found 10-bit comparator greater for signal <dot_x[9]_PWR_11_o_LessThan_5_o> created at line 53
    Found 10-bit comparator greater for signal <joy_x[9]_GND_12_o_LessThan_6_o> created at line 55
    Found 10-bit comparator lessequal for signal <joy_x[9]_GND_12_o_LessThan_8_o> created at line 56
    Found 10-bit comparator greater for signal <PWR_11_o_dot_x[9]_LessThan_13_o> created at line 58
    Found 10-bit comparator greater for signal <PWR_11_o_joy_x[9]_LessThan_14_o> created at line 60
    Found 10-bit comparator greater for signal <GND_12_o_dot_x[9]_LessThan_15_o> created at line 60
    Found 10-bit comparator greater for signal <PWR_11_o_joy_x[9]_LessThan_17_o> created at line 61
    Found 10-bit comparator greater for signal <GND_12_o_dot_x[9]_LessThan_18_o> created at line 61
    Found 10-bit comparator greater for signal <GND_12_o_dot_y[9]_LessThan_23_o> created at line 64
    Found 10-bit comparator greater for signal <joy_y[9]_GND_12_o_LessThan_24_o> created at line 66
    Found 10-bit comparator lessequal for signal <joy_y[9]_GND_12_o_LessThan_26_o> created at line 67
    Found 10-bit comparator greater for signal <dot_y[9]_GND_12_o_LessThan_31_o> created at line 69
    Found 10-bit comparator greater for signal <PWR_11_o_joy_y[9]_LessThan_32_o> created at line 71
    Found 10-bit comparator greater for signal <PWR_11_o_joy_y[9]_LessThan_34_o> created at line 72
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <update_joy2> synthesized.

Synthesizing Unit <mover>.
    Related source file is "C:\Users\152\M152A-project\mover.v".
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        x_lower = 234
        y_lower = 111
        x_upper = 694
        y_upper = 431
    Found 10-bit register for signal <dot_y>.
    Found 4-bit register for signal <delta_x>.
    Found 4-bit register for signal <delta_y>.
    Found 10-bit register for signal <dot_x>.
    Found 4-bit subtractor for signal <delta_y[3]_unary_minus_10_OUT> created at line 58.
    Found 4-bit subtractor for signal <delta_x[3]_unary_minus_13_OUT> created at line 63.
    Found 10-bit adder for signal <dot_x[9]_GND_14_o_add_17_OUT> created at line 71.
    Found 10-bit adder for signal <dot_y[9]_GND_14_o_add_18_OUT> created at line 72.
    Found 10-bit comparator greater for signal <GND_14_o_dot_y[9]_LessThan_8_o> created at line 57
    Found 10-bit comparator greater for signal <dot_y[9]_GND_14_o_LessThan_9_o> created at line 57
    Found 10-bit comparator greater for signal <PWR_12_o_dot_x[9]_LessThan_11_o> created at line 61
    Found 10-bit comparator greater for signal <dot_x[9]_GND_14_o_LessThan_12_o> created at line 61
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <mover> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 6
 32x32-bit multiplier                                  : 6
# Adders/Subtractors                                   : 40
 10-bit adder                                          : 12
 10-bit subtractor                                     : 8
 11-bit subtractor                                     : 6
 18-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 7
 4-bit subtractor                                      : 2
 5-bit adder                                           : 2
# Registers                                            : 45
 1-bit register                                        : 14
 10-bit register                                       : 8
 18-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 4
 32-bit register                                       : 4
 4-bit register                                        : 3
 40-bit register                                       : 4
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 64
 10-bit comparator greater                             : 32
 10-bit comparator lessequal                           : 26
 32-bit comparator greater                             : 4
 5-bit comparator greater                              : 2
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 28
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 20
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <U2> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_4> <seg_5> 
WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <jc>.

Synthesizing (advanced) Unit <bounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <bounce> synthesized (advanced).

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <joy>.
The following registers are absorbed into counter <counter_joy>: 1 register on signal <counter_joy>.
Unit <joy> synthesized (advanced).

Synthesizing (advanced) Unit <joy_control>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <joy_control> synthesized (advanced).

Synthesizing (advanced) Unit <joy_interface>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
INFO:Xst:3231 - The small RAM <Mram_pState[1]_PWR_7_o_Mux_13_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pState>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <joy_interface> synthesized (advanced).

Synthesizing (advanced) Unit <mover>.
The following registers are absorbed into accumulator <dot_y>: 1 register on signal <dot_y>.
The following registers are absorbed into accumulator <dot_x>: 1 register on signal <dot_x>.
Unit <mover> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <counter_cursor>: 1 register on signal <counter_cursor>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
	Multiplier <Mmult_n0176> in block <vga640x480> and adder/subtractor <Madd_GND_9_o_GND_9_o_add_85_OUT> in block <vga640x480> are combined into a MAC<Maddsub_n0176>.
	Multiplier <Mmult_n0184> in block <vga640x480> and adder/subtractor <Madd_GND_9_o_GND_9_o_add_96_OUT> in block <vga640x480> are combined into a MAC<Maddsub_n0184>.
	Multiplier <Mmult_n0168> in block <vga640x480> and adder/subtractor <Madd_GND_9_o_GND_9_o_add_74_OUT> in block <vga640x480> are combined into a MAC<Maddsub_n0168>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 3
 11x11-to-32-bit MAC                                   : 3
# Multipliers                                          : 3
 11x11-bit multiplier                                  : 3
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 8
 10-bit subtractor                                     : 8
 11-bit subtractor                                     : 6
 4-bit subtractor                                      : 2
# Counters                                             : 11
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 4
 5-bit up counter                                      : 2
# Accumulators                                         : 2
 10-bit up loadable accumulator                        : 2
# Registers                                            : 259
 Flip-Flops                                            : 259
# Comparators                                          : 64
 10-bit comparator greater                             : 32
 10-bit comparator lessequal                           : 26
 32-bit comparator greater                             : 4
 5-bit comparator greater                              : 2
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 24
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 4
 40-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <segdisplay> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_4> <seg_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/FSM_0> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:1710 - FF/Latch <dot_y_0> (without init value) has a constant value of 1 in block <update_joy1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dot_x_0> (without init value) has a constant value of 0 in block <update_joy1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dot_y_0> (without init value) has a constant value of 1 in block <update_joy2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dot_x_0> (without init value) has a constant value of 0 in block <update_joy2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_x_0> (without init value) has a constant value of 1 in block <mover>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delta_y_0> (without init value) has a constant value of 1 in block <mover>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <an_3> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <seg_2> 
INFO:Xst:2261 - The FF/Latch <an_2> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <seg_3> 

Optimizing unit <NERP_demo_top> ...

Optimizing unit <bounce> ...

Optimizing unit <joy_control> ...

Optimizing unit <joy_interface> ...

Optimizing unit <vga640x480> ...

Optimizing unit <update_joy1> ...

Optimizing unit <update_joy2> ...

Optimizing unit <mover> ...

Optimizing unit <segdisplay> ...
WARNING:Xst:2677 - Node <joy1/jc/DOUT_31> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_30> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_29> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_28> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_27> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_26> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_12> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_11> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_10> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_7> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_6> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_5> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_4> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_3> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_2> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_1> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_0> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_31> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_30> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_29> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_28> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_27> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_26> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_12> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_11> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_10> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_7> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_6> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_5> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_4> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_3> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_2> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_1> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_0> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:1293 - FF/Latch <R/counter_31> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R/counter_30> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R/counter_29> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R/counter_28> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R/counter_27> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R/counter_26> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R/counter_25> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball1/dot_x_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball1/dot_y_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball2/dot_x_9> (without init value) has a constant value of 1 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball2/dot_x_8> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball2/dot_y_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_0> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_0> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_1> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_1> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_2> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_2> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_3> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_3> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_4> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_4> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_5> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_5> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_6> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_6> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_7> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_7> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_8> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_8> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_9> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_9> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_10> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_10> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_11> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_11> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_12> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_12> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_13> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_13> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_14> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_14> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_15> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_15> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_20> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_20> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_16> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_16> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_21> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_21> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_17> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_17> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_22> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_22> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_18> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_18> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_23> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_23> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_19> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_19> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_24> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_24> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_25> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_25> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_30> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_30> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_26> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_26> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_31> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_31> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_27> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_27> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_28> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_28> 
INFO:Xst:2261 - The FF/Latch <joy1/counter_joy_29> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy2/counter_joy_29> 
INFO:Xst:2261 - The FF/Latch <U3/puck/delta_x_2> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/puck/delta_x_1> 
INFO:Xst:2261 - The FF/Latch <U3/puck/delta_y_3> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/puck/delta_y_2> 
INFO:Xst:2261 - The FF/Latch <joy2/clk_joy> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/clk_joy> 
INFO:Xst:3203 - The FF/Latch <U3/ball1/dot_x_8> in Unit <NERP_demo_top> is the opposite to the following FF/Latch, which will be removed : <U3/ball1/dot_x_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 8.
FlipFlop U2/seg_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 369
 Flip-Flops                                            : 369

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1173
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 107
#      LUT2                        : 174
#      LUT3                        : 73
#      LUT4                        : 80
#      LUT5                        : 107
#      LUT6                        : 171
#      MUXCY                       : 223
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 213
# FlipFlops/Latches                : 369
#      FD                          : 62
#      FD_1                        : 8
#      FDC                         : 31
#      FDCE                        : 25
#      FDE                         : 42
#      FDE_1                       : 130
#      FDP                         : 10
#      FDPE                        : 15
#      FDR                         : 42
#      FDRE                        : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 4
#      OBUF                        : 37
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             366  out of  18224     2%  
 Number of Slice LUTs:                  729  out of   9112     8%  
    Number used as Logic:               729  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    755
   Number with an unused Flip Flop:     389  out of    755    51%  
   Number with an unused LUT:            26  out of    755     3%  
   Number of fully used LUT-FF pairs:   340  out of    755    45%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    232    18%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 166   |
joy2/clk_joy                       | BUFG                   | 170   |
U1/q_1                             | BUFG                   | 20    |
U1/q_17                            | NONE(U2/state_FSM_FFd4)| 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.245ns (Maximum Frequency: 190.672MHz)
   Minimum input arrival time before clock: 4.709ns
   Maximum output required time after clock: 16.824ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.028ns (frequency: 198.874MHz)
  Total number of paths / destination ports: 6819 / 252
-------------------------------------------------------------------------
Delay:               5.028ns (Levels of Logic = 3)
  Source:            U3/ball1/dot_y_4 (FF)
  Destination:       U3/ball1/dot_y_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/ball1/dot_y_4 to U3/ball1/dot_y_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.167  U3/ball1/dot_y_4 (U3/ball1/dot_y_4)
     LUT6:I0->O           13   0.203   0.933  U3/ball1/dot_y[9]_GND_10_o_LessThan_31_o11 (U3/ball1/dot_y[9]_GND_10_o_LessThan_31_o1)
     LUT3:I2->O            6   0.205   0.745  U3/ball1/dot_y[9]_GND_10_o_LessThan_31_o12 (U3/ball1/dot_y[9]_GND_10_o_LessThan_31_o)
     LUT6:I5->O            8   0.205   0.802  U3/ball1/_n0127_inv5 (U3/ball1/_n0127_inv)
     FDPE:CE                   0.322          U3/ball1/dot_y_1
    ----------------------------------------
    Total                      5.028ns (1.382ns logic, 3.646ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'joy2/clk_joy'
  Clock period: 5.245ns (frequency: 190.672MHz)
  Total number of paths / destination ports: 822 / 330
-------------------------------------------------------------------------
Delay:               2.622ns (Levels of Logic = 1)
  Source:            joy1/ji/pState_1 (FF)
  Destination:       joy1/ji/rSR_7 (FF)
  Source Clock:      joy2/clk_joy falling
  Destination Clock: joy2/clk_joy rising

  Data Path: joy1/ji/pState_1 to joy1/ji/rSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.447   0.849  joy1/ji/pState_1 (joy1/ji/pState_1)
     LUT3:I1->O            8   0.203   0.802  joy1/ji/GND_8_o_CE_AND_1_o1 (joy1/ji/GND_8_o_CE_AND_1_o)
     FDE:CE                    0.322          joy1/ji/rSR_0
    ----------------------------------------
    Total                      2.622ns (0.972ns logic, 1.650ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_1'
  Clock period: 4.138ns (frequency: 241.686MHz)
  Total number of paths / destination ports: 1083 / 30
-------------------------------------------------------------------------
Delay:               4.138ns (Levels of Logic = 2)
  Source:            U3/hc_3 (FF)
  Destination:       U3/vc_9 (FF)
  Source Clock:      U1/q_1 rising
  Destination Clock: U1/q_1 rising

  Data Path: U3/hc_3 to U3/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.302  U3/hc_3 (U3/hc_3)
     LUT5:I0->O            8   0.203   0.803  U3/hc[9]_PWR_8_o_LessThan_8_o_inv1 (U3/hc[9]_PWR_8_o_LessThan_8_o_inv1)
     LUT6:I5->O           10   0.205   0.856  U3/hc[9]_PWR_8_o_LessThan_8_o_inv2 (U3/hc[9]_PWR_8_o_LessThan_8_o_inv)
     FDCE:CE                   0.322          U3/vc_0
    ----------------------------------------
    Total                      4.138ns (1.177ns logic, 2.961ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_17'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            U2/state_FSM_FFd4 (FF)
  Destination:       U2/an_3 (FF)
  Source Clock:      U1/q_17 rising
  Destination Clock: U1/q_17 rising

  Data Path: U2/state_FSM_FFd4 to U2/an_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.650  U2/state_FSM_FFd4 (U2/state_FSM_FFd3-In)
     INV:I->O              1   0.206   0.579  U2/_n0021<10>1_INV_0 (U2/_n0021<10>)
     FDP:D                     0.102          U2/an_3
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 110 / 103
-------------------------------------------------------------------------
Offset:              4.709ns (Levels of Logic = 3)
  Source:            clr (PAD)
  Destination:       U3/puck/delta_y_1 (FF)
  Destination Clock: clk rising

  Data Path: clr to U3/puck/delta_y_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            89   1.222   2.169  clr_IBUF (clr_IBUF)
     LUT6:I0->O            1   0.203   0.808  U3/puck/_n0086_inv1_SW5 (N165)
     LUT5:I2->O            1   0.205   0.000  U3/puck/delta_y_1_rstpot (U3/puck/delta_y_1_rstpot)
     FD:D                      0.102          U3/puck/delta_y_1
    ----------------------------------------
    Total                      4.709ns (1.732ns logic, 2.977ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'joy2/clk_joy'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            MISO_1 (PAD)
  Destination:       joy1/ji/rSR_0 (FF)
  Destination Clock: joy2/clk_joy rising

  Data Path: MISO_1 to joy1/ji/rSR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  MISO_1_IBUF (MISO_1_IBUF)
     FDE:D                     0.102          joy1/ji/rSR_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.456ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U3/hc_9 (FF)
  Destination Clock: U1/q_1 rising

  Data Path: clr to U3/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            89   1.222   1.804  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.430          U3/vc_0
    ----------------------------------------
    Total                      3.456ns (1.652ns logic, 1.804ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_17'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.456ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U2/state_FSM_FFd4 (FF)
  Destination Clock: U1/q_17 rising

  Data Path: clr to U2/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            89   1.222   1.804  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          U2/an_0
    ----------------------------------------
    Total                      3.456ns (1.652ns logic, 1.804ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_17'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            U2/an_2 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      U1/q_17 rising

  Data Path: U2/an_2 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  U2/an_2 (U2/an_2)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_1'
  Total number of paths / destination ports: 30525597 / 10
-------------------------------------------------------------------------
Offset:              16.824ns (Levels of Logic = 19)
  Source:            U3/vc_5 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      U1/q_1 rising

  Data Path: U3/vc_5 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.447   1.176  U3/vc_5 (U3/vc_5)
     LUT2:I0->O            1   0.203   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_lut<5> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<5> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<6> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<7> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<8> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<9> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<9>)
     XORCY:CI->O          16   0.180   1.004  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_xor<10> (U3/GND_9_o_GND_9_o_sub_83_OUT<10>)
     DSP48A1:A10->PCOUT47    1   4.469   0.000  U3/Mmult_n0178 (U3/Mmult_n0178_PCOUT_to_Maddsub_n0176_PCIN_47)
     DSP48A1:PCIN47->P1    2   2.264   0.961  U3/Maddsub_n0176 (U3/GND_9_o_GND_9_o_add_85_OUT<1>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_lut<0> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<0> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<1> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<2> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<3> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<4> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<4>)
     MUXCY:CI->O           3   0.213   0.651  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<5> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<5>)
     LUT3:I2->O            2   0.205   0.961  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<6> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<6>)
     LUT5:I0->O            2   0.203   0.616  U3/red<2>1 (green_1_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                     16.824ns (11.454ns logic, 5.370ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13384775 / 11
-------------------------------------------------------------------------
Offset:              16.684ns (Levels of Logic = 23)
  Source:            U3/ball1/dot_y_1 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      clk rising

  Data Path: U3/ball1/dot_y_1 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            14   0.447   0.958  U3/ball1/dot_y_1 (U3/ball1/dot_y_1)
     LUT2:I1->O            1   0.205   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_lut<1> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<1> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<2> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<3> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<4> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<5> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<6> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<7> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<8> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<9> (U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_cy<9>)
     XORCY:CI->O          16   0.180   1.004  U3/Msub_GND_9_o_GND_9_o_sub_83_OUT_xor<10> (U3/GND_9_o_GND_9_o_sub_83_OUT<10>)
     DSP48A1:A10->PCOUT47    1   4.469   0.000  U3/Mmult_n0178 (U3/Mmult_n0178_PCOUT_to_Maddsub_n0176_PCIN_47)
     DSP48A1:PCIN47->P1    2   2.264   0.961  U3/Maddsub_n0176 (U3/GND_9_o_GND_9_o_add_85_OUT<1>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_lut<0> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<0> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<1> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<2> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<3> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<4> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<4>)
     MUXCY:CI->O           3   0.213   0.651  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<5> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<5>)
     LUT3:I2->O            2   0.205   0.961  U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<6> (U3/Mcompar_GND_9_o_GND_9_o_LessThan_87_o_cy<6>)
     LUT5:I0->O            2   0.203   0.616  U3/red<2>1 (green_1_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                     16.684ns (11.532ns logic, 5.152ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'joy2/clk_joy'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            joy1/ji/CE (FF)
  Destination:       SCLK_1 (PAD)
  Source Clock:      joy2/clk_joy falling

  Data Path: joy1/ji/CE to SCLK_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.721  joy1/ji/CE (joy1/ji/CE)
     LUT2:I0->O            1   0.203   0.579  joy1/ji/Mmux_SCLK11 (SCLK_1_OBUF)
     OBUF:I->O                 2.571          SCLK_1_OBUF (SCLK_1)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/q_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |    4.138|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/q_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_17        |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.028|         |         |         |
joy2/clk_joy   |         |    7.098|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock joy2/clk_joy
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.469|         |
joy2/clk_joy   |    1.165|    2.622|    3.913|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.84 secs
 
--> 

Total memory usage is 267832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  137 (   0 filtered)
Number of infos    :   48 (   0 filtered)

