// Seed: 2067562774
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    input  wand id_4,
    input  wand id_5,
    input  wire id_6
);
  assign id_1 = -1;
  logic [-1 : -1] id_8;
  wire id_9;
  parameter id_10 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    output tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_9,
      id_8,
      id_8,
      id_11
  );
endmodule
