;redcode
;assert 1
	SPL 0, <-2
	MOV -1, <-26
	ADD 110, -10
	MOV -507, <-27
	CMP -1, 2
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-742
	SPL -0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	JMN -11, #10
	SUB <10, 30
	ADD 40, 30
	DJN -111, @-20
	DJN -111, @-20
	ADD <300, 90
	MOV -1, <-26
	MOV -9, <-20
	SUB 1, 105
	DJN -1, @-20
	SLT @12, @15
	JMN 200, 0
	DJN -111, @-20
	SUB 12, @0
	SUB @121, @-103
	DJN 100, 0
	DJN 100, 0
	DJN -1, @-20
	SUB #100, 0
	SUB @127, 106
	SUB #100, 0
	JMP -1
	SUB 240, 70
	SUB @121, 103
	SUB @121, 103
	JMN -11, #10
	JMN -11, #10
	JMP @0
	SUB 12, @0
	JMZ 0, 0
	JMZ @16, #0
	JMP @12, #261
	JMN 200, 0
	ADD 290, 60
	SUB 240, 70
	SUB 240, 70
	MOV -1, <-26
	MOV -1, <-26
