# sample_uvm_testbench
a sample UVM testbench, in System Verilog, exercising a RISC-V arithmetic unit
