#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SS__0__MASK 0x80u
#define SS__0__PC CYREG_PRT0_PC7
#define SS__0__PORT 0u
#define SS__0__SHIFT 7u
#define SS__AG CYREG_PRT0_AG
#define SS__AMUX CYREG_PRT0_AMUX
#define SS__BIE CYREG_PRT0_BIE
#define SS__BIT_MASK CYREG_PRT0_BIT_MASK
#define SS__BYP CYREG_PRT0_BYP
#define SS__CTL CYREG_PRT0_CTL
#define SS__DM0 CYREG_PRT0_DM0
#define SS__DM1 CYREG_PRT0_DM1
#define SS__DM2 CYREG_PRT0_DM2
#define SS__DR CYREG_PRT0_DR
#define SS__INP_DIS CYREG_PRT0_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT0_LCD_EN
#define SS__MASK 0x80u
#define SS__PORT 0u
#define SS__PRT CYREG_PRT0_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SS__PS CYREG_PRT0_PS
#define SS__SHIFT 7u
#define SS__SLW CYREG_PRT0_SLW

/* SS_S */
#define SS_S__0__INTTYPE CYREG_PICU1_INTTYPE5
#define SS_S__0__MASK 0x20u
#define SS_S__0__PC CYREG_PRT1_PC5
#define SS_S__0__PORT 1u
#define SS_S__0__SHIFT 5u
#define SS_S__AG CYREG_PRT1_AG
#define SS_S__AMUX CYREG_PRT1_AMUX
#define SS_S__BIE CYREG_PRT1_BIE
#define SS_S__BIT_MASK CYREG_PRT1_BIT_MASK
#define SS_S__BYP CYREG_PRT1_BYP
#define SS_S__CTL CYREG_PRT1_CTL
#define SS_S__DM0 CYREG_PRT1_DM0
#define SS_S__DM1 CYREG_PRT1_DM1
#define SS_S__DM2 CYREG_PRT1_DM2
#define SS_S__DR CYREG_PRT1_DR
#define SS_S__INP_DIS CYREG_PRT1_INP_DIS
#define SS_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SS_S__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SS_S__LCD_EN CYREG_PRT1_LCD_EN
#define SS_S__MASK 0x20u
#define SS_S__PORT 1u
#define SS_S__PRT CYREG_PRT1_PRT
#define SS_S__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SS_S__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SS_S__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SS_S__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SS_S__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SS_S__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SS_S__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SS_S__PS CYREG_PRT1_PS
#define SS_S__SHIFT 5u
#define SS_S__SLW CYREG_PRT1_SLW

/* GND */
#define GND__0__INTTYPE CYREG_PICU2_INTTYPE3
#define GND__0__MASK 0x08u
#define GND__0__PC CYREG_PRT2_PC3
#define GND__0__PORT 2u
#define GND__0__SHIFT 3u
#define GND__AG CYREG_PRT2_AG
#define GND__AMUX CYREG_PRT2_AMUX
#define GND__BIE CYREG_PRT2_BIE
#define GND__BIT_MASK CYREG_PRT2_BIT_MASK
#define GND__BYP CYREG_PRT2_BYP
#define GND__CTL CYREG_PRT2_CTL
#define GND__DM0 CYREG_PRT2_DM0
#define GND__DM1 CYREG_PRT2_DM1
#define GND__DM2 CYREG_PRT2_DM2
#define GND__DR CYREG_PRT2_DR
#define GND__INP_DIS CYREG_PRT2_INP_DIS
#define GND__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define GND__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define GND__LCD_EN CYREG_PRT2_LCD_EN
#define GND__MASK 0x08u
#define GND__PORT 2u
#define GND__PRT CYREG_PRT2_PRT
#define GND__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define GND__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define GND__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define GND__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define GND__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define GND__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define GND__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define GND__PS CYREG_PRT2_PS
#define GND__SHIFT 3u
#define GND__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU0_INTTYPE5
#define MISO__0__MASK 0x20u
#define MISO__0__PC CYREG_PRT0_PC5
#define MISO__0__PORT 0u
#define MISO__0__SHIFT 5u
#define MISO__AG CYREG_PRT0_AG
#define MISO__AMUX CYREG_PRT0_AMUX
#define MISO__BIE CYREG_PRT0_BIE
#define MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO__BYP CYREG_PRT0_BYP
#define MISO__CTL CYREG_PRT0_CTL
#define MISO__DM0 CYREG_PRT0_DM0
#define MISO__DM1 CYREG_PRT0_DM1
#define MISO__DM2 CYREG_PRT0_DM2
#define MISO__DR CYREG_PRT0_DR
#define MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MISO__MASK 0x20u
#define MISO__PORT 0u
#define MISO__PRT CYREG_PRT0_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO__PS CYREG_PRT0_PS
#define MISO__SHIFT 5u
#define MISO__SLW CYREG_PRT0_SLW

/* MISO_S */
#define MISO_S__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MISO_S__0__MASK 0x40u
#define MISO_S__0__PC CYREG_PRT1_PC6
#define MISO_S__0__PORT 1u
#define MISO_S__0__SHIFT 6u
#define MISO_S__AG CYREG_PRT1_AG
#define MISO_S__AMUX CYREG_PRT1_AMUX
#define MISO_S__BIE CYREG_PRT1_BIE
#define MISO_S__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_S__BYP CYREG_PRT1_BYP
#define MISO_S__CTL CYREG_PRT1_CTL
#define MISO_S__DM0 CYREG_PRT1_DM0
#define MISO_S__DM1 CYREG_PRT1_DM1
#define MISO_S__DM2 CYREG_PRT1_DM2
#define MISO_S__DR CYREG_PRT1_DR
#define MISO_S__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_S__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_S__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_S__MASK 0x40u
#define MISO_S__PORT 1u
#define MISO_S__PRT CYREG_PRT1_PRT
#define MISO_S__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_S__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_S__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_S__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_S__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_S__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_S__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_S__PS CYREG_PRT1_PS
#define MISO_S__SHIFT 6u
#define MISO_S__SLW CYREG_PRT1_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU2_INTTYPE4
#define MOSI__0__MASK 0x10u
#define MOSI__0__PC CYREG_PRT2_PC4
#define MOSI__0__PORT 2u
#define MOSI__0__SHIFT 4u
#define MOSI__AG CYREG_PRT2_AG
#define MOSI__AMUX CYREG_PRT2_AMUX
#define MOSI__BIE CYREG_PRT2_BIE
#define MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI__BYP CYREG_PRT2_BYP
#define MOSI__CTL CYREG_PRT2_CTL
#define MOSI__DM0 CYREG_PRT2_DM0
#define MOSI__DM1 CYREG_PRT2_DM1
#define MOSI__DM2 CYREG_PRT2_DM2
#define MOSI__DR CYREG_PRT2_DR
#define MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI__MASK 0x10u
#define MOSI__PORT 2u
#define MOSI__PRT CYREG_PRT2_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI__PS CYREG_PRT2_PS
#define MOSI__SHIFT 4u
#define MOSI__SLW CYREG_PRT2_SLW

/* MOSI_S */
#define MOSI_S__0__INTTYPE CYREG_PICU1_INTTYPE7
#define MOSI_S__0__MASK 0x80u
#define MOSI_S__0__PC CYREG_PRT1_PC7
#define MOSI_S__0__PORT 1u
#define MOSI_S__0__SHIFT 7u
#define MOSI_S__AG CYREG_PRT1_AG
#define MOSI_S__AMUX CYREG_PRT1_AMUX
#define MOSI_S__BIE CYREG_PRT1_BIE
#define MOSI_S__BIT_MASK CYREG_PRT1_BIT_MASK
#define MOSI_S__BYP CYREG_PRT1_BYP
#define MOSI_S__CTL CYREG_PRT1_CTL
#define MOSI_S__DM0 CYREG_PRT1_DM0
#define MOSI_S__DM1 CYREG_PRT1_DM1
#define MOSI_S__DM2 CYREG_PRT1_DM2
#define MOSI_S__DR CYREG_PRT1_DR
#define MOSI_S__INP_DIS CYREG_PRT1_INP_DIS
#define MOSI_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MOSI_S__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MOSI_S__LCD_EN CYREG_PRT1_LCD_EN
#define MOSI_S__MASK 0x80u
#define MOSI_S__PORT 1u
#define MOSI_S__PRT CYREG_PRT1_PRT
#define MOSI_S__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MOSI_S__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MOSI_S__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MOSI_S__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MOSI_S__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MOSI_S__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MOSI_S__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MOSI_S__PS CYREG_PRT1_PS
#define MOSI_S__SHIFT 7u
#define MOSI_S__SLW CYREG_PRT1_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SCLK__0__MASK 0x40u
#define SCLK__0__PC CYREG_PRT0_PC6
#define SCLK__0__PORT 0u
#define SCLK__0__SHIFT 6u
#define SCLK__AG CYREG_PRT0_AG
#define SCLK__AMUX CYREG_PRT0_AMUX
#define SCLK__BIE CYREG_PRT0_BIE
#define SCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCLK__BYP CYREG_PRT0_BYP
#define SCLK__CTL CYREG_PRT0_CTL
#define SCLK__DM0 CYREG_PRT0_DM0
#define SCLK__DM1 CYREG_PRT0_DM1
#define SCLK__DM2 CYREG_PRT0_DM2
#define SCLK__DR CYREG_PRT0_DR
#define SCLK__INP_DIS CYREG_PRT0_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT0_LCD_EN
#define SCLK__MASK 0x40u
#define SCLK__PORT 0u
#define SCLK__PRT CYREG_PRT0_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCLK__PS CYREG_PRT0_PS
#define SCLK__SHIFT 6u
#define SCLK__SLW CYREG_PRT0_SLW

/* SCLK_S */
#define SCLK_S__0__INTTYPE CYREG_PICU1_INTTYPE4
#define SCLK_S__0__MASK 0x10u
#define SCLK_S__0__PC CYREG_PRT1_PC4
#define SCLK_S__0__PORT 1u
#define SCLK_S__0__SHIFT 4u
#define SCLK_S__AG CYREG_PRT1_AG
#define SCLK_S__AMUX CYREG_PRT1_AMUX
#define SCLK_S__BIE CYREG_PRT1_BIE
#define SCLK_S__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCLK_S__BYP CYREG_PRT1_BYP
#define SCLK_S__CTL CYREG_PRT1_CTL
#define SCLK_S__DM0 CYREG_PRT1_DM0
#define SCLK_S__DM1 CYREG_PRT1_DM1
#define SCLK_S__DM2 CYREG_PRT1_DM2
#define SCLK_S__DR CYREG_PRT1_DR
#define SCLK_S__INP_DIS CYREG_PRT1_INP_DIS
#define SCLK_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCLK_S__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCLK_S__LCD_EN CYREG_PRT1_LCD_EN
#define SCLK_S__MASK 0x10u
#define SCLK_S__PORT 1u
#define SCLK_S__PRT CYREG_PRT1_PRT
#define SCLK_S__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCLK_S__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCLK_S__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCLK_S__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCLK_S__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCLK_S__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCLK_S__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCLK_S__PS CYREG_PRT1_PS
#define SCLK_S__SHIFT 4u
#define SCLK_S__SLW CYREG_PRT1_SLW

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB03_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB03_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB03_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB03_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB03_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB03_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB03_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB00_ST

/* SPIM_TxInternalInterrupt */
#define SPIM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIM_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPIM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIS_BSPIS */
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIS_BSPIS_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPIS_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPIS_BSPIS_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIS_BSPIS_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIS_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_BSPIS_RxStsReg__3__POS 3
#define SPIS_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_BSPIS_RxStsReg__4__POS 4
#define SPIS_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_BSPIS_RxStsReg__5__POS 5
#define SPIS_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_RxStsReg__6__POS 6
#define SPIS_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_BSPIS_RxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_BSPIS_RxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define SPIS_BSPIS_sR8_Dp_u0__A0_REG CYREG_B1_UDB04_A0
#define SPIS_BSPIS_sR8_Dp_u0__A1_REG CYREG_B1_UDB04_A1
#define SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define SPIS_BSPIS_sR8_Dp_u0__D0_REG CYREG_B1_UDB04_D0
#define SPIS_BSPIS_sR8_Dp_u0__D1_REG CYREG_B1_UDB04_D1
#define SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define SPIS_BSPIS_sR8_Dp_u0__F0_REG CYREG_B1_UDB04_F0
#define SPIS_BSPIS_sR8_Dp_u0__F1_REG CYREG_B1_UDB04_F1
#define SPIS_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_BSPIS_TxStsReg__0__POS 0
#define SPIS_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_BSPIS_TxStsReg__1__POS 1
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIS_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_BSPIS_TxStsReg__2__POS 2
#define SPIS_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_TxStsReg__6__POS 6
#define SPIS_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIS_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB07_ST

/* SPIS_RxInternalInterrupt */
#define SPIS_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIS_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIS_RxInternalInterrupt__INTC_MASK 0x04u
#define SPIS_RxInternalInterrupt__INTC_NUMBER 2u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPIS_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIS_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x01u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x02u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x02u

/* Clock_SPISlave */
#define Clock_SPISlave__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_SPISlave__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_SPISlave__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_SPISlave__CFG2_SRC_SEL_MASK 0x07u
#define Clock_SPISlave__INDEX 0x02u
#define Clock_SPISlave__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_SPISlave__PM_ACT_MSK 0x04u
#define Clock_SPISlave__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_SPISlave__PM_STBY_MSK 0x04u

/* I2S_1_bI2S */
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2S_1_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define I2S_1_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2S_1_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define I2S_1_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2S_1_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define I2S_1_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define I2S_1_bI2S_CtlReg__0__MASK 0x01u
#define I2S_1_bI2S_CtlReg__0__POS 0
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define I2S_1_bI2S_CtlReg__2__MASK 0x04u
#define I2S_1_bI2S_CtlReg__2__POS 2
#define I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2S_1_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define I2S_1_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define I2S_1_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define I2S_1_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define I2S_1_bI2S_CtlReg__MASK 0x05u
#define I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2S_1_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB05_MSK
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B0_UDB05_A0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B0_UDB05_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B0_UDB05_D0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B0_UDB05_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B0_UDB05_F0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B0_UDB05_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_1_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_1_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_1_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B0_UDB05_MSK
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B0_UDB05_ST

/* TxDma */
#define TxDma__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define TxDma__DRQ_NUMBER 0u
#define TxDma__NUMBEROF_TDS 0u
#define TxDma__PRIORITY 2u
#define TxDma__TERMIN_EN 0u
#define TxDma__TERMIN_SEL 0u
#define TxDma__TERMOUT0_EN 1u
#define TxDma__TERMOUT0_SEL 0u
#define TxDma__TERMOUT1_EN 0u
#define TxDma__TERMOUT1_SEL 0u

/* USBFS_arb_int */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_Dm */
#define USBFS_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7u
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7u
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6u
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6u
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x08u
#define USBFS_ep_1__INTC_NUMBER 3u
#define USBFS_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
#define USBFS_ep_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_6__INTC_MASK 0x10u
#define USBFS_ep_6__INTC_NUMBER 4u
#define USBFS_ep_6__INTC_PRIOR_NUM 7u
#define USBFS_ep_6__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBFS_ep_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* DmaDone */
#define DmaDone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaDone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaDone__INTC_MASK 0x01u
#define DmaDone__INTC_NUMBER 0u
#define DmaDone__INTC_PRIOR_NUM 7u
#define DmaDone__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define DmaDone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaDone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DSP_reset */
#define DSP_reset__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DSP_reset__0__MASK 0x20u
#define DSP_reset__0__PC CYREG_PRT2_PC5
#define DSP_reset__0__PORT 2u
#define DSP_reset__0__SHIFT 5u
#define DSP_reset__AG CYREG_PRT2_AG
#define DSP_reset__AMUX CYREG_PRT2_AMUX
#define DSP_reset__BIE CYREG_PRT2_BIE
#define DSP_reset__BIT_MASK CYREG_PRT2_BIT_MASK
#define DSP_reset__BYP CYREG_PRT2_BYP
#define DSP_reset__CTL CYREG_PRT2_CTL
#define DSP_reset__DM0 CYREG_PRT2_DM0
#define DSP_reset__DM1 CYREG_PRT2_DM1
#define DSP_reset__DM2 CYREG_PRT2_DM2
#define DSP_reset__DR CYREG_PRT2_DR
#define DSP_reset__INP_DIS CYREG_PRT2_INP_DIS
#define DSP_reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DSP_reset__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DSP_reset__LCD_EN CYREG_PRT2_LCD_EN
#define DSP_reset__MASK 0x20u
#define DSP_reset__PORT 2u
#define DSP_reset__PRT CYREG_PRT2_PRT
#define DSP_reset__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DSP_reset__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DSP_reset__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DSP_reset__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DSP_reset__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DSP_reset__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DSP_reset__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DSP_reset__PS CYREG_PRT2_PS
#define DSP_reset__SHIFT 5u
#define DSP_reset__SLW CYREG_PRT2_SLW

/* I2S_BLCLK */
#define I2S_BLCLK__0__INTTYPE CYREG_PICU3_INTTYPE5
#define I2S_BLCLK__0__MASK 0x20u
#define I2S_BLCLK__0__PC CYREG_PRT3_PC5
#define I2S_BLCLK__0__PORT 3u
#define I2S_BLCLK__0__SHIFT 5u
#define I2S_BLCLK__AG CYREG_PRT3_AG
#define I2S_BLCLK__AMUX CYREG_PRT3_AMUX
#define I2S_BLCLK__BIE CYREG_PRT3_BIE
#define I2S_BLCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_BLCLK__BYP CYREG_PRT3_BYP
#define I2S_BLCLK__CTL CYREG_PRT3_CTL
#define I2S_BLCLK__DM0 CYREG_PRT3_DM0
#define I2S_BLCLK__DM1 CYREG_PRT3_DM1
#define I2S_BLCLK__DM2 CYREG_PRT3_DM2
#define I2S_BLCLK__DR CYREG_PRT3_DR
#define I2S_BLCLK__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_BLCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_BLCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_BLCLK__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_BLCLK__MASK 0x20u
#define I2S_BLCLK__PORT 3u
#define I2S_BLCLK__PRT CYREG_PRT3_PRT
#define I2S_BLCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_BLCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_BLCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_BLCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_BLCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_BLCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_BLCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_BLCLK__PS CYREG_PRT3_PS
#define I2S_BLCLK__SHIFT 5u
#define I2S_BLCLK__SLW CYREG_PRT3_SLW

/* I2S_Clock */
#define I2S_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define I2S_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define I2S_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define I2S_Clock__CFG2_SRC_SEL_MASK 0x07u
#define I2S_Clock__INDEX 0x00u
#define I2S_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2S_Clock__PM_ACT_MSK 0x01u
#define I2S_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2S_Clock__PM_STBY_MSK 0x01u

/* I2S_LRCLK */
#define I2S_LRCLK__0__INTTYPE CYREG_PICU3_INTTYPE1
#define I2S_LRCLK__0__MASK 0x02u
#define I2S_LRCLK__0__PC CYREG_PRT3_PC1
#define I2S_LRCLK__0__PORT 3u
#define I2S_LRCLK__0__SHIFT 1u
#define I2S_LRCLK__AG CYREG_PRT3_AG
#define I2S_LRCLK__AMUX CYREG_PRT3_AMUX
#define I2S_LRCLK__BIE CYREG_PRT3_BIE
#define I2S_LRCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_LRCLK__BYP CYREG_PRT3_BYP
#define I2S_LRCLK__CTL CYREG_PRT3_CTL
#define I2S_LRCLK__DM0 CYREG_PRT3_DM0
#define I2S_LRCLK__DM1 CYREG_PRT3_DM1
#define I2S_LRCLK__DM2 CYREG_PRT3_DM2
#define I2S_LRCLK__DR CYREG_PRT3_DR
#define I2S_LRCLK__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_LRCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_LRCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_LRCLK__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_LRCLK__MASK 0x02u
#define I2S_LRCLK__PORT 3u
#define I2S_LRCLK__PRT CYREG_PRT3_PRT
#define I2S_LRCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_LRCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_LRCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_LRCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_LRCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_LRCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_LRCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_LRCLK__PS CYREG_PRT3_PS
#define I2S_LRCLK__SHIFT 1u
#define I2S_LRCLK__SLW CYREG_PRT3_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u

/* I2S_SDATA_OUT */
#define I2S_SDATA_OUT__0__INTTYPE CYREG_PICU3_INTTYPE3
#define I2S_SDATA_OUT__0__MASK 0x08u
#define I2S_SDATA_OUT__0__PC CYREG_PRT3_PC3
#define I2S_SDATA_OUT__0__PORT 3u
#define I2S_SDATA_OUT__0__SHIFT 3u
#define I2S_SDATA_OUT__AG CYREG_PRT3_AG
#define I2S_SDATA_OUT__AMUX CYREG_PRT3_AMUX
#define I2S_SDATA_OUT__BIE CYREG_PRT3_BIE
#define I2S_SDATA_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define I2S_SDATA_OUT__BYP CYREG_PRT3_BYP
#define I2S_SDATA_OUT__CTL CYREG_PRT3_CTL
#define I2S_SDATA_OUT__DM0 CYREG_PRT3_DM0
#define I2S_SDATA_OUT__DM1 CYREG_PRT3_DM1
#define I2S_SDATA_OUT__DM2 CYREG_PRT3_DM2
#define I2S_SDATA_OUT__DR CYREG_PRT3_DR
#define I2S_SDATA_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define I2S_SDATA_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define I2S_SDATA_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define I2S_SDATA_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define I2S_SDATA_OUT__MASK 0x08u
#define I2S_SDATA_OUT__PORT 3u
#define I2S_SDATA_OUT__PRT CYREG_PRT3_PRT
#define I2S_SDATA_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define I2S_SDATA_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define I2S_SDATA_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define I2S_SDATA_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define I2S_SDATA_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define I2S_SDATA_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define I2S_SDATA_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define I2S_SDATA_OUT__PS CYREG_PRT3_PS
#define I2S_SDATA_OUT__SHIFT 3u
#define I2S_SDATA_OUT__SLW CYREG_PRT3_SLW

/* Timeout_timer_TimerUDB */
#define Timeout_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timeout_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timeout_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timeout_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Timeout_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timeout_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timeout_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timeout_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timeout_timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timeout_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Timeout_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timeout_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB01_A0
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB01_A1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB01_D0
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB01_D1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB01_F0
#define Timeout_timer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB01_F1

/* spi_rx_interrupt */
#define spi_rx_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define spi_rx_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define spi_rx_interrupt__INTC_MASK 0x20u
#define spi_rx_interrupt__INTC_NUMBER 5u
#define spi_rx_interrupt__INTC_PRIOR_NUM 7u
#define spi_rx_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define spi_rx_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define spi_rx_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timeout_interrupt */
#define timeout_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define timeout_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define timeout_interrupt__INTC_MASK 0x40u
#define timeout_interrupt__INTC_NUMBER 6u
#define timeout_interrupt__INTC_PRIOR_NUM 7u
#define timeout_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define timeout_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define timeout_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CY_PROJECT_NAME "PSoC5_SPI_Master_DSP"
#define CY_VERSION "PSoC Creator  3.3 SP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000066u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
