

================================================================
== Vitis HLS Report for 'compute_encoder'
================================================================
* Date:           Sun Dec 14 17:16:04 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.628 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Encoder_Loop  |       11|       11|         5|          1|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv5_i_i_i_155402 = alloca i32 1"   --->   Operation 10 'alloca' 'conv5_i_i_i_155402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv5_i_i_i_145393 = alloca i32 1"   --->   Operation 11 'alloca' 'conv5_i_i_i_145393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv5_i_i_i_135384 = alloca i32 1"   --->   Operation 12 'alloca' 'conv5_i_i_i_135384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv5_i_i_i_125375 = alloca i32 1"   --->   Operation 13 'alloca' 'conv5_i_i_i_125375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv5_i_i_i_115366 = alloca i32 1"   --->   Operation 14 'alloca' 'conv5_i_i_i_115366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv5_i_i_i_105357 = alloca i32 1"   --->   Operation 15 'alloca' 'conv5_i_i_i_105357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv5_i_i_i_95348 = alloca i32 1"   --->   Operation 16 'alloca' 'conv5_i_i_i_95348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv5_i_i_i_85339 = alloca i32 1"   --->   Operation 17 'alloca' 'conv5_i_i_i_85339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv5_i_i_i_753210 = alloca i32 1"   --->   Operation 18 'alloca' 'conv5_i_i_i_753210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv5_i_i_i_653111 = alloca i32 1"   --->   Operation 19 'alloca' 'conv5_i_i_i_653111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv5_i_i_i_553012 = alloca i32 1"   --->   Operation 20 'alloca' 'conv5_i_i_i_553012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv5_i_i_i_452913 = alloca i32 1"   --->   Operation 21 'alloca' 'conv5_i_i_i_452913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv5_i_i_i_352814 = alloca i32 1"   --->   Operation 22 'alloca' 'conv5_i_i_i_352814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv5_i_i_i_252715 = alloca i32 1"   --->   Operation 23 'alloca' 'conv5_i_i_i_252715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv5_i_i_i_152616 = alloca i32 1"   --->   Operation 24 'alloca' 'conv5_i_i_i_152616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv5_i_i_i52517 = alloca i32 1"   --->   Operation 25 'alloca' 'conv5_i_i_i52517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_7, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_6, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_5, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_4, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_3, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_2, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_1, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_0, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 45, i16 %conv5_i_i_i52517"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 46, i16 %conv5_i_i_i_152616"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65507, i16 %conv5_i_i_i_252715"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65516, i16 %conv5_i_i_i_352814"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 45, i16 %conv5_i_i_i_452913"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 41, i16 %conv5_i_i_i_553012"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65508, i16 %conv5_i_i_i_653111"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 30, i16 %conv5_i_i_i_753210"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44, i16 %conv5_i_i_i_85339"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65507, i16 %conv5_i_i_i_95348"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65507, i16 %conv5_i_i_i_105357"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65530, i16 %conv5_i_i_i_115366"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65512, i16 %conv5_i_i_i_125375"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 46, i16 %conv5_i_i_i_135384"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65504, i16 %conv5_i_i_i_145393"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 45, i16 %conv5_i_i_i_155402"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln38 = br void %fpga_resource_hint.VITIS_LOOP_44_1.255" [autoencoder.cpp:38]   --->   Operation 51 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [autoencoder.cpp:38]   --->   Operation 52 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %i1_load, i32 3, i32 5" [autoencoder.cpp:38]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %lshr_ln" [autoencoder.cpp:38]   --->   Operation 54 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_data_0_addr = getelementptr i16 %input_data_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 55 'getelementptr' 'input_data_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%input_data_0_load = load i3 %input_data_0_addr" [autoencoder.cpp:46]   --->   Operation 56 'load' 'input_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_data_1_addr = getelementptr i16 %input_data_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 57 'getelementptr' 'input_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%input_data_1_load = load i3 %input_data_1_addr" [autoencoder.cpp:46]   --->   Operation 58 'load' 'input_data_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%input_data_2_addr = getelementptr i16 %input_data_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 59 'getelementptr' 'input_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%input_data_2_load = load i3 %input_data_2_addr" [autoencoder.cpp:46]   --->   Operation 60 'load' 'input_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input_data_3_addr = getelementptr i16 %input_data_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 61 'getelementptr' 'input_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%input_data_3_load = load i3 %input_data_3_addr" [autoencoder.cpp:46]   --->   Operation 62 'load' 'input_data_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%input_data_4_addr = getelementptr i16 %input_data_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 63 'getelementptr' 'input_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%input_data_4_load = load i3 %input_data_4_addr" [autoencoder.cpp:46]   --->   Operation 64 'load' 'input_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_data_5_addr = getelementptr i16 %input_data_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 65 'getelementptr' 'input_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%input_data_5_load = load i3 %input_data_5_addr" [autoencoder.cpp:46]   --->   Operation 66 'load' 'input_data_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_data_6_addr = getelementptr i16 %input_data_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 67 'getelementptr' 'input_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%input_data_6_load = load i3 %input_data_6_addr" [autoencoder.cpp:46]   --->   Operation 68 'load' 'input_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%input_data_7_addr = getelementptr i16 %input_data_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:46]   --->   Operation 69 'getelementptr' 'input_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%input_data_7_load = load i3 %input_data_7_addr" [autoencoder.cpp:46]   --->   Operation 70 'load' 'input_data_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_0_addr = getelementptr i9 %p_ZL2W1_0_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 71 'getelementptr' 'p_ZL2W1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_0_load = load i3 %p_ZL2W1_0_0_addr" [autoencoder.cpp:59]   --->   Operation 72 'load' 'p_ZL2W1_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_0_addr = getelementptr i9 %p_ZL2W1_1_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 73 'getelementptr' 'p_ZL2W1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_0_load = load i3 %p_ZL2W1_1_0_addr" [autoencoder.cpp:59]   --->   Operation 74 'load' 'p_ZL2W1_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_0_addr = getelementptr i10 %p_ZL2W1_2_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 75 'getelementptr' 'p_ZL2W1_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_0_load = load i3 %p_ZL2W1_2_0_addr" [autoencoder.cpp:59]   --->   Operation 76 'load' 'p_ZL2W1_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_0_addr = getelementptr i10 %p_ZL2W1_3_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 77 'getelementptr' 'p_ZL2W1_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_0_load = load i3 %p_ZL2W1_3_0_addr" [autoencoder.cpp:59]   --->   Operation 78 'load' 'p_ZL2W1_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_0_addr = getelementptr i10 %p_ZL2W1_4_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 79 'getelementptr' 'p_ZL2W1_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_0_load = load i3 %p_ZL2W1_4_0_addr" [autoencoder.cpp:59]   --->   Operation 80 'load' 'p_ZL2W1_4_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_0_addr = getelementptr i9 %p_ZL2W1_5_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 81 'getelementptr' 'p_ZL2W1_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_0_load = load i3 %p_ZL2W1_5_0_addr" [autoencoder.cpp:59]   --->   Operation 82 'load' 'p_ZL2W1_5_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_0_addr = getelementptr i10 %p_ZL2W1_6_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 83 'getelementptr' 'p_ZL2W1_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_0_load = load i3 %p_ZL2W1_6_0_addr" [autoencoder.cpp:59]   --->   Operation 84 'load' 'p_ZL2W1_6_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_0_addr = getelementptr i9 %p_ZL2W1_7_0, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 85 'getelementptr' 'p_ZL2W1_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_0_load = load i3 %p_ZL2W1_7_0_addr" [autoencoder.cpp:59]   --->   Operation 86 'load' 'p_ZL2W1_7_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_1_addr = getelementptr i10 %p_ZL2W1_2_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 87 'getelementptr' 'p_ZL2W1_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_1_load = load i3 %p_ZL2W1_2_1_addr" [autoencoder.cpp:59]   --->   Operation 88 'load' 'p_ZL2W1_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_1_addr = getelementptr i10 %p_ZL2W1_3_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 89 'getelementptr' 'p_ZL2W1_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_1_load = load i3 %p_ZL2W1_3_1_addr" [autoencoder.cpp:59]   --->   Operation 90 'load' 'p_ZL2W1_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_1_addr = getelementptr i9 %p_ZL2W1_4_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 91 'getelementptr' 'p_ZL2W1_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_1_load = load i3 %p_ZL2W1_4_1_addr" [autoencoder.cpp:59]   --->   Operation 92 'load' 'p_ZL2W1_4_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_1_addr = getelementptr i9 %p_ZL2W1_5_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 93 'getelementptr' 'p_ZL2W1_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_1_load = load i3 %p_ZL2W1_5_1_addr" [autoencoder.cpp:59]   --->   Operation 94 'load' 'p_ZL2W1_5_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_1_addr = getelementptr i10 %p_ZL2W1_6_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 95 'getelementptr' 'p_ZL2W1_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_1_load = load i3 %p_ZL2W1_6_1_addr" [autoencoder.cpp:59]   --->   Operation 96 'load' 'p_ZL2W1_6_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_1_addr = getelementptr i9 %p_ZL2W1_7_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 97 'getelementptr' 'p_ZL2W1_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_1_load = load i3 %p_ZL2W1_7_1_addr" [autoencoder.cpp:59]   --->   Operation 98 'load' 'p_ZL2W1_7_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_2_addr = getelementptr i9 %p_ZL2W1_0_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 99 'getelementptr' 'p_ZL2W1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_2_load = load i3 %p_ZL2W1_0_2_addr" [autoencoder.cpp:59]   --->   Operation 100 'load' 'p_ZL2W1_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_2_addr = getelementptr i9 %p_ZL2W1_1_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 101 'getelementptr' 'p_ZL2W1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_2_load = load i3 %p_ZL2W1_1_2_addr" [autoencoder.cpp:59]   --->   Operation 102 'load' 'p_ZL2W1_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_2_addr = getelementptr i10 %p_ZL2W1_2_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 103 'getelementptr' 'p_ZL2W1_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_2_load = load i3 %p_ZL2W1_2_2_addr" [autoencoder.cpp:59]   --->   Operation 104 'load' 'p_ZL2W1_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_2_addr = getelementptr i10 %p_ZL2W1_3_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 105 'getelementptr' 'p_ZL2W1_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_2_load = load i3 %p_ZL2W1_3_2_addr" [autoencoder.cpp:59]   --->   Operation 106 'load' 'p_ZL2W1_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_2_addr = getelementptr i10 %p_ZL2W1_4_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 107 'getelementptr' 'p_ZL2W1_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_2_load = load i3 %p_ZL2W1_4_2_addr" [autoencoder.cpp:59]   --->   Operation 108 'load' 'p_ZL2W1_4_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_2_addr = getelementptr i9 %p_ZL2W1_5_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 109 'getelementptr' 'p_ZL2W1_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_2_load = load i3 %p_ZL2W1_5_2_addr" [autoencoder.cpp:59]   --->   Operation 110 'load' 'p_ZL2W1_5_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_2_addr = getelementptr i10 %p_ZL2W1_6_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 111 'getelementptr' 'p_ZL2W1_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_2_load = load i3 %p_ZL2W1_6_2_addr" [autoencoder.cpp:59]   --->   Operation 112 'load' 'p_ZL2W1_6_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_2_addr = getelementptr i10 %p_ZL2W1_7_2, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 113 'getelementptr' 'p_ZL2W1_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_2_load = load i3 %p_ZL2W1_7_2_addr" [autoencoder.cpp:59]   --->   Operation 114 'load' 'p_ZL2W1_7_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_3_addr = getelementptr i10 %p_ZL2W1_1_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 115 'getelementptr' 'p_ZL2W1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_3_load = load i3 %p_ZL2W1_1_3_addr" [autoencoder.cpp:59]   --->   Operation 116 'load' 'p_ZL2W1_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_3_addr = getelementptr i9 %p_ZL2W1_3_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 117 'getelementptr' 'p_ZL2W1_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_3_load = load i3 %p_ZL2W1_3_3_addr" [autoencoder.cpp:59]   --->   Operation 118 'load' 'p_ZL2W1_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_3_addr = getelementptr i9 %p_ZL2W1_4_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 119 'getelementptr' 'p_ZL2W1_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_3_load = load i3 %p_ZL2W1_4_3_addr" [autoencoder.cpp:59]   --->   Operation 120 'load' 'p_ZL2W1_4_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_3_addr = getelementptr i10 %p_ZL2W1_5_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 121 'getelementptr' 'p_ZL2W1_5_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_3_load = load i3 %p_ZL2W1_5_3_addr" [autoencoder.cpp:59]   --->   Operation 122 'load' 'p_ZL2W1_5_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_3_addr = getelementptr i10 %p_ZL2W1_6_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 123 'getelementptr' 'p_ZL2W1_6_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_3_load = load i3 %p_ZL2W1_6_3_addr" [autoencoder.cpp:59]   --->   Operation 124 'load' 'p_ZL2W1_6_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_3_addr = getelementptr i9 %p_ZL2W1_7_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 125 'getelementptr' 'p_ZL2W1_7_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_3_load = load i3 %p_ZL2W1_7_3_addr" [autoencoder.cpp:59]   --->   Operation 126 'load' 'p_ZL2W1_7_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_4_addr = getelementptr i10 %p_ZL2W1_0_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 127 'getelementptr' 'p_ZL2W1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_4_load = load i3 %p_ZL2W1_0_4_addr" [autoencoder.cpp:59]   --->   Operation 128 'load' 'p_ZL2W1_0_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_4_addr = getelementptr i10 %p_ZL2W1_1_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 129 'getelementptr' 'p_ZL2W1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_4_load = load i3 %p_ZL2W1_1_4_addr" [autoencoder.cpp:59]   --->   Operation 130 'load' 'p_ZL2W1_1_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_4_addr = getelementptr i9 %p_ZL2W1_2_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 131 'getelementptr' 'p_ZL2W1_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_4_load = load i3 %p_ZL2W1_2_4_addr" [autoencoder.cpp:59]   --->   Operation 132 'load' 'p_ZL2W1_2_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_4_addr = getelementptr i10 %p_ZL2W1_3_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 133 'getelementptr' 'p_ZL2W1_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_4_load = load i3 %p_ZL2W1_3_4_addr" [autoencoder.cpp:59]   --->   Operation 134 'load' 'p_ZL2W1_3_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_4_addr = getelementptr i9 %p_ZL2W1_4_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 135 'getelementptr' 'p_ZL2W1_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_4_load = load i3 %p_ZL2W1_4_4_addr" [autoencoder.cpp:59]   --->   Operation 136 'load' 'p_ZL2W1_4_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_4_addr = getelementptr i10 %p_ZL2W1_7_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 137 'getelementptr' 'p_ZL2W1_7_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_4_load = load i3 %p_ZL2W1_7_4_addr" [autoencoder.cpp:59]   --->   Operation 138 'load' 'p_ZL2W1_7_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_5_addr = getelementptr i10 %p_ZL2W1_0_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 139 'getelementptr' 'p_ZL2W1_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_5_load = load i3 %p_ZL2W1_0_5_addr" [autoencoder.cpp:59]   --->   Operation 140 'load' 'p_ZL2W1_0_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_5_addr = getelementptr i10 %p_ZL2W1_1_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 141 'getelementptr' 'p_ZL2W1_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_5_load = load i3 %p_ZL2W1_1_5_addr" [autoencoder.cpp:59]   --->   Operation 142 'load' 'p_ZL2W1_1_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_5_addr = getelementptr i9 %p_ZL2W1_2_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 143 'getelementptr' 'p_ZL2W1_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_5_load = load i3 %p_ZL2W1_2_5_addr" [autoencoder.cpp:59]   --->   Operation 144 'load' 'p_ZL2W1_2_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_5_addr = getelementptr i10 %p_ZL2W1_3_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 145 'getelementptr' 'p_ZL2W1_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_5_load = load i3 %p_ZL2W1_3_5_addr" [autoencoder.cpp:59]   --->   Operation 146 'load' 'p_ZL2W1_3_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_5_addr = getelementptr i10 %p_ZL2W1_6_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 147 'getelementptr' 'p_ZL2W1_6_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_5_load = load i3 %p_ZL2W1_6_5_addr" [autoencoder.cpp:59]   --->   Operation 148 'load' 'p_ZL2W1_6_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_5_addr = getelementptr i10 %p_ZL2W1_7_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 149 'getelementptr' 'p_ZL2W1_7_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_5_load = load i3 %p_ZL2W1_7_5_addr" [autoencoder.cpp:59]   --->   Operation 150 'load' 'p_ZL2W1_7_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_6_addr = getelementptr i10 %p_ZL2W1_1_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 151 'getelementptr' 'p_ZL2W1_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_6_load = load i3 %p_ZL2W1_1_6_addr" [autoencoder.cpp:59]   --->   Operation 152 'load' 'p_ZL2W1_1_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_6_addr = getelementptr i9 %p_ZL2W1_3_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 153 'getelementptr' 'p_ZL2W1_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_6_load = load i3 %p_ZL2W1_3_6_addr" [autoencoder.cpp:59]   --->   Operation 154 'load' 'p_ZL2W1_3_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_6_addr = getelementptr i9 %p_ZL2W1_4_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 155 'getelementptr' 'p_ZL2W1_4_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_6_load = load i3 %p_ZL2W1_4_6_addr" [autoencoder.cpp:59]   --->   Operation 156 'load' 'p_ZL2W1_4_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_6_addr = getelementptr i9 %p_ZL2W1_5_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 157 'getelementptr' 'p_ZL2W1_5_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_6_load = load i3 %p_ZL2W1_5_6_addr" [autoencoder.cpp:59]   --->   Operation 158 'load' 'p_ZL2W1_5_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_6_addr = getelementptr i10 %p_ZL2W1_6_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 159 'getelementptr' 'p_ZL2W1_6_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_6_load = load i3 %p_ZL2W1_6_6_addr" [autoencoder.cpp:59]   --->   Operation 160 'load' 'p_ZL2W1_6_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_6_addr = getelementptr i10 %p_ZL2W1_7_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 161 'getelementptr' 'p_ZL2W1_7_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_6_load = load i3 %p_ZL2W1_7_6_addr" [autoencoder.cpp:59]   --->   Operation 162 'load' 'p_ZL2W1_7_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_7_addr = getelementptr i9 %p_ZL2W1_0_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 163 'getelementptr' 'p_ZL2W1_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_7_load = load i3 %p_ZL2W1_0_7_addr" [autoencoder.cpp:59]   --->   Operation 164 'load' 'p_ZL2W1_0_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_7_addr = getelementptr i10 %p_ZL2W1_1_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 165 'getelementptr' 'p_ZL2W1_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_7_load = load i3 %p_ZL2W1_1_7_addr" [autoencoder.cpp:59]   --->   Operation 166 'load' 'p_ZL2W1_1_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_7_addr = getelementptr i10 %p_ZL2W1_2_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 167 'getelementptr' 'p_ZL2W1_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_7_load = load i3 %p_ZL2W1_2_7_addr" [autoencoder.cpp:59]   --->   Operation 168 'load' 'p_ZL2W1_2_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_7_addr = getelementptr i9 %p_ZL2W1_3_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 169 'getelementptr' 'p_ZL2W1_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_7_load = load i3 %p_ZL2W1_3_7_addr" [autoencoder.cpp:59]   --->   Operation 170 'load' 'p_ZL2W1_3_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_7_addr = getelementptr i10 %p_ZL2W1_4_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 171 'getelementptr' 'p_ZL2W1_4_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_7_load = load i3 %p_ZL2W1_4_7_addr" [autoencoder.cpp:59]   --->   Operation 172 'load' 'p_ZL2W1_4_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_7_addr = getelementptr i10 %p_ZL2W1_5_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 173 'getelementptr' 'p_ZL2W1_5_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_7_load = load i3 %p_ZL2W1_5_7_addr" [autoencoder.cpp:59]   --->   Operation 174 'load' 'p_ZL2W1_5_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_7_addr = getelementptr i10 %p_ZL2W1_6_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 175 'getelementptr' 'p_ZL2W1_6_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_7_load = load i3 %p_ZL2W1_6_7_addr" [autoencoder.cpp:59]   --->   Operation 176 'load' 'p_ZL2W1_6_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_7_addr = getelementptr i10 %p_ZL2W1_7_7, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 177 'getelementptr' 'p_ZL2W1_7_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_7_load = load i3 %p_ZL2W1_7_7_addr" [autoencoder.cpp:59]   --->   Operation 178 'load' 'p_ZL2W1_7_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_8_addr = getelementptr i10 %p_ZL2W1_0_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 179 'getelementptr' 'p_ZL2W1_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_8_load = load i3 %p_ZL2W1_0_8_addr" [autoencoder.cpp:59]   --->   Operation 180 'load' 'p_ZL2W1_0_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_8_addr = getelementptr i10 %p_ZL2W1_2_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 181 'getelementptr' 'p_ZL2W1_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_8_load = load i3 %p_ZL2W1_2_8_addr" [autoencoder.cpp:59]   --->   Operation 182 'load' 'p_ZL2W1_2_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_8_addr = getelementptr i9 %p_ZL2W1_3_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 183 'getelementptr' 'p_ZL2W1_3_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_8_load = load i3 %p_ZL2W1_3_8_addr" [autoencoder.cpp:59]   --->   Operation 184 'load' 'p_ZL2W1_3_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_8_addr = getelementptr i9 %p_ZL2W1_4_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 185 'getelementptr' 'p_ZL2W1_4_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_8_load = load i3 %p_ZL2W1_4_8_addr" [autoencoder.cpp:59]   --->   Operation 186 'load' 'p_ZL2W1_4_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_8_addr = getelementptr i9 %p_ZL2W1_5_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 187 'getelementptr' 'p_ZL2W1_5_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_8_load = load i3 %p_ZL2W1_5_8_addr" [autoencoder.cpp:59]   --->   Operation 188 'load' 'p_ZL2W1_5_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_8_addr = getelementptr i10 %p_ZL2W1_6_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 189 'getelementptr' 'p_ZL2W1_6_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_8_load = load i3 %p_ZL2W1_6_8_addr" [autoencoder.cpp:59]   --->   Operation 190 'load' 'p_ZL2W1_6_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_8_addr = getelementptr i9 %p_ZL2W1_7_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 191 'getelementptr' 'p_ZL2W1_7_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_8_load = load i3 %p_ZL2W1_7_8_addr" [autoencoder.cpp:59]   --->   Operation 192 'load' 'p_ZL2W1_7_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_9_addr = getelementptr i10 %p_ZL2W1_0_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 193 'getelementptr' 'p_ZL2W1_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_9_load = load i3 %p_ZL2W1_0_9_addr" [autoencoder.cpp:59]   --->   Operation 194 'load' 'p_ZL2W1_0_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_9_addr = getelementptr i9 %p_ZL2W1_1_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 195 'getelementptr' 'p_ZL2W1_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_9_load = load i3 %p_ZL2W1_1_9_addr" [autoencoder.cpp:59]   --->   Operation 196 'load' 'p_ZL2W1_1_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_9_addr = getelementptr i9 %p_ZL2W1_2_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 197 'getelementptr' 'p_ZL2W1_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_9_load = load i3 %p_ZL2W1_2_9_addr" [autoencoder.cpp:59]   --->   Operation 198 'load' 'p_ZL2W1_2_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_9_addr = getelementptr i10 %p_ZL2W1_3_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 199 'getelementptr' 'p_ZL2W1_3_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_9_load = load i3 %p_ZL2W1_3_9_addr" [autoencoder.cpp:59]   --->   Operation 200 'load' 'p_ZL2W1_3_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_9_addr = getelementptr i10 %p_ZL2W1_4_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 201 'getelementptr' 'p_ZL2W1_4_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_9_load = load i3 %p_ZL2W1_4_9_addr" [autoencoder.cpp:59]   --->   Operation 202 'load' 'p_ZL2W1_4_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_9_addr = getelementptr i9 %p_ZL2W1_5_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 203 'getelementptr' 'p_ZL2W1_5_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_9_load = load i3 %p_ZL2W1_5_9_addr" [autoencoder.cpp:59]   --->   Operation 204 'load' 'p_ZL2W1_5_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_9_addr = getelementptr i10 %p_ZL2W1_7_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 205 'getelementptr' 'p_ZL2W1_7_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_9_load = load i3 %p_ZL2W1_7_9_addr" [autoencoder.cpp:59]   --->   Operation 206 'load' 'p_ZL2W1_7_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_10_addr = getelementptr i10 %p_ZL2W1_1_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 207 'getelementptr' 'p_ZL2W1_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_10_load = load i3 %p_ZL2W1_1_10_addr" [autoencoder.cpp:59]   --->   Operation 208 'load' 'p_ZL2W1_1_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_10_addr = getelementptr i9 %p_ZL2W1_2_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 209 'getelementptr' 'p_ZL2W1_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_10_load = load i3 %p_ZL2W1_2_10_addr" [autoencoder.cpp:59]   --->   Operation 210 'load' 'p_ZL2W1_2_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_10_addr = getelementptr i10 %p_ZL2W1_3_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 211 'getelementptr' 'p_ZL2W1_3_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_10_load = load i3 %p_ZL2W1_3_10_addr" [autoencoder.cpp:59]   --->   Operation 212 'load' 'p_ZL2W1_3_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_10_addr = getelementptr i9 %p_ZL2W1_4_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 213 'getelementptr' 'p_ZL2W1_4_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_10_load = load i3 %p_ZL2W1_4_10_addr" [autoencoder.cpp:59]   --->   Operation 214 'load' 'p_ZL2W1_4_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_10_addr = getelementptr i10 %p_ZL2W1_5_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 215 'getelementptr' 'p_ZL2W1_5_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_10_load = load i3 %p_ZL2W1_5_10_addr" [autoencoder.cpp:59]   --->   Operation 216 'load' 'p_ZL2W1_5_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_10_addr = getelementptr i10 %p_ZL2W1_6_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 217 'getelementptr' 'p_ZL2W1_6_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_10_load = load i3 %p_ZL2W1_6_10_addr" [autoencoder.cpp:59]   --->   Operation 218 'load' 'p_ZL2W1_6_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_10_addr = getelementptr i9 %p_ZL2W1_7_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 219 'getelementptr' 'p_ZL2W1_7_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_10_load = load i3 %p_ZL2W1_7_10_addr" [autoencoder.cpp:59]   --->   Operation 220 'load' 'p_ZL2W1_7_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_11_addr = getelementptr i9 %p_ZL2W1_1_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 221 'getelementptr' 'p_ZL2W1_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_11_load = load i3 %p_ZL2W1_1_11_addr" [autoencoder.cpp:59]   --->   Operation 222 'load' 'p_ZL2W1_1_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_11_addr = getelementptr i10 %p_ZL2W1_2_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 223 'getelementptr' 'p_ZL2W1_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_11_load = load i3 %p_ZL2W1_2_11_addr" [autoencoder.cpp:59]   --->   Operation 224 'load' 'p_ZL2W1_2_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_11_addr = getelementptr i10 %p_ZL2W1_3_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 225 'getelementptr' 'p_ZL2W1_3_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_11_load = load i3 %p_ZL2W1_3_11_addr" [autoencoder.cpp:59]   --->   Operation 226 'load' 'p_ZL2W1_3_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_11_addr = getelementptr i9 %p_ZL2W1_5_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 227 'getelementptr' 'p_ZL2W1_5_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_11_load = load i3 %p_ZL2W1_5_11_addr" [autoencoder.cpp:59]   --->   Operation 228 'load' 'p_ZL2W1_5_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_11_addr = getelementptr i9 %p_ZL2W1_7_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 229 'getelementptr' 'p_ZL2W1_7_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_11_load = load i3 %p_ZL2W1_7_11_addr" [autoencoder.cpp:59]   --->   Operation 230 'load' 'p_ZL2W1_7_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_12_addr = getelementptr i10 %p_ZL2W1_1_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 231 'getelementptr' 'p_ZL2W1_1_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_12_load = load i3 %p_ZL2W1_1_12_addr" [autoencoder.cpp:59]   --->   Operation 232 'load' 'p_ZL2W1_1_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_12_addr = getelementptr i10 %p_ZL2W1_2_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 233 'getelementptr' 'p_ZL2W1_2_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_12_load = load i3 %p_ZL2W1_2_12_addr" [autoencoder.cpp:59]   --->   Operation 234 'load' 'p_ZL2W1_2_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_12_addr = getelementptr i10 %p_ZL2W1_3_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 235 'getelementptr' 'p_ZL2W1_3_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_12_load = load i3 %p_ZL2W1_3_12_addr" [autoencoder.cpp:59]   --->   Operation 236 'load' 'p_ZL2W1_3_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_12_addr = getelementptr i9 %p_ZL2W1_4_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 237 'getelementptr' 'p_ZL2W1_4_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_12_load = load i3 %p_ZL2W1_4_12_addr" [autoencoder.cpp:59]   --->   Operation 238 'load' 'p_ZL2W1_4_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_12_addr = getelementptr i9 %p_ZL2W1_6_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 239 'getelementptr' 'p_ZL2W1_6_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_12_load = load i3 %p_ZL2W1_6_12_addr" [autoencoder.cpp:59]   --->   Operation 240 'load' 'p_ZL2W1_6_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_12_addr = getelementptr i10 %p_ZL2W1_7_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 241 'getelementptr' 'p_ZL2W1_7_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_12_load = load i3 %p_ZL2W1_7_12_addr" [autoencoder.cpp:59]   --->   Operation 242 'load' 'p_ZL2W1_7_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_13_addr = getelementptr i9 %p_ZL2W1_0_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 243 'getelementptr' 'p_ZL2W1_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_13_load = load i3 %p_ZL2W1_0_13_addr" [autoencoder.cpp:59]   --->   Operation 244 'load' 'p_ZL2W1_0_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_13_addr = getelementptr i9 %p_ZL2W1_1_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 245 'getelementptr' 'p_ZL2W1_1_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_13_load = load i3 %p_ZL2W1_1_13_addr" [autoencoder.cpp:59]   --->   Operation 246 'load' 'p_ZL2W1_1_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_13_addr = getelementptr i10 %p_ZL2W1_2_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 247 'getelementptr' 'p_ZL2W1_2_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_13_load = load i3 %p_ZL2W1_2_13_addr" [autoencoder.cpp:59]   --->   Operation 248 'load' 'p_ZL2W1_2_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_13_addr = getelementptr i10 %p_ZL2W1_3_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 249 'getelementptr' 'p_ZL2W1_3_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_13_load = load i3 %p_ZL2W1_3_13_addr" [autoencoder.cpp:59]   --->   Operation 250 'load' 'p_ZL2W1_3_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_13_addr = getelementptr i10 %p_ZL2W1_4_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 251 'getelementptr' 'p_ZL2W1_4_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_13_load = load i3 %p_ZL2W1_4_13_addr" [autoencoder.cpp:59]   --->   Operation 252 'load' 'p_ZL2W1_4_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_13_addr = getelementptr i10 %p_ZL2W1_5_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 253 'getelementptr' 'p_ZL2W1_5_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_13_load = load i3 %p_ZL2W1_5_13_addr" [autoencoder.cpp:59]   --->   Operation 254 'load' 'p_ZL2W1_5_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_13_addr = getelementptr i9 %p_ZL2W1_7_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 255 'getelementptr' 'p_ZL2W1_7_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_13_load = load i3 %p_ZL2W1_7_13_addr" [autoencoder.cpp:59]   --->   Operation 256 'load' 'p_ZL2W1_7_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_14_addr = getelementptr i10 %p_ZL2W1_3_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 257 'getelementptr' 'p_ZL2W1_3_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_14_load = load i3 %p_ZL2W1_3_14_addr" [autoencoder.cpp:59]   --->   Operation 258 'load' 'p_ZL2W1_3_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_14_addr = getelementptr i9 %p_ZL2W1_4_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 259 'getelementptr' 'p_ZL2W1_4_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_14_load = load i3 %p_ZL2W1_4_14_addr" [autoencoder.cpp:59]   --->   Operation 260 'load' 'p_ZL2W1_4_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_14_addr = getelementptr i10 %p_ZL2W1_5_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 261 'getelementptr' 'p_ZL2W1_5_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_14_load = load i3 %p_ZL2W1_5_14_addr" [autoencoder.cpp:59]   --->   Operation 262 'load' 'p_ZL2W1_5_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_14_addr = getelementptr i9 %p_ZL2W1_6_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 263 'getelementptr' 'p_ZL2W1_6_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_14_load = load i3 %p_ZL2W1_6_14_addr" [autoencoder.cpp:59]   --->   Operation 264 'load' 'p_ZL2W1_6_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_14_addr = getelementptr i9 %p_ZL2W1_7_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 265 'getelementptr' 'p_ZL2W1_7_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_14_load = load i3 %p_ZL2W1_7_14_addr" [autoencoder.cpp:59]   --->   Operation 266 'load' 'p_ZL2W1_7_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_15_addr = getelementptr i9 %p_ZL2W1_2_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 267 'getelementptr' 'p_ZL2W1_2_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_15_load = load i3 %p_ZL2W1_2_15_addr" [autoencoder.cpp:59]   --->   Operation 268 'load' 'p_ZL2W1_2_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%p_ZL2W1_3_15_addr = getelementptr i10 %p_ZL2W1_3_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 269 'getelementptr' 'p_ZL2W1_3_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [2/2] (2.32ns)   --->   "%p_ZL2W1_3_15_load = load i3 %p_ZL2W1_3_15_addr" [autoencoder.cpp:59]   --->   Operation 270 'load' 'p_ZL2W1_3_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_15_addr = getelementptr i10 %p_ZL2W1_4_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 271 'getelementptr' 'p_ZL2W1_4_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_15_load = load i3 %p_ZL2W1_4_15_addr" [autoencoder.cpp:59]   --->   Operation 272 'load' 'p_ZL2W1_4_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_15_addr = getelementptr i9 %p_ZL2W1_6_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 273 'getelementptr' 'p_ZL2W1_6_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_15_load = load i3 %p_ZL2W1_6_15_addr" [autoencoder.cpp:59]   --->   Operation 274 'load' 'p_ZL2W1_6_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%p_ZL2W1_7_15_addr = getelementptr i9 %p_ZL2W1_7_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 275 'getelementptr' 'p_ZL2W1_7_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [2/2] (2.32ns)   --->   "%p_ZL2W1_7_15_load = load i3 %p_ZL2W1_7_15_addr" [autoencoder.cpp:59]   --->   Operation 276 'load' 'p_ZL2W1_7_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 277 [1/1] (1.87ns)   --->   "%i = add i7 %i1_load, i7 8" [autoencoder.cpp:38]   --->   Operation 277 'add' 'i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6" [autoencoder.cpp:38]   --->   Operation 278 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (1.58ns)   --->   "%store_ln38 = store i7 %i, i7 %i1" [autoencoder.cpp:38]   --->   Operation 279 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_44_1.255, void %for.body54" [autoencoder.cpp:38]   --->   Operation 280 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 281 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_0_load = load i3 %input_data_0_addr" [autoencoder.cpp:46]   --->   Operation 281 'load' 'input_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 282 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_1_load = load i3 %input_data_1_addr" [autoencoder.cpp:46]   --->   Operation 282 'load' 'input_data_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 283 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_2_load = load i3 %input_data_2_addr" [autoencoder.cpp:46]   --->   Operation 283 'load' 'input_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 284 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_3_load = load i3 %input_data_3_addr" [autoencoder.cpp:46]   --->   Operation 284 'load' 'input_data_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 285 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_4_load = load i3 %input_data_4_addr" [autoencoder.cpp:46]   --->   Operation 285 'load' 'input_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 286 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_5_load = load i3 %input_data_5_addr" [autoencoder.cpp:46]   --->   Operation 286 'load' 'input_data_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 287 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_6_load = load i3 %input_data_6_addr" [autoencoder.cpp:46]   --->   Operation 287 'load' 'input_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 288 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_data_7_load = load i3 %input_data_7_addr" [autoencoder.cpp:46]   --->   Operation 288 'load' 'input_data_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 289 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_0_load = load i3 %p_ZL2W1_0_0_addr" [autoencoder.cpp:59]   --->   Operation 289 'load' 'p_ZL2W1_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 290 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_0_load = load i3 %p_ZL2W1_1_0_addr" [autoencoder.cpp:59]   --->   Operation 290 'load' 'p_ZL2W1_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 291 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_0_load = load i3 %p_ZL2W1_2_0_addr" [autoencoder.cpp:59]   --->   Operation 291 'load' 'p_ZL2W1_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 292 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_0_load = load i3 %p_ZL2W1_3_0_addr" [autoencoder.cpp:59]   --->   Operation 292 'load' 'p_ZL2W1_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 293 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_0_load = load i3 %p_ZL2W1_4_0_addr" [autoencoder.cpp:59]   --->   Operation 293 'load' 'p_ZL2W1_4_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 294 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_0_load = load i3 %p_ZL2W1_5_0_addr" [autoencoder.cpp:59]   --->   Operation 294 'load' 'p_ZL2W1_5_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 295 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_0_load = load i3 %p_ZL2W1_6_0_addr" [autoencoder.cpp:59]   --->   Operation 295 'load' 'p_ZL2W1_6_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 296 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_0_load = load i3 %p_ZL2W1_7_0_addr" [autoencoder.cpp:59]   --->   Operation 296 'load' 'p_ZL2W1_7_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_1_addr = getelementptr i9 %p_ZL2W1_0_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 297 'getelementptr' 'p_ZL2W1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_1_load = load i3 %p_ZL2W1_0_1_addr" [autoencoder.cpp:59]   --->   Operation 298 'load' 'p_ZL2W1_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_1_addr = getelementptr i9 %p_ZL2W1_1_1, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 299 'getelementptr' 'p_ZL2W1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_1_load = load i3 %p_ZL2W1_1_1_addr" [autoencoder.cpp:59]   --->   Operation 300 'load' 'p_ZL2W1_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 301 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_1_load = load i3 %p_ZL2W1_2_1_addr" [autoencoder.cpp:59]   --->   Operation 301 'load' 'p_ZL2W1_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 302 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_1_load = load i3 %p_ZL2W1_3_1_addr" [autoencoder.cpp:59]   --->   Operation 302 'load' 'p_ZL2W1_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 303 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_1_load = load i3 %p_ZL2W1_4_1_addr" [autoencoder.cpp:59]   --->   Operation 303 'load' 'p_ZL2W1_4_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 304 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_1_load = load i3 %p_ZL2W1_5_1_addr" [autoencoder.cpp:59]   --->   Operation 304 'load' 'p_ZL2W1_5_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 305 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_1_load = load i3 %p_ZL2W1_6_1_addr" [autoencoder.cpp:59]   --->   Operation 305 'load' 'p_ZL2W1_6_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 306 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_1_load = load i3 %p_ZL2W1_7_1_addr" [autoencoder.cpp:59]   --->   Operation 306 'load' 'p_ZL2W1_7_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 307 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_2_load = load i3 %p_ZL2W1_0_2_addr" [autoencoder.cpp:59]   --->   Operation 307 'load' 'p_ZL2W1_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 308 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_2_load = load i3 %p_ZL2W1_1_2_addr" [autoencoder.cpp:59]   --->   Operation 308 'load' 'p_ZL2W1_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 309 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_2_load = load i3 %p_ZL2W1_2_2_addr" [autoencoder.cpp:59]   --->   Operation 309 'load' 'p_ZL2W1_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 310 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_2_load = load i3 %p_ZL2W1_3_2_addr" [autoencoder.cpp:59]   --->   Operation 310 'load' 'p_ZL2W1_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 311 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_2_load = load i3 %p_ZL2W1_4_2_addr" [autoencoder.cpp:59]   --->   Operation 311 'load' 'p_ZL2W1_4_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 312 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_2_load = load i3 %p_ZL2W1_5_2_addr" [autoencoder.cpp:59]   --->   Operation 312 'load' 'p_ZL2W1_5_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 313 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_2_load = load i3 %p_ZL2W1_6_2_addr" [autoencoder.cpp:59]   --->   Operation 313 'load' 'p_ZL2W1_6_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 314 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_2_load = load i3 %p_ZL2W1_7_2_addr" [autoencoder.cpp:59]   --->   Operation 314 'load' 'p_ZL2W1_7_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_3_addr = getelementptr i9 %p_ZL2W1_0_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 315 'getelementptr' 'p_ZL2W1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_3_load = load i3 %p_ZL2W1_0_3_addr" [autoencoder.cpp:59]   --->   Operation 316 'load' 'p_ZL2W1_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 317 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_3_load = load i3 %p_ZL2W1_1_3_addr" [autoencoder.cpp:59]   --->   Operation 317 'load' 'p_ZL2W1_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_3_addr = getelementptr i9 %p_ZL2W1_2_3, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 318 'getelementptr' 'p_ZL2W1_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_3_load = load i3 %p_ZL2W1_2_3_addr" [autoencoder.cpp:59]   --->   Operation 319 'load' 'p_ZL2W1_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 320 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_3_load = load i3 %p_ZL2W1_3_3_addr" [autoencoder.cpp:59]   --->   Operation 320 'load' 'p_ZL2W1_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 321 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_3_load = load i3 %p_ZL2W1_4_3_addr" [autoencoder.cpp:59]   --->   Operation 321 'load' 'p_ZL2W1_4_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 322 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_3_load = load i3 %p_ZL2W1_5_3_addr" [autoencoder.cpp:59]   --->   Operation 322 'load' 'p_ZL2W1_5_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 323 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_3_load = load i3 %p_ZL2W1_6_3_addr" [autoencoder.cpp:59]   --->   Operation 323 'load' 'p_ZL2W1_6_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 324 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_3_load = load i3 %p_ZL2W1_7_3_addr" [autoencoder.cpp:59]   --->   Operation 324 'load' 'p_ZL2W1_7_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 325 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_4_load = load i3 %p_ZL2W1_0_4_addr" [autoencoder.cpp:59]   --->   Operation 325 'load' 'p_ZL2W1_0_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 326 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_4_load = load i3 %p_ZL2W1_1_4_addr" [autoencoder.cpp:59]   --->   Operation 326 'load' 'p_ZL2W1_1_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 327 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_4_load = load i3 %p_ZL2W1_2_4_addr" [autoencoder.cpp:59]   --->   Operation 327 'load' 'p_ZL2W1_2_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 328 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_4_load = load i3 %p_ZL2W1_3_4_addr" [autoencoder.cpp:59]   --->   Operation 328 'load' 'p_ZL2W1_3_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 329 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_4_load = load i3 %p_ZL2W1_4_4_addr" [autoencoder.cpp:59]   --->   Operation 329 'load' 'p_ZL2W1_4_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_4_addr = getelementptr i10 %p_ZL2W1_5_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 330 'getelementptr' 'p_ZL2W1_5_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_4_load = load i3 %p_ZL2W1_5_4_addr" [autoencoder.cpp:59]   --->   Operation 331 'load' 'p_ZL2W1_5_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_4_addr = getelementptr i10 %p_ZL2W1_6_4, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 332 'getelementptr' 'p_ZL2W1_6_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_4_load = load i3 %p_ZL2W1_6_4_addr" [autoencoder.cpp:59]   --->   Operation 333 'load' 'p_ZL2W1_6_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 334 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_4_load = load i3 %p_ZL2W1_7_4_addr" [autoencoder.cpp:59]   --->   Operation 334 'load' 'p_ZL2W1_7_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 335 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_5_load = load i3 %p_ZL2W1_0_5_addr" [autoencoder.cpp:59]   --->   Operation 335 'load' 'p_ZL2W1_0_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 336 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_5_load = load i3 %p_ZL2W1_1_5_addr" [autoencoder.cpp:59]   --->   Operation 336 'load' 'p_ZL2W1_1_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 337 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_5_load = load i3 %p_ZL2W1_2_5_addr" [autoencoder.cpp:59]   --->   Operation 337 'load' 'p_ZL2W1_2_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 338 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_5_load = load i3 %p_ZL2W1_3_5_addr" [autoencoder.cpp:59]   --->   Operation 338 'load' 'p_ZL2W1_3_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_5_addr = getelementptr i10 %p_ZL2W1_4_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 339 'getelementptr' 'p_ZL2W1_4_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_5_load = load i3 %p_ZL2W1_4_5_addr" [autoencoder.cpp:59]   --->   Operation 340 'load' 'p_ZL2W1_4_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_5_addr = getelementptr i10 %p_ZL2W1_5_5, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 341 'getelementptr' 'p_ZL2W1_5_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_5_load = load i3 %p_ZL2W1_5_5_addr" [autoencoder.cpp:59]   --->   Operation 342 'load' 'p_ZL2W1_5_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 343 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_5_load = load i3 %p_ZL2W1_6_5_addr" [autoencoder.cpp:59]   --->   Operation 343 'load' 'p_ZL2W1_6_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 344 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_5_load = load i3 %p_ZL2W1_7_5_addr" [autoencoder.cpp:59]   --->   Operation 344 'load' 'p_ZL2W1_7_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_6_addr = getelementptr i9 %p_ZL2W1_0_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 345 'getelementptr' 'p_ZL2W1_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_6_load = load i3 %p_ZL2W1_0_6_addr" [autoencoder.cpp:59]   --->   Operation 346 'load' 'p_ZL2W1_0_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 347 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_6_load = load i3 %p_ZL2W1_1_6_addr" [autoencoder.cpp:59]   --->   Operation 347 'load' 'p_ZL2W1_1_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_6_addr = getelementptr i9 %p_ZL2W1_2_6, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 348 'getelementptr' 'p_ZL2W1_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_6_load = load i3 %p_ZL2W1_2_6_addr" [autoencoder.cpp:59]   --->   Operation 349 'load' 'p_ZL2W1_2_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 350 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_6_load = load i3 %p_ZL2W1_3_6_addr" [autoencoder.cpp:59]   --->   Operation 350 'load' 'p_ZL2W1_3_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 351 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_6_load = load i3 %p_ZL2W1_4_6_addr" [autoencoder.cpp:59]   --->   Operation 351 'load' 'p_ZL2W1_4_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 352 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_6_load = load i3 %p_ZL2W1_5_6_addr" [autoencoder.cpp:59]   --->   Operation 352 'load' 'p_ZL2W1_5_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 353 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_6_load = load i3 %p_ZL2W1_6_6_addr" [autoencoder.cpp:59]   --->   Operation 353 'load' 'p_ZL2W1_6_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 354 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_6_load = load i3 %p_ZL2W1_7_6_addr" [autoencoder.cpp:59]   --->   Operation 354 'load' 'p_ZL2W1_7_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 355 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_7_load = load i3 %p_ZL2W1_0_7_addr" [autoencoder.cpp:59]   --->   Operation 355 'load' 'p_ZL2W1_0_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 356 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_7_load = load i3 %p_ZL2W1_1_7_addr" [autoencoder.cpp:59]   --->   Operation 356 'load' 'p_ZL2W1_1_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 357 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_7_load = load i3 %p_ZL2W1_2_7_addr" [autoencoder.cpp:59]   --->   Operation 357 'load' 'p_ZL2W1_2_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 358 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_7_load = load i3 %p_ZL2W1_3_7_addr" [autoencoder.cpp:59]   --->   Operation 358 'load' 'p_ZL2W1_3_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 359 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_7_load = load i3 %p_ZL2W1_4_7_addr" [autoencoder.cpp:59]   --->   Operation 359 'load' 'p_ZL2W1_4_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 360 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_7_load = load i3 %p_ZL2W1_5_7_addr" [autoencoder.cpp:59]   --->   Operation 360 'load' 'p_ZL2W1_5_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 361 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_7_load = load i3 %p_ZL2W1_6_7_addr" [autoencoder.cpp:59]   --->   Operation 361 'load' 'p_ZL2W1_6_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 362 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_7_load = load i3 %p_ZL2W1_7_7_addr" [autoencoder.cpp:59]   --->   Operation 362 'load' 'p_ZL2W1_7_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 363 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_8_load = load i3 %p_ZL2W1_0_8_addr" [autoencoder.cpp:59]   --->   Operation 363 'load' 'p_ZL2W1_0_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_8_addr = getelementptr i9 %p_ZL2W1_1_8, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 364 'getelementptr' 'p_ZL2W1_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_8_load = load i3 %p_ZL2W1_1_8_addr" [autoencoder.cpp:59]   --->   Operation 365 'load' 'p_ZL2W1_1_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 366 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_8_load = load i3 %p_ZL2W1_2_8_addr" [autoencoder.cpp:59]   --->   Operation 366 'load' 'p_ZL2W1_2_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 367 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_8_load = load i3 %p_ZL2W1_3_8_addr" [autoencoder.cpp:59]   --->   Operation 367 'load' 'p_ZL2W1_3_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 368 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_8_load = load i3 %p_ZL2W1_4_8_addr" [autoencoder.cpp:59]   --->   Operation 368 'load' 'p_ZL2W1_4_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 369 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_8_load = load i3 %p_ZL2W1_5_8_addr" [autoencoder.cpp:59]   --->   Operation 369 'load' 'p_ZL2W1_5_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 370 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_8_load = load i3 %p_ZL2W1_6_8_addr" [autoencoder.cpp:59]   --->   Operation 370 'load' 'p_ZL2W1_6_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 371 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_8_load = load i3 %p_ZL2W1_7_8_addr" [autoencoder.cpp:59]   --->   Operation 371 'load' 'p_ZL2W1_7_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 372 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_9_load = load i3 %p_ZL2W1_0_9_addr" [autoencoder.cpp:59]   --->   Operation 372 'load' 'p_ZL2W1_0_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 373 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_9_load = load i3 %p_ZL2W1_1_9_addr" [autoencoder.cpp:59]   --->   Operation 373 'load' 'p_ZL2W1_1_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 374 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_9_load = load i3 %p_ZL2W1_2_9_addr" [autoencoder.cpp:59]   --->   Operation 374 'load' 'p_ZL2W1_2_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 375 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_9_load = load i3 %p_ZL2W1_3_9_addr" [autoencoder.cpp:59]   --->   Operation 375 'load' 'p_ZL2W1_3_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 376 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_9_load = load i3 %p_ZL2W1_4_9_addr" [autoencoder.cpp:59]   --->   Operation 376 'load' 'p_ZL2W1_4_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 377 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_9_load = load i3 %p_ZL2W1_5_9_addr" [autoencoder.cpp:59]   --->   Operation 377 'load' 'p_ZL2W1_5_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_9_addr = getelementptr i10 %p_ZL2W1_6_9, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 378 'getelementptr' 'p_ZL2W1_6_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_9_load = load i3 %p_ZL2W1_6_9_addr" [autoencoder.cpp:59]   --->   Operation 379 'load' 'p_ZL2W1_6_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 380 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_9_load = load i3 %p_ZL2W1_7_9_addr" [autoencoder.cpp:59]   --->   Operation 380 'load' 'p_ZL2W1_7_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_10_addr = getelementptr i9 %p_ZL2W1_0_10, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 381 'getelementptr' 'p_ZL2W1_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_10_load = load i3 %p_ZL2W1_0_10_addr" [autoencoder.cpp:59]   --->   Operation 382 'load' 'p_ZL2W1_0_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 383 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_10_load = load i3 %p_ZL2W1_1_10_addr" [autoencoder.cpp:59]   --->   Operation 383 'load' 'p_ZL2W1_1_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 384 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_10_load = load i3 %p_ZL2W1_2_10_addr" [autoencoder.cpp:59]   --->   Operation 384 'load' 'p_ZL2W1_2_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 385 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_10_load = load i3 %p_ZL2W1_3_10_addr" [autoencoder.cpp:59]   --->   Operation 385 'load' 'p_ZL2W1_3_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 386 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_10_load = load i3 %p_ZL2W1_4_10_addr" [autoencoder.cpp:59]   --->   Operation 386 'load' 'p_ZL2W1_4_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 387 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_10_load = load i3 %p_ZL2W1_5_10_addr" [autoencoder.cpp:59]   --->   Operation 387 'load' 'p_ZL2W1_5_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 388 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_10_load = load i3 %p_ZL2W1_6_10_addr" [autoencoder.cpp:59]   --->   Operation 388 'load' 'p_ZL2W1_6_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 389 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_10_load = load i3 %p_ZL2W1_7_10_addr" [autoencoder.cpp:59]   --->   Operation 389 'load' 'p_ZL2W1_7_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_11_addr = getelementptr i10 %p_ZL2W1_0_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 390 'getelementptr' 'p_ZL2W1_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_11_load = load i3 %p_ZL2W1_0_11_addr" [autoencoder.cpp:59]   --->   Operation 391 'load' 'p_ZL2W1_0_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 392 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_11_load = load i3 %p_ZL2W1_1_11_addr" [autoencoder.cpp:59]   --->   Operation 392 'load' 'p_ZL2W1_1_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 393 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_11_load = load i3 %p_ZL2W1_2_11_addr" [autoencoder.cpp:59]   --->   Operation 393 'load' 'p_ZL2W1_2_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 394 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_11_load = load i3 %p_ZL2W1_3_11_addr" [autoencoder.cpp:59]   --->   Operation 394 'load' 'p_ZL2W1_3_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%p_ZL2W1_4_11_addr = getelementptr i10 %p_ZL2W1_4_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 395 'getelementptr' 'p_ZL2W1_4_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [2/2] (2.32ns)   --->   "%p_ZL2W1_4_11_load = load i3 %p_ZL2W1_4_11_addr" [autoencoder.cpp:59]   --->   Operation 396 'load' 'p_ZL2W1_4_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 397 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_11_load = load i3 %p_ZL2W1_5_11_addr" [autoencoder.cpp:59]   --->   Operation 397 'load' 'p_ZL2W1_5_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_11_addr = getelementptr i10 %p_ZL2W1_6_11, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 398 'getelementptr' 'p_ZL2W1_6_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_11_load = load i3 %p_ZL2W1_6_11_addr" [autoencoder.cpp:59]   --->   Operation 399 'load' 'p_ZL2W1_6_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 400 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_11_load = load i3 %p_ZL2W1_7_11_addr" [autoencoder.cpp:59]   --->   Operation 400 'load' 'p_ZL2W1_7_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_12_addr = getelementptr i10 %p_ZL2W1_0_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 401 'getelementptr' 'p_ZL2W1_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_12_load = load i3 %p_ZL2W1_0_12_addr" [autoencoder.cpp:59]   --->   Operation 402 'load' 'p_ZL2W1_0_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 403 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_12_load = load i3 %p_ZL2W1_1_12_addr" [autoencoder.cpp:59]   --->   Operation 403 'load' 'p_ZL2W1_1_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 404 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_12_load = load i3 %p_ZL2W1_2_12_addr" [autoencoder.cpp:59]   --->   Operation 404 'load' 'p_ZL2W1_2_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 405 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_12_load = load i3 %p_ZL2W1_3_12_addr" [autoencoder.cpp:59]   --->   Operation 405 'load' 'p_ZL2W1_3_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 406 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_12_load = load i3 %p_ZL2W1_4_12_addr" [autoencoder.cpp:59]   --->   Operation 406 'load' 'p_ZL2W1_4_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_12_addr = getelementptr i10 %p_ZL2W1_5_12, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 407 'getelementptr' 'p_ZL2W1_5_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_12_load = load i3 %p_ZL2W1_5_12_addr" [autoencoder.cpp:59]   --->   Operation 408 'load' 'p_ZL2W1_5_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 409 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_12_load = load i3 %p_ZL2W1_6_12_addr" [autoencoder.cpp:59]   --->   Operation 409 'load' 'p_ZL2W1_6_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 410 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_12_load = load i3 %p_ZL2W1_7_12_addr" [autoencoder.cpp:59]   --->   Operation 410 'load' 'p_ZL2W1_7_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 411 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_13_load = load i3 %p_ZL2W1_0_13_addr" [autoencoder.cpp:59]   --->   Operation 411 'load' 'p_ZL2W1_0_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 412 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_13_load = load i3 %p_ZL2W1_1_13_addr" [autoencoder.cpp:59]   --->   Operation 412 'load' 'p_ZL2W1_1_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 413 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_13_load = load i3 %p_ZL2W1_2_13_addr" [autoencoder.cpp:59]   --->   Operation 413 'load' 'p_ZL2W1_2_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 414 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_13_load = load i3 %p_ZL2W1_3_13_addr" [autoencoder.cpp:59]   --->   Operation 414 'load' 'p_ZL2W1_3_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 415 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_13_load = load i3 %p_ZL2W1_4_13_addr" [autoencoder.cpp:59]   --->   Operation 415 'load' 'p_ZL2W1_4_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 416 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_13_load = load i3 %p_ZL2W1_5_13_addr" [autoencoder.cpp:59]   --->   Operation 416 'load' 'p_ZL2W1_5_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%p_ZL2W1_6_13_addr = getelementptr i10 %p_ZL2W1_6_13, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 417 'getelementptr' 'p_ZL2W1_6_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [2/2] (2.32ns)   --->   "%p_ZL2W1_6_13_load = load i3 %p_ZL2W1_6_13_addr" [autoencoder.cpp:59]   --->   Operation 418 'load' 'p_ZL2W1_6_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 419 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_13_load = load i3 %p_ZL2W1_7_13_addr" [autoencoder.cpp:59]   --->   Operation 419 'load' 'p_ZL2W1_7_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_14_addr = getelementptr i9 %p_ZL2W1_0_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 420 'getelementptr' 'p_ZL2W1_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_14_load = load i3 %p_ZL2W1_0_14_addr" [autoencoder.cpp:59]   --->   Operation 421 'load' 'p_ZL2W1_0_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_14_addr = getelementptr i9 %p_ZL2W1_1_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 422 'getelementptr' 'p_ZL2W1_1_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_14_load = load i3 %p_ZL2W1_1_14_addr" [autoencoder.cpp:59]   --->   Operation 423 'load' 'p_ZL2W1_1_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZL2W1_2_14_addr = getelementptr i9 %p_ZL2W1_2_14, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 424 'getelementptr' 'p_ZL2W1_2_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [2/2] (2.32ns)   --->   "%p_ZL2W1_2_14_load = load i3 %p_ZL2W1_2_14_addr" [autoencoder.cpp:59]   --->   Operation 425 'load' 'p_ZL2W1_2_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 426 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_14_load = load i3 %p_ZL2W1_3_14_addr" [autoencoder.cpp:59]   --->   Operation 426 'load' 'p_ZL2W1_3_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 427 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_14_load = load i3 %p_ZL2W1_4_14_addr" [autoencoder.cpp:59]   --->   Operation 427 'load' 'p_ZL2W1_4_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 428 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_14_load = load i3 %p_ZL2W1_5_14_addr" [autoencoder.cpp:59]   --->   Operation 428 'load' 'p_ZL2W1_5_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 429 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_14_load = load i3 %p_ZL2W1_6_14_addr" [autoencoder.cpp:59]   --->   Operation 429 'load' 'p_ZL2W1_6_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 430 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_14_load = load i3 %p_ZL2W1_7_14_addr" [autoencoder.cpp:59]   --->   Operation 430 'load' 'p_ZL2W1_7_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%p_ZL2W1_0_15_addr = getelementptr i10 %p_ZL2W1_0_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 431 'getelementptr' 'p_ZL2W1_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [2/2] (2.32ns)   --->   "%p_ZL2W1_0_15_load = load i3 %p_ZL2W1_0_15_addr" [autoencoder.cpp:59]   --->   Operation 432 'load' 'p_ZL2W1_0_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%p_ZL2W1_1_15_addr = getelementptr i9 %p_ZL2W1_1_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 433 'getelementptr' 'p_ZL2W1_1_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [2/2] (2.32ns)   --->   "%p_ZL2W1_1_15_load = load i3 %p_ZL2W1_1_15_addr" [autoencoder.cpp:59]   --->   Operation 434 'load' 'p_ZL2W1_1_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 435 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_15_load = load i3 %p_ZL2W1_2_15_addr" [autoencoder.cpp:59]   --->   Operation 435 'load' 'p_ZL2W1_2_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 436 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_3_15_load = load i3 %p_ZL2W1_3_15_addr" [autoencoder.cpp:59]   --->   Operation 436 'load' 'p_ZL2W1_3_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 437 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_15_load = load i3 %p_ZL2W1_4_15_addr" [autoencoder.cpp:59]   --->   Operation 437 'load' 'p_ZL2W1_4_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%p_ZL2W1_5_15_addr = getelementptr i10 %p_ZL2W1_5_15, i64 0, i64 %zext_ln38" [autoencoder.cpp:59]   --->   Operation 438 'getelementptr' 'p_ZL2W1_5_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [2/2] (2.32ns)   --->   "%p_ZL2W1_5_15_load = load i3 %p_ZL2W1_5_15_addr" [autoencoder.cpp:59]   --->   Operation 439 'load' 'p_ZL2W1_5_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 440 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_15_load = load i3 %p_ZL2W1_6_15_addr" [autoencoder.cpp:59]   --->   Operation 440 'load' 'p_ZL2W1_6_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 441 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_7_15_load = load i3 %p_ZL2W1_7_15_addr" [autoencoder.cpp:59]   --->   Operation 441 'load' 'p_ZL2W1_7_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>

State 4 <SV = 3> <Delay = 9.27>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %input_data_0_load" [autoencoder.cpp:59]   --->   Operation 442 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i16 %input_data_0_load" [autoencoder.cpp:59]   --->   Operation 443 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i9 %p_ZL2W1_0_0_load" [autoencoder.cpp:59]   --->   Operation 444 'sext' 'sext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (9.27ns)   --->   "%mul_ln59 = mul i25 %sext_ln59_1, i25 %sext_ln59_2" [autoencoder.cpp:59]   --->   Operation 445 'mul' 'mul_ln59' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 446 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 447 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%mult_res_128 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 448 'partselect' 'mult_res_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i16 %input_data_1_load" [autoencoder.cpp:59]   --->   Operation 449 'sext' 'sext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i16 %input_data_1_load" [autoencoder.cpp:59]   --->   Operation 450 'sext' 'sext_ln59_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln59_5 = sext i9 %p_ZL2W1_1_0_load" [autoencoder.cpp:59]   --->   Operation 451 'sext' 'sext_ln59_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (9.27ns)   --->   "%mul_ln59_1 = mul i25 %sext_ln59_4, i25 %sext_ln59_5" [autoencoder.cpp:59]   --->   Operation 452 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_1, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 453 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_1, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 454 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%mult_res = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_1, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 455 'partselect' 'mult_res' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln59_6 = sext i16 %input_data_2_load" [autoencoder.cpp:59]   --->   Operation 456 'sext' 'sext_ln59_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln59_7 = sext i16 %input_data_2_load" [autoencoder.cpp:59]   --->   Operation 457 'sext' 'sext_ln59_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln59_8 = sext i10 %p_ZL2W1_2_0_load" [autoencoder.cpp:59]   --->   Operation 458 'sext' 'sext_ln59_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (9.27ns)   --->   "%mul_ln59_2 = mul i26 %sext_ln59_7, i26 %sext_ln59_8" [autoencoder.cpp:59]   --->   Operation 459 'mul' 'mul_ln59_2' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_2, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 460 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_2, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 461 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%mult_res_1 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_2, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 462 'partselect' 'mult_res_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln59_9 = sext i16 %input_data_3_load" [autoencoder.cpp:59]   --->   Operation 463 'sext' 'sext_ln59_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln59_10 = sext i16 %input_data_3_load" [autoencoder.cpp:59]   --->   Operation 464 'sext' 'sext_ln59_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln59_11 = sext i10 %p_ZL2W1_3_0_load" [autoencoder.cpp:59]   --->   Operation 465 'sext' 'sext_ln59_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (9.27ns)   --->   "%mul_ln59_3 = mul i26 %sext_ln59_10, i26 %sext_ln59_11" [autoencoder.cpp:59]   --->   Operation 466 'mul' 'mul_ln59_3' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_3, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 467 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_3, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 468 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%mult_res_2 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_3, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 469 'partselect' 'mult_res_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln59_12 = sext i16 %input_data_4_load" [autoencoder.cpp:59]   --->   Operation 470 'sext' 'sext_ln59_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln59_13 = sext i16 %input_data_4_load" [autoencoder.cpp:59]   --->   Operation 471 'sext' 'sext_ln59_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln59_14 = sext i10 %p_ZL2W1_4_0_load" [autoencoder.cpp:59]   --->   Operation 472 'sext' 'sext_ln59_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (9.27ns)   --->   "%mul_ln59_4 = mul i26 %sext_ln59_13, i26 %sext_ln59_14" [autoencoder.cpp:59]   --->   Operation 473 'mul' 'mul_ln59_4' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_4, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 474 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_4, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 475 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%mult_res_3 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_4, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 476 'partselect' 'mult_res_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln59_15 = sext i16 %input_data_5_load" [autoencoder.cpp:59]   --->   Operation 477 'sext' 'sext_ln59_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln59_16 = sext i16 %input_data_5_load" [autoencoder.cpp:59]   --->   Operation 478 'sext' 'sext_ln59_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln59_17 = sext i9 %p_ZL2W1_5_0_load" [autoencoder.cpp:59]   --->   Operation 479 'sext' 'sext_ln59_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (9.27ns)   --->   "%mul_ln59_5 = mul i25 %sext_ln59_16, i25 %sext_ln59_17" [autoencoder.cpp:59]   --->   Operation 480 'mul' 'mul_ln59_5' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_5, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 481 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_5, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 482 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%mult_res_4 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_5, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 483 'partselect' 'mult_res_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln59_18 = sext i16 %input_data_6_load" [autoencoder.cpp:59]   --->   Operation 484 'sext' 'sext_ln59_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln59_19 = sext i16 %input_data_6_load" [autoencoder.cpp:59]   --->   Operation 485 'sext' 'sext_ln59_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln59_20 = sext i10 %p_ZL2W1_6_0_load" [autoencoder.cpp:59]   --->   Operation 486 'sext' 'sext_ln59_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (9.27ns)   --->   "%mul_ln59_6 = mul i26 %sext_ln59_19, i26 %sext_ln59_20" [autoencoder.cpp:59]   --->   Operation 487 'mul' 'mul_ln59_6' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_6, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 488 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_6, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 489 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%mult_res_5 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_6, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 490 'partselect' 'mult_res_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln59_21 = sext i16 %input_data_7_load" [autoencoder.cpp:59]   --->   Operation 491 'sext' 'sext_ln59_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln59_22 = sext i16 %input_data_7_load" [autoencoder.cpp:59]   --->   Operation 492 'sext' 'sext_ln59_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln59_23 = sext i9 %p_ZL2W1_7_0_load" [autoencoder.cpp:59]   --->   Operation 493 'sext' 'sext_ln59_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (9.27ns)   --->   "%mul_ln59_7 = mul i25 %sext_ln59_22, i25 %sext_ln59_23" [autoencoder.cpp:59]   --->   Operation 494 'mul' 'mul_ln59_7' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_7, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 495 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_7, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 496 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%mult_res_6 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_7, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 497 'partselect' 'mult_res_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_1_load = load i3 %p_ZL2W1_0_1_addr" [autoencoder.cpp:59]   --->   Operation 498 'load' 'p_ZL2W1_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 499 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_1_load = load i3 %p_ZL2W1_1_1_addr" [autoencoder.cpp:59]   --->   Operation 499 'load' 'p_ZL2W1_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln59_26 = sext i10 %p_ZL2W1_2_1_load" [autoencoder.cpp:59]   --->   Operation 500 'sext' 'sext_ln59_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (9.27ns)   --->   "%mul_ln59_10 = mul i26 %sext_ln59_7, i26 %sext_ln59_26" [autoencoder.cpp:59]   --->   Operation 501 'mul' 'mul_ln59_10' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_10, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 502 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_10, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 503 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%mult_res_9 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_10, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 504 'partselect' 'mult_res_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln59_27 = sext i10 %p_ZL2W1_3_1_load" [autoencoder.cpp:59]   --->   Operation 505 'sext' 'sext_ln59_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (9.27ns)   --->   "%mul_ln59_11 = mul i26 %sext_ln59_10, i26 %sext_ln59_27" [autoencoder.cpp:59]   --->   Operation 506 'mul' 'mul_ln59_11' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_11, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 507 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_11, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 508 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%mult_res_11 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_11, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 509 'partselect' 'mult_res_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln59_28 = sext i9 %p_ZL2W1_4_1_load" [autoencoder.cpp:59]   --->   Operation 510 'sext' 'sext_ln59_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (9.27ns)   --->   "%mul_ln59_12 = mul i25 %sext_ln59_12, i25 %sext_ln59_28" [autoencoder.cpp:59]   --->   Operation 511 'mul' 'mul_ln59_12' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_12, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 512 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_12, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 513 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%mult_res_12 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_12, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 514 'partselect' 'mult_res_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln59_29 = sext i9 %p_ZL2W1_5_1_load" [autoencoder.cpp:59]   --->   Operation 515 'sext' 'sext_ln59_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (9.27ns)   --->   "%mul_ln59_13 = mul i25 %sext_ln59_16, i25 %sext_ln59_29" [autoencoder.cpp:59]   --->   Operation 516 'mul' 'mul_ln59_13' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_13, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 517 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_13, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 518 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%mult_res_13 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_13, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 519 'partselect' 'mult_res_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln59_30 = sext i10 %p_ZL2W1_6_1_load" [autoencoder.cpp:59]   --->   Operation 520 'sext' 'sext_ln59_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (9.27ns)   --->   "%mul_ln59_14 = mul i26 %sext_ln59_19, i26 %sext_ln59_30" [autoencoder.cpp:59]   --->   Operation 521 'mul' 'mul_ln59_14' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_14, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 522 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_14, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 523 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%mult_res_14 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_14, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 524 'partselect' 'mult_res_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln59_31 = sext i9 %p_ZL2W1_7_1_load" [autoencoder.cpp:59]   --->   Operation 525 'sext' 'sext_ln59_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (9.27ns)   --->   "%mul_ln59_15 = mul i25 %sext_ln59_22, i25 %sext_ln59_31" [autoencoder.cpp:59]   --->   Operation 526 'mul' 'mul_ln59_15' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_15, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 527 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_15, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 528 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%mult_res_15 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_15, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 529 'partselect' 'mult_res_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln59_32 = sext i9 %p_ZL2W1_0_2_load" [autoencoder.cpp:59]   --->   Operation 530 'sext' 'sext_ln59_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (9.27ns)   --->   "%mul_ln59_16 = mul i25 %sext_ln59_1, i25 %sext_ln59_32" [autoencoder.cpp:59]   --->   Operation 531 'mul' 'mul_ln59_16' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_16, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 532 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_16, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 533 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%mult_res_130 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_16, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 534 'partselect' 'mult_res_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln59_33 = sext i9 %p_ZL2W1_1_2_load" [autoencoder.cpp:59]   --->   Operation 535 'sext' 'sext_ln59_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (9.27ns)   --->   "%mul_ln59_17 = mul i25 %sext_ln59_4, i25 %sext_ln59_33" [autoencoder.cpp:59]   --->   Operation 536 'mul' 'mul_ln59_17' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_17, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 537 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_17, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 538 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%mult_res_17 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_17, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 539 'partselect' 'mult_res_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln59_34 = sext i10 %p_ZL2W1_2_2_load" [autoencoder.cpp:59]   --->   Operation 540 'sext' 'sext_ln59_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (9.27ns)   --->   "%mul_ln59_18 = mul i26 %sext_ln59_7, i26 %sext_ln59_34" [autoencoder.cpp:59]   --->   Operation 541 'mul' 'mul_ln59_18' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_18, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 542 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_18, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 543 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%mult_res_18 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_18, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 544 'partselect' 'mult_res_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln59_35 = sext i10 %p_ZL2W1_3_2_load" [autoencoder.cpp:59]   --->   Operation 545 'sext' 'sext_ln59_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (9.27ns)   --->   "%mul_ln59_19 = mul i26 %sext_ln59_10, i26 %sext_ln59_35" [autoencoder.cpp:59]   --->   Operation 546 'mul' 'mul_ln59_19' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_19, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 547 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_19, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 548 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%mult_res_19 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_19, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 549 'partselect' 'mult_res_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln59_36 = sext i10 %p_ZL2W1_4_2_load" [autoencoder.cpp:59]   --->   Operation 550 'sext' 'sext_ln59_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (9.27ns)   --->   "%mul_ln59_20 = mul i26 %sext_ln59_13, i26 %sext_ln59_36" [autoencoder.cpp:59]   --->   Operation 551 'mul' 'mul_ln59_20' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_20, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 552 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_20, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 553 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%mult_res_20 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_20, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 554 'partselect' 'mult_res_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln59_37 = sext i9 %p_ZL2W1_5_2_load" [autoencoder.cpp:59]   --->   Operation 555 'sext' 'sext_ln59_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (9.27ns)   --->   "%mul_ln59_21 = mul i25 %sext_ln59_16, i25 %sext_ln59_37" [autoencoder.cpp:59]   --->   Operation 556 'mul' 'mul_ln59_21' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_21, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 557 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_21, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 558 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%mult_res_21 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_21, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 559 'partselect' 'mult_res_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln59_38 = sext i10 %p_ZL2W1_6_2_load" [autoencoder.cpp:59]   --->   Operation 560 'sext' 'sext_ln59_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (9.27ns)   --->   "%mul_ln59_22 = mul i26 %sext_ln59_19, i26 %sext_ln59_38" [autoencoder.cpp:59]   --->   Operation 561 'mul' 'mul_ln59_22' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_22, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 562 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_22, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 563 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%mult_res_22 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_22, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 564 'partselect' 'mult_res_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln59_39 = sext i10 %p_ZL2W1_7_2_load" [autoencoder.cpp:59]   --->   Operation 565 'sext' 'sext_ln59_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (9.27ns)   --->   "%mul_ln59_23 = mul i26 %sext_ln59_21, i26 %sext_ln59_39" [autoencoder.cpp:59]   --->   Operation 566 'mul' 'mul_ln59_23' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_23, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 567 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_23, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 568 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%mult_res_23 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_23, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 569 'partselect' 'mult_res_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_3_load = load i3 %p_ZL2W1_0_3_addr" [autoencoder.cpp:59]   --->   Operation 570 'load' 'p_ZL2W1_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln59_41 = sext i10 %p_ZL2W1_1_3_load" [autoencoder.cpp:59]   --->   Operation 571 'sext' 'sext_ln59_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (9.27ns)   --->   "%mul_ln59_25 = mul i26 %sext_ln59_3, i26 %sext_ln59_41" [autoencoder.cpp:59]   --->   Operation 572 'mul' 'mul_ln59_25' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_25, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 573 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_25, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 574 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%mult_res_25 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_25, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 575 'partselect' 'mult_res_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_3_load = load i3 %p_ZL2W1_2_3_addr" [autoencoder.cpp:59]   --->   Operation 576 'load' 'p_ZL2W1_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln59_43 = sext i9 %p_ZL2W1_3_3_load" [autoencoder.cpp:59]   --->   Operation 577 'sext' 'sext_ln59_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (9.27ns)   --->   "%mul_ln59_27 = mul i25 %sext_ln59_9, i25 %sext_ln59_43" [autoencoder.cpp:59]   --->   Operation 578 'mul' 'mul_ln59_27' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_27, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 579 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_27, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 580 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%mult_res_27 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_27, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 581 'partselect' 'mult_res_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln59_44 = sext i9 %p_ZL2W1_4_3_load" [autoencoder.cpp:59]   --->   Operation 582 'sext' 'sext_ln59_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (9.27ns)   --->   "%mul_ln59_28 = mul i25 %sext_ln59_12, i25 %sext_ln59_44" [autoencoder.cpp:59]   --->   Operation 583 'mul' 'mul_ln59_28' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_28, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 584 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_28, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 585 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%mult_res_28 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_28, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 586 'partselect' 'mult_res_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln59_45 = sext i10 %p_ZL2W1_5_3_load" [autoencoder.cpp:59]   --->   Operation 587 'sext' 'sext_ln59_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (9.27ns)   --->   "%mul_ln59_29 = mul i26 %sext_ln59_15, i26 %sext_ln59_45" [autoencoder.cpp:59]   --->   Operation 588 'mul' 'mul_ln59_29' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_29, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 589 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_29, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 590 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%mult_res_29 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_29, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 591 'partselect' 'mult_res_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln59_46 = sext i10 %p_ZL2W1_6_3_load" [autoencoder.cpp:59]   --->   Operation 592 'sext' 'sext_ln59_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (9.27ns)   --->   "%mul_ln59_30 = mul i26 %sext_ln59_19, i26 %sext_ln59_46" [autoencoder.cpp:59]   --->   Operation 593 'mul' 'mul_ln59_30' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_30, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 594 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_30, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 595 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%mult_res_30 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_30, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 596 'partselect' 'mult_res_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln59_47 = sext i9 %p_ZL2W1_7_3_load" [autoencoder.cpp:59]   --->   Operation 597 'sext' 'sext_ln59_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (9.27ns)   --->   "%mul_ln59_31 = mul i25 %sext_ln59_22, i25 %sext_ln59_47" [autoencoder.cpp:59]   --->   Operation 598 'mul' 'mul_ln59_31' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_31, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 599 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_31, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 600 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%mult_res_31 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_31, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 601 'partselect' 'mult_res_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln59_48 = sext i10 %p_ZL2W1_0_4_load" [autoencoder.cpp:59]   --->   Operation 602 'sext' 'sext_ln59_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (9.27ns)   --->   "%mul_ln59_32 = mul i26 %sext_ln59, i26 %sext_ln59_48" [autoencoder.cpp:59]   --->   Operation 603 'mul' 'mul_ln59_32' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_32, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 604 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_32, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 605 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%mult_res_132 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_32, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 606 'partselect' 'mult_res_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln59_49 = sext i10 %p_ZL2W1_1_4_load" [autoencoder.cpp:59]   --->   Operation 607 'sext' 'sext_ln59_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (9.27ns)   --->   "%mul_ln59_33 = mul i26 %sext_ln59_3, i26 %sext_ln59_49" [autoencoder.cpp:59]   --->   Operation 608 'mul' 'mul_ln59_33' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_33, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 609 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_33, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 610 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%mult_res_33 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_33, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 611 'partselect' 'mult_res_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln59_50 = sext i9 %p_ZL2W1_2_4_load" [autoencoder.cpp:59]   --->   Operation 612 'sext' 'sext_ln59_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (9.27ns)   --->   "%mul_ln59_34 = mul i25 %sext_ln59_6, i25 %sext_ln59_50" [autoencoder.cpp:59]   --->   Operation 613 'mul' 'mul_ln59_34' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_34, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 614 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_34, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 615 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%mult_res_34 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_34, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 616 'partselect' 'mult_res_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln59_51 = sext i10 %p_ZL2W1_3_4_load" [autoencoder.cpp:59]   --->   Operation 617 'sext' 'sext_ln59_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (9.27ns)   --->   "%mul_ln59_35 = mul i26 %sext_ln59_10, i26 %sext_ln59_51" [autoencoder.cpp:59]   --->   Operation 618 'mul' 'mul_ln59_35' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_35, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 619 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_35, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 620 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%mult_res_35 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_35, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 621 'partselect' 'mult_res_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln59_52 = sext i9 %p_ZL2W1_4_4_load" [autoencoder.cpp:59]   --->   Operation 622 'sext' 'sext_ln59_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (9.27ns)   --->   "%mul_ln59_36 = mul i25 %sext_ln59_12, i25 %sext_ln59_52" [autoencoder.cpp:59]   --->   Operation 623 'mul' 'mul_ln59_36' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_36, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 624 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_36, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 625 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%mult_res_36 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_36, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 626 'partselect' 'mult_res_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_4_load = load i3 %p_ZL2W1_5_4_addr" [autoencoder.cpp:59]   --->   Operation 627 'load' 'p_ZL2W1_5_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 628 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_4_load = load i3 %p_ZL2W1_6_4_addr" [autoencoder.cpp:59]   --->   Operation 628 'load' 'p_ZL2W1_6_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln59_55 = sext i10 %p_ZL2W1_7_4_load" [autoencoder.cpp:59]   --->   Operation 629 'sext' 'sext_ln59_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (9.27ns)   --->   "%mul_ln59_39 = mul i26 %sext_ln59_21, i26 %sext_ln59_55" [autoencoder.cpp:59]   --->   Operation 630 'mul' 'mul_ln59_39' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_39, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 631 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_39, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 632 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%mult_res_39 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_39, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 633 'partselect' 'mult_res_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln59_56 = sext i10 %p_ZL2W1_0_5_load" [autoencoder.cpp:59]   --->   Operation 634 'sext' 'sext_ln59_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (9.27ns)   --->   "%mul_ln59_40 = mul i26 %sext_ln59, i26 %sext_ln59_56" [autoencoder.cpp:59]   --->   Operation 635 'mul' 'mul_ln59_40' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_40, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 636 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_40, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 637 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%mult_res_133 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_40, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 638 'partselect' 'mult_res_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln59_57 = sext i10 %p_ZL2W1_1_5_load" [autoencoder.cpp:59]   --->   Operation 639 'sext' 'sext_ln59_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (9.27ns)   --->   "%mul_ln59_41 = mul i26 %sext_ln59_3, i26 %sext_ln59_57" [autoencoder.cpp:59]   --->   Operation 640 'mul' 'mul_ln59_41' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_41, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 641 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_41, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 642 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%mult_res_41 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_41, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 643 'partselect' 'mult_res_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln59_58 = sext i9 %p_ZL2W1_2_5_load" [autoencoder.cpp:59]   --->   Operation 644 'sext' 'sext_ln59_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (9.27ns)   --->   "%mul_ln59_42 = mul i25 %sext_ln59_6, i25 %sext_ln59_58" [autoencoder.cpp:59]   --->   Operation 645 'mul' 'mul_ln59_42' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_42, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 646 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_42, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 647 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%mult_res_42 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_42, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 648 'partselect' 'mult_res_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln59_59 = sext i10 %p_ZL2W1_3_5_load" [autoencoder.cpp:59]   --->   Operation 649 'sext' 'sext_ln59_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (9.27ns)   --->   "%mul_ln59_43 = mul i26 %sext_ln59_10, i26 %sext_ln59_59" [autoencoder.cpp:59]   --->   Operation 650 'mul' 'mul_ln59_43' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_43, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 651 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_43, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 652 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%mult_res_43 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_43, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 653 'partselect' 'mult_res_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_5_load = load i3 %p_ZL2W1_4_5_addr" [autoencoder.cpp:59]   --->   Operation 654 'load' 'p_ZL2W1_4_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 655 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_5_load = load i3 %p_ZL2W1_5_5_addr" [autoencoder.cpp:59]   --->   Operation 655 'load' 'p_ZL2W1_5_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln59_62 = sext i10 %p_ZL2W1_6_5_load" [autoencoder.cpp:59]   --->   Operation 656 'sext' 'sext_ln59_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (9.27ns)   --->   "%mul_ln59_46 = mul i26 %sext_ln59_19, i26 %sext_ln59_62" [autoencoder.cpp:59]   --->   Operation 657 'mul' 'mul_ln59_46' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_46, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 658 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_46, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 659 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%mult_res_46 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_46, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 660 'partselect' 'mult_res_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln59_63 = sext i10 %p_ZL2W1_7_5_load" [autoencoder.cpp:59]   --->   Operation 661 'sext' 'sext_ln59_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (9.27ns)   --->   "%mul_ln59_47 = mul i26 %sext_ln59_21, i26 %sext_ln59_63" [autoencoder.cpp:59]   --->   Operation 662 'mul' 'mul_ln59_47' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_47, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 663 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_47, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 664 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%mult_res_47 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_47, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 665 'partselect' 'mult_res_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 666 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_6_load = load i3 %p_ZL2W1_0_6_addr" [autoencoder.cpp:59]   --->   Operation 666 'load' 'p_ZL2W1_0_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln59_65 = sext i10 %p_ZL2W1_1_6_load" [autoencoder.cpp:59]   --->   Operation 667 'sext' 'sext_ln59_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (9.27ns)   --->   "%mul_ln59_49 = mul i26 %sext_ln59_3, i26 %sext_ln59_65" [autoencoder.cpp:59]   --->   Operation 668 'mul' 'mul_ln59_49' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_49, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 669 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_49, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 670 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%mult_res_49 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_49, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 671 'partselect' 'mult_res_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 672 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_6_load = load i3 %p_ZL2W1_2_6_addr" [autoencoder.cpp:59]   --->   Operation 672 'load' 'p_ZL2W1_2_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln59_67 = sext i9 %p_ZL2W1_3_6_load" [autoencoder.cpp:59]   --->   Operation 673 'sext' 'sext_ln59_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (9.27ns)   --->   "%mul_ln59_51 = mul i25 %sext_ln59_9, i25 %sext_ln59_67" [autoencoder.cpp:59]   --->   Operation 674 'mul' 'mul_ln59_51' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_51, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 675 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_51, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 676 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%mult_res_51 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_51, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 677 'partselect' 'mult_res_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln59_68 = sext i9 %p_ZL2W1_4_6_load" [autoencoder.cpp:59]   --->   Operation 678 'sext' 'sext_ln59_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (9.27ns)   --->   "%mul_ln59_52 = mul i25 %sext_ln59_12, i25 %sext_ln59_68" [autoencoder.cpp:59]   --->   Operation 679 'mul' 'mul_ln59_52' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_52, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 680 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_52, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 681 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%mult_res_52 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_52, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 682 'partselect' 'mult_res_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln59_69 = sext i9 %p_ZL2W1_5_6_load" [autoencoder.cpp:59]   --->   Operation 683 'sext' 'sext_ln59_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (9.27ns)   --->   "%mul_ln59_53 = mul i25 %sext_ln59_16, i25 %sext_ln59_69" [autoencoder.cpp:59]   --->   Operation 684 'mul' 'mul_ln59_53' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_53, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 685 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_53, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 686 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%mult_res_53 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_53, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 687 'partselect' 'mult_res_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln59_70 = sext i10 %p_ZL2W1_6_6_load" [autoencoder.cpp:59]   --->   Operation 688 'sext' 'sext_ln59_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (9.27ns)   --->   "%mul_ln59_54 = mul i26 %sext_ln59_19, i26 %sext_ln59_70" [autoencoder.cpp:59]   --->   Operation 689 'mul' 'mul_ln59_54' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_54, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 690 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_54, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 691 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%mult_res_54 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_54, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 692 'partselect' 'mult_res_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln59_71 = sext i10 %p_ZL2W1_7_6_load" [autoencoder.cpp:59]   --->   Operation 693 'sext' 'sext_ln59_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (9.27ns)   --->   "%mul_ln59_55 = mul i26 %sext_ln59_21, i26 %sext_ln59_71" [autoencoder.cpp:59]   --->   Operation 694 'mul' 'mul_ln59_55' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_55, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 695 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_55, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 696 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%mult_res_55 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_55, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 697 'partselect' 'mult_res_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln59_72 = sext i9 %p_ZL2W1_0_7_load" [autoencoder.cpp:59]   --->   Operation 698 'sext' 'sext_ln59_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (9.27ns)   --->   "%mul_ln59_56 = mul i25 %sext_ln59_1, i25 %sext_ln59_72" [autoencoder.cpp:59]   --->   Operation 699 'mul' 'mul_ln59_56' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_56, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 700 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_56, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 701 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%mult_res_135 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_56, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 702 'partselect' 'mult_res_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln59_73 = sext i10 %p_ZL2W1_1_7_load" [autoencoder.cpp:59]   --->   Operation 703 'sext' 'sext_ln59_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (9.27ns)   --->   "%mul_ln59_57 = mul i26 %sext_ln59_3, i26 %sext_ln59_73" [autoencoder.cpp:59]   --->   Operation 704 'mul' 'mul_ln59_57' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_57, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 705 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_57, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 706 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%mult_res_57 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_57, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 707 'partselect' 'mult_res_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln59_74 = sext i10 %p_ZL2W1_2_7_load" [autoencoder.cpp:59]   --->   Operation 708 'sext' 'sext_ln59_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (9.27ns)   --->   "%mul_ln59_58 = mul i26 %sext_ln59_7, i26 %sext_ln59_74" [autoencoder.cpp:59]   --->   Operation 709 'mul' 'mul_ln59_58' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_58, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 710 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_58, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 711 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%mult_res_58 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_58, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 712 'partselect' 'mult_res_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln59_75 = sext i9 %p_ZL2W1_3_7_load" [autoencoder.cpp:59]   --->   Operation 713 'sext' 'sext_ln59_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (9.27ns)   --->   "%mul_ln59_59 = mul i25 %sext_ln59_9, i25 %sext_ln59_75" [autoencoder.cpp:59]   --->   Operation 714 'mul' 'mul_ln59_59' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_59, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 715 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_59, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 716 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%mult_res_59 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_59, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 717 'partselect' 'mult_res_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln59_76 = sext i10 %p_ZL2W1_4_7_load" [autoencoder.cpp:59]   --->   Operation 718 'sext' 'sext_ln59_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (9.27ns)   --->   "%mul_ln59_60 = mul i26 %sext_ln59_13, i26 %sext_ln59_76" [autoencoder.cpp:59]   --->   Operation 719 'mul' 'mul_ln59_60' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_60, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 720 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_60, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 721 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%mult_res_60 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_60, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 722 'partselect' 'mult_res_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln59_77 = sext i10 %p_ZL2W1_5_7_load" [autoencoder.cpp:59]   --->   Operation 723 'sext' 'sext_ln59_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (9.27ns)   --->   "%mul_ln59_61 = mul i26 %sext_ln59_15, i26 %sext_ln59_77" [autoencoder.cpp:59]   --->   Operation 724 'mul' 'mul_ln59_61' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_61, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 725 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_61, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 726 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%mult_res_61 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_61, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 727 'partselect' 'mult_res_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln59_78 = sext i10 %p_ZL2W1_6_7_load" [autoencoder.cpp:59]   --->   Operation 728 'sext' 'sext_ln59_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (9.27ns)   --->   "%mul_ln59_62 = mul i26 %sext_ln59_19, i26 %sext_ln59_78" [autoencoder.cpp:59]   --->   Operation 729 'mul' 'mul_ln59_62' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_62, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 730 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_62, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 731 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%mult_res_62 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_62, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 732 'partselect' 'mult_res_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln59_79 = sext i10 %p_ZL2W1_7_7_load" [autoencoder.cpp:59]   --->   Operation 733 'sext' 'sext_ln59_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (9.27ns)   --->   "%mul_ln59_63 = mul i26 %sext_ln59_21, i26 %sext_ln59_79" [autoencoder.cpp:59]   --->   Operation 734 'mul' 'mul_ln59_63' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_63, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 735 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_63, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 736 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%mult_res_63 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_63, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 737 'partselect' 'mult_res_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln59_80 = sext i10 %p_ZL2W1_0_8_load" [autoencoder.cpp:59]   --->   Operation 738 'sext' 'sext_ln59_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (9.27ns)   --->   "%mul_ln59_64 = mul i26 %sext_ln59, i26 %sext_ln59_80" [autoencoder.cpp:59]   --->   Operation 739 'mul' 'mul_ln59_64' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_64, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 740 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_64, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 741 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%mult_res_136 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_64, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 742 'partselect' 'mult_res_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 743 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_8_load = load i3 %p_ZL2W1_1_8_addr" [autoencoder.cpp:59]   --->   Operation 743 'load' 'p_ZL2W1_1_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln59_82 = sext i10 %p_ZL2W1_2_8_load" [autoencoder.cpp:59]   --->   Operation 744 'sext' 'sext_ln59_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (9.27ns)   --->   "%mul_ln59_66 = mul i26 %sext_ln59_7, i26 %sext_ln59_82" [autoencoder.cpp:59]   --->   Operation 745 'mul' 'mul_ln59_66' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_66, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 746 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_66, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 747 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%mult_res_66 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_66, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 748 'partselect' 'mult_res_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln59_83 = sext i9 %p_ZL2W1_3_8_load" [autoencoder.cpp:59]   --->   Operation 749 'sext' 'sext_ln59_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (9.27ns)   --->   "%mul_ln59_67 = mul i25 %sext_ln59_9, i25 %sext_ln59_83" [autoencoder.cpp:59]   --->   Operation 750 'mul' 'mul_ln59_67' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_67, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 751 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_67, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 752 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%mult_res_67 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_67, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 753 'partselect' 'mult_res_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln59_84 = sext i9 %p_ZL2W1_4_8_load" [autoencoder.cpp:59]   --->   Operation 754 'sext' 'sext_ln59_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (9.27ns)   --->   "%mul_ln59_68 = mul i25 %sext_ln59_12, i25 %sext_ln59_84" [autoencoder.cpp:59]   --->   Operation 755 'mul' 'mul_ln59_68' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_68, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 756 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_68, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 757 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%mult_res_68 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_68, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 758 'partselect' 'mult_res_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln59_85 = sext i9 %p_ZL2W1_5_8_load" [autoencoder.cpp:59]   --->   Operation 759 'sext' 'sext_ln59_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (9.27ns)   --->   "%mul_ln59_69 = mul i25 %sext_ln59_16, i25 %sext_ln59_85" [autoencoder.cpp:59]   --->   Operation 760 'mul' 'mul_ln59_69' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_69, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 761 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_69, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 762 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%mult_res_69 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_69, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 763 'partselect' 'mult_res_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln59_86 = sext i10 %p_ZL2W1_6_8_load" [autoencoder.cpp:59]   --->   Operation 764 'sext' 'sext_ln59_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (9.27ns)   --->   "%mul_ln59_70 = mul i26 %sext_ln59_19, i26 %sext_ln59_86" [autoencoder.cpp:59]   --->   Operation 765 'mul' 'mul_ln59_70' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_70, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 766 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_70, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 767 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%mult_res_70 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_70, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 768 'partselect' 'mult_res_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln59_87 = sext i9 %p_ZL2W1_7_8_load" [autoencoder.cpp:59]   --->   Operation 769 'sext' 'sext_ln59_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (9.27ns)   --->   "%mul_ln59_71 = mul i25 %sext_ln59_22, i25 %sext_ln59_87" [autoencoder.cpp:59]   --->   Operation 770 'mul' 'mul_ln59_71' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_71, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 771 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_71, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 772 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.00ns)   --->   "%mult_res_71 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_71, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 773 'partselect' 'mult_res_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln59_88 = sext i10 %p_ZL2W1_0_9_load" [autoencoder.cpp:59]   --->   Operation 774 'sext' 'sext_ln59_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (9.27ns)   --->   "%mul_ln59_72 = mul i26 %sext_ln59, i26 %sext_ln59_88" [autoencoder.cpp:59]   --->   Operation 775 'mul' 'mul_ln59_72' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_72, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 776 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 777 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_72, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 777 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%mult_res_137 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_72, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 778 'partselect' 'mult_res_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln59_89 = sext i9 %p_ZL2W1_1_9_load" [autoencoder.cpp:59]   --->   Operation 779 'sext' 'sext_ln59_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (9.27ns)   --->   "%mul_ln59_73 = mul i25 %sext_ln59_4, i25 %sext_ln59_89" [autoencoder.cpp:59]   --->   Operation 780 'mul' 'mul_ln59_73' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_73, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 781 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_73, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 782 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%mult_res_73 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_73, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 783 'partselect' 'mult_res_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln59_90 = sext i9 %p_ZL2W1_2_9_load" [autoencoder.cpp:59]   --->   Operation 784 'sext' 'sext_ln59_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (9.27ns)   --->   "%mul_ln59_74 = mul i25 %sext_ln59_6, i25 %sext_ln59_90" [autoencoder.cpp:59]   --->   Operation 785 'mul' 'mul_ln59_74' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_74, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 786 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_74, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 787 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%mult_res_74 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_74, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 788 'partselect' 'mult_res_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln59_91 = sext i10 %p_ZL2W1_3_9_load" [autoencoder.cpp:59]   --->   Operation 789 'sext' 'sext_ln59_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (9.27ns)   --->   "%mul_ln59_75 = mul i26 %sext_ln59_10, i26 %sext_ln59_91" [autoencoder.cpp:59]   --->   Operation 790 'mul' 'mul_ln59_75' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_75, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 791 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_75, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 792 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%mult_res_75 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_75, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 793 'partselect' 'mult_res_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln59_92 = sext i10 %p_ZL2W1_4_9_load" [autoencoder.cpp:59]   --->   Operation 794 'sext' 'sext_ln59_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (9.27ns)   --->   "%mul_ln59_76 = mul i26 %sext_ln59_13, i26 %sext_ln59_92" [autoencoder.cpp:59]   --->   Operation 795 'mul' 'mul_ln59_76' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_76, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 796 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_76, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 797 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%mult_res_76 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_76, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 798 'partselect' 'mult_res_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln59_93 = sext i9 %p_ZL2W1_5_9_load" [autoencoder.cpp:59]   --->   Operation 799 'sext' 'sext_ln59_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (9.27ns)   --->   "%mul_ln59_77 = mul i25 %sext_ln59_16, i25 %sext_ln59_93" [autoencoder.cpp:59]   --->   Operation 800 'mul' 'mul_ln59_77' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_77, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 801 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_77, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 802 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 803 [1/1] (0.00ns)   --->   "%mult_res_77 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_77, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 803 'partselect' 'mult_res_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_9_load = load i3 %p_ZL2W1_6_9_addr" [autoencoder.cpp:59]   --->   Operation 804 'load' 'p_ZL2W1_6_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln59_95 = sext i10 %p_ZL2W1_7_9_load" [autoencoder.cpp:59]   --->   Operation 805 'sext' 'sext_ln59_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (9.27ns)   --->   "%mul_ln59_79 = mul i26 %sext_ln59_21, i26 %sext_ln59_95" [autoencoder.cpp:59]   --->   Operation 806 'mul' 'mul_ln59_79' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_79, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 807 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_79, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 808 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (0.00ns)   --->   "%mult_res_79 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_79, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 809 'partselect' 'mult_res_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 810 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_10_load = load i3 %p_ZL2W1_0_10_addr" [autoencoder.cpp:59]   --->   Operation 810 'load' 'p_ZL2W1_0_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln59_97 = sext i10 %p_ZL2W1_1_10_load" [autoencoder.cpp:59]   --->   Operation 811 'sext' 'sext_ln59_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (9.27ns)   --->   "%mul_ln59_81 = mul i26 %sext_ln59_3, i26 %sext_ln59_97" [autoencoder.cpp:59]   --->   Operation 812 'mul' 'mul_ln59_81' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_81, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 813 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_81, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 814 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%mult_res_81 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_81, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 815 'partselect' 'mult_res_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln59_98 = sext i9 %p_ZL2W1_2_10_load" [autoencoder.cpp:59]   --->   Operation 816 'sext' 'sext_ln59_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (9.27ns)   --->   "%mul_ln59_82 = mul i25 %sext_ln59_6, i25 %sext_ln59_98" [autoencoder.cpp:59]   --->   Operation 817 'mul' 'mul_ln59_82' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_82, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 818 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_82, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 819 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%mult_res_82 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_82, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 820 'partselect' 'mult_res_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln59_99 = sext i10 %p_ZL2W1_3_10_load" [autoencoder.cpp:59]   --->   Operation 821 'sext' 'sext_ln59_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (9.27ns)   --->   "%mul_ln59_83 = mul i26 %sext_ln59_10, i26 %sext_ln59_99" [autoencoder.cpp:59]   --->   Operation 822 'mul' 'mul_ln59_83' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_83, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 823 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_83, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 824 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%mult_res_83 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_83, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 825 'partselect' 'mult_res_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln59_100 = sext i9 %p_ZL2W1_4_10_load" [autoencoder.cpp:59]   --->   Operation 826 'sext' 'sext_ln59_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (9.27ns)   --->   "%mul_ln59_84 = mul i25 %sext_ln59_12, i25 %sext_ln59_100" [autoencoder.cpp:59]   --->   Operation 827 'mul' 'mul_ln59_84' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_84, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 828 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_84, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 829 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%mult_res_84 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_84, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 830 'partselect' 'mult_res_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln59_101 = sext i10 %p_ZL2W1_5_10_load" [autoencoder.cpp:59]   --->   Operation 831 'sext' 'sext_ln59_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (9.27ns)   --->   "%mul_ln59_85 = mul i26 %sext_ln59_15, i26 %sext_ln59_101" [autoencoder.cpp:59]   --->   Operation 832 'mul' 'mul_ln59_85' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_85, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 833 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_85, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 834 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%mult_res_85 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_85, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 835 'partselect' 'mult_res_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln59_102 = sext i10 %p_ZL2W1_6_10_load" [autoencoder.cpp:59]   --->   Operation 836 'sext' 'sext_ln59_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (9.27ns)   --->   "%mul_ln59_86 = mul i26 %sext_ln59_19, i26 %sext_ln59_102" [autoencoder.cpp:59]   --->   Operation 837 'mul' 'mul_ln59_86' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_86, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 838 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_86, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 839 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%mult_res_86 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_86, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 840 'partselect' 'mult_res_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln59_103 = sext i9 %p_ZL2W1_7_10_load" [autoencoder.cpp:59]   --->   Operation 841 'sext' 'sext_ln59_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (9.27ns)   --->   "%mul_ln59_87 = mul i25 %sext_ln59_22, i25 %sext_ln59_103" [autoencoder.cpp:59]   --->   Operation 842 'mul' 'mul_ln59_87' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_87, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 843 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_87, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 844 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%mult_res_87 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_87, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 845 'partselect' 'mult_res_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_11_load = load i3 %p_ZL2W1_0_11_addr" [autoencoder.cpp:59]   --->   Operation 846 'load' 'p_ZL2W1_0_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln59_105 = sext i9 %p_ZL2W1_1_11_load" [autoencoder.cpp:59]   --->   Operation 847 'sext' 'sext_ln59_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (9.27ns)   --->   "%mul_ln59_89 = mul i25 %sext_ln59_4, i25 %sext_ln59_105" [autoencoder.cpp:59]   --->   Operation 848 'mul' 'mul_ln59_89' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_89, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 849 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_89, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 850 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%mult_res_89 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_89, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 851 'partselect' 'mult_res_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln59_106 = sext i10 %p_ZL2W1_2_11_load" [autoencoder.cpp:59]   --->   Operation 852 'sext' 'sext_ln59_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (9.27ns)   --->   "%mul_ln59_90 = mul i26 %sext_ln59_7, i26 %sext_ln59_106" [autoencoder.cpp:59]   --->   Operation 853 'mul' 'mul_ln59_90' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_90, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 854 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_90, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 855 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%mult_res_90 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_90, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 856 'partselect' 'mult_res_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln59_107 = sext i10 %p_ZL2W1_3_11_load" [autoencoder.cpp:59]   --->   Operation 857 'sext' 'sext_ln59_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (9.27ns)   --->   "%mul_ln59_91 = mul i26 %sext_ln59_10, i26 %sext_ln59_107" [autoencoder.cpp:59]   --->   Operation 858 'mul' 'mul_ln59_91' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_91, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 859 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 860 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_91, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 860 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%mult_res_91 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_91, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 861 'partselect' 'mult_res_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 862 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_4_11_load = load i3 %p_ZL2W1_4_11_addr" [autoencoder.cpp:59]   --->   Operation 862 'load' 'p_ZL2W1_4_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln59_109 = sext i9 %p_ZL2W1_5_11_load" [autoencoder.cpp:59]   --->   Operation 863 'sext' 'sext_ln59_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (9.27ns)   --->   "%mul_ln59_93 = mul i25 %sext_ln59_16, i25 %sext_ln59_109" [autoencoder.cpp:59]   --->   Operation 864 'mul' 'mul_ln59_93' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_93, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 865 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_93, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 866 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%mult_res_93 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_93, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 867 'partselect' 'mult_res_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 868 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_11_load = load i3 %p_ZL2W1_6_11_addr" [autoencoder.cpp:59]   --->   Operation 868 'load' 'p_ZL2W1_6_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln59_111 = sext i9 %p_ZL2W1_7_11_load" [autoencoder.cpp:59]   --->   Operation 869 'sext' 'sext_ln59_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (9.27ns)   --->   "%mul_ln59_95 = mul i25 %sext_ln59_22, i25 %sext_ln59_111" [autoencoder.cpp:59]   --->   Operation 870 'mul' 'mul_ln59_95' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_95, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 871 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_95, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 872 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%mult_res_95 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_95, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 873 'partselect' 'mult_res_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 874 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_12_load = load i3 %p_ZL2W1_0_12_addr" [autoencoder.cpp:59]   --->   Operation 874 'load' 'p_ZL2W1_0_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln59_113 = sext i10 %p_ZL2W1_1_12_load" [autoencoder.cpp:59]   --->   Operation 875 'sext' 'sext_ln59_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 876 [1/1] (9.27ns)   --->   "%mul_ln59_97 = mul i26 %sext_ln59_3, i26 %sext_ln59_113" [autoencoder.cpp:59]   --->   Operation 876 'mul' 'mul_ln59_97' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 877 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_97, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 877 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_97, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 878 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%mult_res_97 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_97, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 879 'partselect' 'mult_res_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln59_114 = sext i10 %p_ZL2W1_2_12_load" [autoencoder.cpp:59]   --->   Operation 880 'sext' 'sext_ln59_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (9.27ns)   --->   "%mul_ln59_98 = mul i26 %sext_ln59_7, i26 %sext_ln59_114" [autoencoder.cpp:59]   --->   Operation 881 'mul' 'mul_ln59_98' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_98, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 882 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_98, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 883 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "%mult_res_98 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_98, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 884 'partselect' 'mult_res_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln59_115 = sext i10 %p_ZL2W1_3_12_load" [autoencoder.cpp:59]   --->   Operation 885 'sext' 'sext_ln59_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (9.27ns)   --->   "%mul_ln59_99 = mul i26 %sext_ln59_10, i26 %sext_ln59_115" [autoencoder.cpp:59]   --->   Operation 886 'mul' 'mul_ln59_99' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_99, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 887 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_99, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 888 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%mult_res_99 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_99, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 889 'partselect' 'mult_res_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln59_116 = sext i9 %p_ZL2W1_4_12_load" [autoencoder.cpp:59]   --->   Operation 890 'sext' 'sext_ln59_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (9.27ns)   --->   "%mul_ln59_100 = mul i25 %sext_ln59_12, i25 %sext_ln59_116" [autoencoder.cpp:59]   --->   Operation 891 'mul' 'mul_ln59_100' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_100, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 892 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_100, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 893 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%mult_res_100 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_100, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 894 'partselect' 'mult_res_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 895 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_12_load = load i3 %p_ZL2W1_5_12_addr" [autoencoder.cpp:59]   --->   Operation 895 'load' 'p_ZL2W1_5_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln59_118 = sext i9 %p_ZL2W1_6_12_load" [autoencoder.cpp:59]   --->   Operation 896 'sext' 'sext_ln59_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (9.27ns)   --->   "%mul_ln59_102 = mul i25 %sext_ln59_18, i25 %sext_ln59_118" [autoencoder.cpp:59]   --->   Operation 897 'mul' 'mul_ln59_102' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_102, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 898 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_102, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 899 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%mult_res_102 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_102, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 900 'partselect' 'mult_res_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln59_119 = sext i10 %p_ZL2W1_7_12_load" [autoencoder.cpp:59]   --->   Operation 901 'sext' 'sext_ln59_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 902 [1/1] (9.27ns)   --->   "%mul_ln59_103 = mul i26 %sext_ln59_21, i26 %sext_ln59_119" [autoencoder.cpp:59]   --->   Operation 902 'mul' 'mul_ln59_103' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_103, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 903 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_103, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 904 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%mult_res_103 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_103, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 905 'partselect' 'mult_res_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln59_120 = sext i9 %p_ZL2W1_0_13_load" [autoencoder.cpp:59]   --->   Operation 906 'sext' 'sext_ln59_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (9.27ns)   --->   "%mul_ln59_104 = mul i25 %sext_ln59_1, i25 %sext_ln59_120" [autoencoder.cpp:59]   --->   Operation 907 'mul' 'mul_ln59_104' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_104, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 908 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_104, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 909 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%mult_res_141 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_104, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 910 'partselect' 'mult_res_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln59_121 = sext i9 %p_ZL2W1_1_13_load" [autoencoder.cpp:59]   --->   Operation 911 'sext' 'sext_ln59_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (9.27ns)   --->   "%mul_ln59_105 = mul i25 %sext_ln59_4, i25 %sext_ln59_121" [autoencoder.cpp:59]   --->   Operation 912 'mul' 'mul_ln59_105' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_105, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 913 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_105, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 914 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%mult_res_105 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_105, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 915 'partselect' 'mult_res_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln59_122 = sext i10 %p_ZL2W1_2_13_load" [autoencoder.cpp:59]   --->   Operation 916 'sext' 'sext_ln59_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (9.27ns)   --->   "%mul_ln59_106 = mul i26 %sext_ln59_7, i26 %sext_ln59_122" [autoencoder.cpp:59]   --->   Operation 917 'mul' 'mul_ln59_106' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_106, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 918 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_106, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 919 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%mult_res_106 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_106, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 920 'partselect' 'mult_res_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln59_123 = sext i10 %p_ZL2W1_3_13_load" [autoencoder.cpp:59]   --->   Operation 921 'sext' 'sext_ln59_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (9.27ns)   --->   "%mul_ln59_107 = mul i26 %sext_ln59_10, i26 %sext_ln59_123" [autoencoder.cpp:59]   --->   Operation 922 'mul' 'mul_ln59_107' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_107, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 923 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_107, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 924 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%mult_res_107 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_107, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 925 'partselect' 'mult_res_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln59_124 = sext i10 %p_ZL2W1_4_13_load" [autoencoder.cpp:59]   --->   Operation 926 'sext' 'sext_ln59_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (9.27ns)   --->   "%mul_ln59_108 = mul i26 %sext_ln59_13, i26 %sext_ln59_124" [autoencoder.cpp:59]   --->   Operation 927 'mul' 'mul_ln59_108' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_108, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 928 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_108, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 929 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%mult_res_108 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_108, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 930 'partselect' 'mult_res_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln59_125 = sext i10 %p_ZL2W1_5_13_load" [autoencoder.cpp:59]   --->   Operation 931 'sext' 'sext_ln59_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (9.27ns)   --->   "%mul_ln59_109 = mul i26 %sext_ln59_15, i26 %sext_ln59_125" [autoencoder.cpp:59]   --->   Operation 932 'mul' 'mul_ln59_109' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_109, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 933 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_109, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 934 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%mult_res_109 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_109, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 935 'partselect' 'mult_res_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_6_13_load = load i3 %p_ZL2W1_6_13_addr" [autoencoder.cpp:59]   --->   Operation 936 'load' 'p_ZL2W1_6_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln59_127 = sext i9 %p_ZL2W1_7_13_load" [autoencoder.cpp:59]   --->   Operation 937 'sext' 'sext_ln59_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (9.27ns)   --->   "%mul_ln59_111 = mul i25 %sext_ln59_22, i25 %sext_ln59_127" [autoencoder.cpp:59]   --->   Operation 938 'mul' 'mul_ln59_111' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_111, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 939 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_111, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 940 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%mult_res_111 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_111, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 941 'partselect' 'mult_res_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_14_load = load i3 %p_ZL2W1_0_14_addr" [autoencoder.cpp:59]   --->   Operation 942 'load' 'p_ZL2W1_0_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 943 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_14_load = load i3 %p_ZL2W1_1_14_addr" [autoencoder.cpp:59]   --->   Operation 943 'load' 'p_ZL2W1_1_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 944 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_2_14_load = load i3 %p_ZL2W1_2_14_addr" [autoencoder.cpp:59]   --->   Operation 944 'load' 'p_ZL2W1_2_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln59_131 = sext i10 %p_ZL2W1_3_14_load" [autoencoder.cpp:59]   --->   Operation 945 'sext' 'sext_ln59_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 946 [1/1] (9.27ns)   --->   "%mul_ln59_115 = mul i26 %sext_ln59_10, i26 %sext_ln59_131" [autoencoder.cpp:59]   --->   Operation 946 'mul' 'mul_ln59_115' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_115, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 947 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_115, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 948 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%mult_res_115 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_115, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 949 'partselect' 'mult_res_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln59_132 = sext i9 %p_ZL2W1_4_14_load" [autoencoder.cpp:59]   --->   Operation 950 'sext' 'sext_ln59_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (9.27ns)   --->   "%mul_ln59_116 = mul i25 %sext_ln59_12, i25 %sext_ln59_132" [autoencoder.cpp:59]   --->   Operation 951 'mul' 'mul_ln59_116' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_116, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 952 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_116, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 953 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%mult_res_116 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_116, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 954 'partselect' 'mult_res_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln59_133 = sext i10 %p_ZL2W1_5_14_load" [autoencoder.cpp:59]   --->   Operation 955 'sext' 'sext_ln59_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (9.27ns)   --->   "%mul_ln59_117 = mul i26 %sext_ln59_15, i26 %sext_ln59_133" [autoencoder.cpp:59]   --->   Operation 956 'mul' 'mul_ln59_117' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_117, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 957 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_117, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 958 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%mult_res_117 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_117, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 959 'partselect' 'mult_res_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln59_134 = sext i9 %p_ZL2W1_6_14_load" [autoencoder.cpp:59]   --->   Operation 960 'sext' 'sext_ln59_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (9.27ns)   --->   "%mul_ln59_118 = mul i25 %sext_ln59_18, i25 %sext_ln59_134" [autoencoder.cpp:59]   --->   Operation 961 'mul' 'mul_ln59_118' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_118, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 962 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_118, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 963 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%mult_res_118 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_118, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 964 'partselect' 'mult_res_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln59_135 = sext i9 %p_ZL2W1_7_14_load" [autoencoder.cpp:59]   --->   Operation 965 'sext' 'sext_ln59_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (9.27ns)   --->   "%mul_ln59_119 = mul i25 %sext_ln59_22, i25 %sext_ln59_135" [autoencoder.cpp:59]   --->   Operation 966 'mul' 'mul_ln59_119' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_119, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 967 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_119, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 968 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%mult_res_119 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_119, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 969 'partselect' 'mult_res_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 970 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_0_15_load = load i3 %p_ZL2W1_0_15_addr" [autoencoder.cpp:59]   --->   Operation 970 'load' 'p_ZL2W1_0_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 971 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_1_15_load = load i3 %p_ZL2W1_1_15_addr" [autoencoder.cpp:59]   --->   Operation 971 'load' 'p_ZL2W1_1_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln59_138 = sext i9 %p_ZL2W1_2_15_load" [autoencoder.cpp:59]   --->   Operation 972 'sext' 'sext_ln59_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (9.27ns)   --->   "%mul_ln59_122 = mul i25 %sext_ln59_6, i25 %sext_ln59_138" [autoencoder.cpp:59]   --->   Operation 973 'mul' 'mul_ln59_122' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_122, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 974 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_122, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 975 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%mult_res_122 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_122, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 976 'partselect' 'mult_res_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln59_139 = sext i10 %p_ZL2W1_3_15_load" [autoencoder.cpp:59]   --->   Operation 977 'sext' 'sext_ln59_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (9.27ns)   --->   "%mul_ln59_123 = mul i26 %sext_ln59_10, i26 %sext_ln59_139" [autoencoder.cpp:59]   --->   Operation 978 'mul' 'mul_ln59_123' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_123, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 979 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_123, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 980 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%mult_res_123 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_123, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 981 'partselect' 'mult_res_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln59_140 = sext i10 %p_ZL2W1_4_15_load" [autoencoder.cpp:59]   --->   Operation 982 'sext' 'sext_ln59_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (9.27ns)   --->   "%mul_ln59_124 = mul i26 %sext_ln59_13, i26 %sext_ln59_140" [autoencoder.cpp:59]   --->   Operation 983 'mul' 'mul_ln59_124' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_124, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 984 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_124, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 985 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%mult_res_124 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_124, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 986 'partselect' 'mult_res_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 987 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL2W1_5_15_load = load i3 %p_ZL2W1_5_15_addr" [autoencoder.cpp:59]   --->   Operation 987 'load' 'p_ZL2W1_5_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln59_142 = sext i9 %p_ZL2W1_6_15_load" [autoencoder.cpp:59]   --->   Operation 988 'sext' 'sext_ln59_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (9.27ns)   --->   "%mul_ln59_126 = mul i25 %sext_ln59_18, i25 %sext_ln59_142" [autoencoder.cpp:59]   --->   Operation 989 'mul' 'mul_ln59_126' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_126, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 990 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_126, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 991 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%mult_res_126 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_126, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 992 'partselect' 'mult_res_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln59_143 = sext i9 %p_ZL2W1_7_15_load" [autoencoder.cpp:59]   --->   Operation 993 'sext' 'sext_ln59_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (9.27ns)   --->   "%mul_ln59_127 = mul i25 %sext_ln59_22, i25 %sext_ln59_143" [autoencoder.cpp:59]   --->   Operation 994 'mul' 'mul_ln59_127' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_127, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 995 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_127, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 996 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%mult_res_127 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_127, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 997 'partselect' 'mult_res_127' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.27>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln59_144 = sext i19 %mult_res_128" [autoencoder.cpp:59]   --->   Operation 998 'sext' 'sext_ln59_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln59_145 = sext i19 %mult_res" [autoencoder.cpp:59]   --->   Operation 999 'sext' 'sext_ln59_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln59_146 = sext i19 %mult_res_4" [autoencoder.cpp:59]   --->   Operation 1000 'sext' 'sext_ln59_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln59_147 = sext i19 %mult_res_6" [autoencoder.cpp:59]   --->   Operation 1001 'sext' 'sext_ln59_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i20 %mult_res_1, i20 %mult_res_2" [autoencoder.cpp:71]   --->   Operation 1002 'add' 'add_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1003 [1/1] (2.19ns)   --->   "%add_ln71_1 = add i20 %mult_res_3, i20 %mult_res_5" [autoencoder.cpp:71]   --->   Operation 1003 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1004 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_2 = add i20 %add_ln71_1, i20 %add_ln71" [autoencoder.cpp:71]   --->   Operation 1004 'add' 'add_ln71_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1005 [1/1] (2.16ns)   --->   "%add_ln71_4 = add i20 %sext_ln59_146, i20 %sext_ln59_147" [autoencoder.cpp:71]   --->   Operation 1005 'add' 'add_ln71_4' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_5 = add i20 %add_ln71_4, i20 %sext_ln59_145" [autoencoder.cpp:71]   --->   Operation 1006 'add' 'add_ln71_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1007 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_3 = add i20 %add_ln71_5, i20 %sext_ln59_144" [autoencoder.cpp:71]   --->   Operation 1007 'add' 'add_ln71_3' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln59_24 = sext i9 %p_ZL2W1_0_1_load" [autoencoder.cpp:59]   --->   Operation 1008 'sext' 'sext_ln59_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1009 [1/1] (9.27ns)   --->   "%mul_ln59_8 = mul i25 %sext_ln59_1, i25 %sext_ln59_24" [autoencoder.cpp:59]   --->   Operation 1009 'mul' 'mul_ln59_8' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1010 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_8, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1010 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1011 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_8, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1011 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_res_129 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_8, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1012 'partselect' 'mult_res_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln59_25 = sext i9 %p_ZL2W1_1_1_load" [autoencoder.cpp:59]   --->   Operation 1013 'sext' 'sext_ln59_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1014 [1/1] (9.27ns)   --->   "%mul_ln59_9 = mul i25 %sext_ln59_4, i25 %sext_ln59_25" [autoencoder.cpp:59]   --->   Operation 1014 'mul' 'mul_ln59_9' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1015 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_9, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1015 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1016 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_9, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1016 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1017 [1/1] (0.00ns)   --->   "%mult_res_8 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_9, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1017 'partselect' 'mult_res_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln59_150 = sext i19 %mult_res_12" [autoencoder.cpp:59]   --->   Operation 1018 'sext' 'sext_ln59_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln59_151 = sext i19 %mult_res_13" [autoencoder.cpp:59]   --->   Operation 1019 'sext' 'sext_ln59_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln59_152 = sext i19 %mult_res_15" [autoencoder.cpp:59]   --->   Operation 1020 'sext' 'sext_ln59_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_8 = add i20 %mult_res_9, i20 %mult_res_11" [autoencoder.cpp:71]   --->   Operation 1021 'add' 'add_ln71_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1022 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_9 = add i20 %add_ln71_8, i20 %mult_res_14" [autoencoder.cpp:71]   --->   Operation 1022 'add' 'add_ln71_9' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_12 = add i20 %sext_ln59_151, i20 %sext_ln59_152" [autoencoder.cpp:71]   --->   Operation 1023 'add' 'add_ln71_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1024 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_13 = add i20 %add_ln71_12, i20 %sext_ln59_150" [autoencoder.cpp:71]   --->   Operation 1024 'add' 'add_ln71_13' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln59_153 = sext i19 %mult_res_130" [autoencoder.cpp:59]   --->   Operation 1025 'sext' 'sext_ln59_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln59_154 = sext i19 %mult_res_17" [autoencoder.cpp:59]   --->   Operation 1026 'sext' 'sext_ln59_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln59_155 = sext i19 %mult_res_21" [autoencoder.cpp:59]   --->   Operation 1027 'sext' 'sext_ln59_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_16 = add i20 %mult_res_18, i20 %mult_res_19" [autoencoder.cpp:71]   --->   Operation 1028 'add' 'add_ln71_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1029 [1/1] (2.19ns)   --->   "%add_ln71_17 = add i20 %mult_res_20, i20 %mult_res_22" [autoencoder.cpp:71]   --->   Operation 1029 'add' 'add_ln71_17' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1030 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_18 = add i20 %add_ln71_17, i20 %add_ln71_16" [autoencoder.cpp:71]   --->   Operation 1030 'add' 'add_ln71_18' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1031 [1/1] (2.16ns)   --->   "%add_ln71_20 = add i20 %sext_ln59_154, i20 %sext_ln59_155" [autoencoder.cpp:71]   --->   Operation 1031 'add' 'add_ln71_20' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_21 = add i20 %add_ln71_20, i20 %sext_ln59_153" [autoencoder.cpp:71]   --->   Operation 1032 'add' 'add_ln71_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1033 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_19 = add i20 %add_ln71_21, i20 %mult_res_23" [autoencoder.cpp:71]   --->   Operation 1033 'add' 'add_ln71_19' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln59_40 = sext i9 %p_ZL2W1_0_3_load" [autoencoder.cpp:59]   --->   Operation 1034 'sext' 'sext_ln59_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1035 [1/1] (9.27ns)   --->   "%mul_ln59_24 = mul i25 %sext_ln59_1, i25 %sext_ln59_40" [autoencoder.cpp:59]   --->   Operation 1035 'mul' 'mul_ln59_24' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1036 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_24, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1036 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1037 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_24, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1037 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (0.00ns)   --->   "%mult_res_131 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_24, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1038 'partselect' 'mult_res_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln59_42 = sext i9 %p_ZL2W1_2_3_load" [autoencoder.cpp:59]   --->   Operation 1039 'sext' 'sext_ln59_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1040 [1/1] (9.27ns)   --->   "%mul_ln59_26 = mul i25 %sext_ln59_6, i25 %sext_ln59_42" [autoencoder.cpp:59]   --->   Operation 1040 'mul' 'mul_ln59_26' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_26, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1041 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1042 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_26, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1042 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_res_26 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_26, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1043 'partselect' 'mult_res_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln59_158 = sext i19 %mult_res_27" [autoencoder.cpp:59]   --->   Operation 1044 'sext' 'sext_ln59_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln59_159 = sext i19 %mult_res_28" [autoencoder.cpp:59]   --->   Operation 1045 'sext' 'sext_ln59_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln59_160 = sext i19 %mult_res_31" [autoencoder.cpp:59]   --->   Operation 1046 'sext' 'sext_ln59_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_24 = add i20 %mult_res_25, i20 %mult_res_29" [autoencoder.cpp:71]   --->   Operation 1047 'add' 'add_ln71_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1048 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_25 = add i20 %add_ln71_24, i20 %mult_res_30" [autoencoder.cpp:71]   --->   Operation 1048 'add' 'add_ln71_25' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_28 = add i20 %sext_ln59_159, i20 %sext_ln59_160" [autoencoder.cpp:71]   --->   Operation 1049 'add' 'add_ln71_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1050 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_29 = add i20 %add_ln71_28, i20 %sext_ln59_158" [autoencoder.cpp:71]   --->   Operation 1050 'add' 'add_ln71_29' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln59_161 = sext i19 %mult_res_34" [autoencoder.cpp:59]   --->   Operation 1051 'sext' 'sext_ln59_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln59_162 = sext i19 %mult_res_36" [autoencoder.cpp:59]   --->   Operation 1052 'sext' 'sext_ln59_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln59_53 = sext i10 %p_ZL2W1_5_4_load" [autoencoder.cpp:59]   --->   Operation 1053 'sext' 'sext_ln59_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1054 [1/1] (9.27ns)   --->   "%mul_ln59_37 = mul i26 %sext_ln59_15, i26 %sext_ln59_53" [autoencoder.cpp:59]   --->   Operation 1054 'mul' 'mul_ln59_37' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_37, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1055 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1056 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_37, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1056 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_res_37 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_37, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1057 'partselect' 'mult_res_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln59_54 = sext i10 %p_ZL2W1_6_4_load" [autoencoder.cpp:59]   --->   Operation 1058 'sext' 'sext_ln59_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (9.27ns)   --->   "%mul_ln59_38 = mul i26 %sext_ln59_19, i26 %sext_ln59_54" [autoencoder.cpp:59]   --->   Operation 1059 'mul' 'mul_ln59_38' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1060 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_38, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1060 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1061 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_38, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1061 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1062 [1/1] (0.00ns)   --->   "%mult_res_38 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_38, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1062 'partselect' 'mult_res_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_33 = add i20 %mult_res_33, i20 %mult_res_35" [autoencoder.cpp:71]   --->   Operation 1063 'add' 'add_ln71_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1064 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_32 = add i20 %add_ln71_33, i20 %mult_res_132" [autoencoder.cpp:71]   --->   Operation 1064 'add' 'add_ln71_32' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_36 = add i20 %sext_ln59_161, i20 %sext_ln59_162" [autoencoder.cpp:71]   --->   Operation 1065 'add' 'add_ln71_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1066 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_37 = add i20 %add_ln71_36, i20 %mult_res_39" [autoencoder.cpp:71]   --->   Operation 1066 'add' 'add_ln71_37' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln59_163 = sext i19 %mult_res_42" [autoencoder.cpp:59]   --->   Operation 1067 'sext' 'sext_ln59_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln59_60 = sext i10 %p_ZL2W1_4_5_load" [autoencoder.cpp:59]   --->   Operation 1068 'sext' 'sext_ln59_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1069 [1/1] (9.27ns)   --->   "%mul_ln59_44 = mul i26 %sext_ln59_13, i26 %sext_ln59_60" [autoencoder.cpp:59]   --->   Operation 1069 'mul' 'mul_ln59_44' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1070 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_44, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1070 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1071 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_44, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1071 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1072 [1/1] (0.00ns)   --->   "%mult_res_44 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_44, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1072 'partselect' 'mult_res_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln59_61 = sext i10 %p_ZL2W1_5_5_load" [autoencoder.cpp:59]   --->   Operation 1073 'sext' 'sext_ln59_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1074 [1/1] (9.27ns)   --->   "%mul_ln59_45 = mul i26 %sext_ln59_15, i26 %sext_ln59_61" [autoencoder.cpp:59]   --->   Operation 1074 'mul' 'mul_ln59_45' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1075 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_45, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1075 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_45, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1076 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1077 [1/1] (0.00ns)   --->   "%mult_res_45 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_45, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1077 'partselect' 'mult_res_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_41 = add i20 %mult_res_41, i20 %mult_res_43" [autoencoder.cpp:71]   --->   Operation 1078 'add' 'add_ln71_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1079 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_40 = add i20 %add_ln71_41, i20 %mult_res_133" [autoencoder.cpp:71]   --->   Operation 1079 'add' 'add_ln71_40' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_44 = add i20 %mult_res_47, i20 %sext_ln59_163" [autoencoder.cpp:71]   --->   Operation 1080 'add' 'add_ln71_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1081 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_45 = add i20 %add_ln71_44, i20 %mult_res_46" [autoencoder.cpp:71]   --->   Operation 1081 'add' 'add_ln71_45' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln59_64 = sext i9 %p_ZL2W1_0_6_load" [autoencoder.cpp:59]   --->   Operation 1082 'sext' 'sext_ln59_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1083 [1/1] (9.27ns)   --->   "%mul_ln59_48 = mul i25 %sext_ln59_1, i25 %sext_ln59_64" [autoencoder.cpp:59]   --->   Operation 1083 'mul' 'mul_ln59_48' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1084 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_48, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1084 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_48, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1085 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (0.00ns)   --->   "%mult_res_134 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_48, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1086 'partselect' 'mult_res_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln59_66 = sext i9 %p_ZL2W1_2_6_load" [autoencoder.cpp:59]   --->   Operation 1087 'sext' 'sext_ln59_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1088 [1/1] (9.27ns)   --->   "%mul_ln59_50 = mul i25 %sext_ln59_6, i25 %sext_ln59_66" [autoencoder.cpp:59]   --->   Operation 1088 'mul' 'mul_ln59_50' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1089 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_50, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1089 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1090 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_50, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1090 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1091 [1/1] (0.00ns)   --->   "%mult_res_50 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_50, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1091 'partselect' 'mult_res_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln59_166 = sext i19 %mult_res_51" [autoencoder.cpp:59]   --->   Operation 1092 'sext' 'sext_ln59_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln59_167 = sext i19 %mult_res_52" [autoencoder.cpp:59]   --->   Operation 1093 'sext' 'sext_ln59_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln59_168 = sext i19 %mult_res_53" [autoencoder.cpp:59]   --->   Operation 1094 'sext' 'sext_ln59_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_48 = add i20 %mult_res_49, i20 %mult_res_54" [autoencoder.cpp:71]   --->   Operation 1095 'add' 'add_ln71_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1096 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_49 = add i20 %add_ln71_48, i20 %mult_res_55" [autoencoder.cpp:71]   --->   Operation 1096 'add' 'add_ln71_49' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_52 = add i20 %sext_ln59_167, i20 %sext_ln59_168" [autoencoder.cpp:71]   --->   Operation 1097 'add' 'add_ln71_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1098 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_53 = add i20 %add_ln71_52, i20 %sext_ln59_166" [autoencoder.cpp:71]   --->   Operation 1098 'add' 'add_ln71_53' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln59_169 = sext i19 %mult_res_135" [autoencoder.cpp:59]   --->   Operation 1099 'sext' 'sext_ln59_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln59_170 = sext i19 %mult_res_59" [autoencoder.cpp:59]   --->   Operation 1100 'sext' 'sext_ln59_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_56 = add i20 %mult_res_57, i20 %mult_res_58" [autoencoder.cpp:71]   --->   Operation 1101 'add' 'add_ln71_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1102 [1/1] (2.19ns)   --->   "%add_ln71_57 = add i20 %mult_res_60, i20 %mult_res_61" [autoencoder.cpp:71]   --->   Operation 1102 'add' 'add_ln71_57' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_58 = add i20 %add_ln71_57, i20 %add_ln71_56" [autoencoder.cpp:71]   --->   Operation 1103 'add' 'add_ln71_58' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1104 [1/1] (2.19ns)   --->   "%add_ln71_59 = add i20 %mult_res_62, i20 %mult_res_63" [autoencoder.cpp:71]   --->   Operation 1104 'add' 'add_ln71_59' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_60 = add i20 %sext_ln59_169, i20 %sext_ln59_170" [autoencoder.cpp:71]   --->   Operation 1105 'add' 'add_ln71_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1106 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_61 = add i20 %add_ln71_59, i20 %add_ln71_60" [autoencoder.cpp:71]   --->   Operation 1106 'add' 'add_ln71_61' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln59_81 = sext i9 %p_ZL2W1_1_8_load" [autoencoder.cpp:59]   --->   Operation 1107 'sext' 'sext_ln59_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1108 [1/1] (9.27ns)   --->   "%mul_ln59_65 = mul i25 %sext_ln59_4, i25 %sext_ln59_81" [autoencoder.cpp:59]   --->   Operation 1108 'mul' 'mul_ln59_65' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_65, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1109 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1110 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_65, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1110 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1111 [1/1] (0.00ns)   --->   "%mult_res_65 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_65, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1111 'partselect' 'mult_res_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln59_173 = sext i19 %mult_res_68" [autoencoder.cpp:59]   --->   Operation 1112 'sext' 'sext_ln59_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln59_174 = sext i19 %mult_res_69" [autoencoder.cpp:59]   --->   Operation 1113 'sext' 'sext_ln59_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln59_175 = sext i19 %mult_res_71" [autoencoder.cpp:59]   --->   Operation 1114 'sext' 'sext_ln59_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_65 = add i20 %mult_res_66, i20 %mult_res_70" [autoencoder.cpp:71]   --->   Operation 1115 'add' 'add_ln71_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1116 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_64 = add i20 %add_ln71_65, i20 %mult_res_136" [autoencoder.cpp:71]   --->   Operation 1116 'add' 'add_ln71_64' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_68 = add i20 %sext_ln59_174, i20 %sext_ln59_175" [autoencoder.cpp:71]   --->   Operation 1117 'add' 'add_ln71_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1118 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_69 = add i20 %add_ln71_68, i20 %sext_ln59_173" [autoencoder.cpp:71]   --->   Operation 1118 'add' 'add_ln71_69' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln59_176 = sext i19 %mult_res_73" [autoencoder.cpp:59]   --->   Operation 1119 'sext' 'sext_ln59_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln59_177 = sext i19 %mult_res_74" [autoencoder.cpp:59]   --->   Operation 1120 'sext' 'sext_ln59_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln59_178 = sext i19 %mult_res_77" [autoencoder.cpp:59]   --->   Operation 1121 'sext' 'sext_ln59_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln59_94 = sext i10 %p_ZL2W1_6_9_load" [autoencoder.cpp:59]   --->   Operation 1122 'sext' 'sext_ln59_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1123 [1/1] (9.27ns)   --->   "%mul_ln59_78 = mul i26 %sext_ln59_19, i26 %sext_ln59_94" [autoencoder.cpp:59]   --->   Operation 1123 'mul' 'mul_ln59_78' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_78, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1124 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1125 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_78, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1125 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1126 [1/1] (0.00ns)   --->   "%mult_res_78 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_78, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1126 'partselect' 'mult_res_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_73 = add i20 %mult_res_75, i20 %mult_res_76" [autoencoder.cpp:71]   --->   Operation 1127 'add' 'add_ln71_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1128 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_72 = add i20 %add_ln71_73, i20 %mult_res_137" [autoencoder.cpp:71]   --->   Operation 1128 'add' 'add_ln71_72' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_76 = add i20 %sext_ln59_177, i20 %sext_ln59_178" [autoencoder.cpp:71]   --->   Operation 1129 'add' 'add_ln71_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1130 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_77 = add i20 %add_ln71_76, i20 %sext_ln59_176" [autoencoder.cpp:71]   --->   Operation 1130 'add' 'add_ln71_77' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln59_96 = sext i9 %p_ZL2W1_0_10_load" [autoencoder.cpp:59]   --->   Operation 1131 'sext' 'sext_ln59_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1132 [1/1] (9.27ns)   --->   "%mul_ln59_80 = mul i25 %sext_ln59_1, i25 %sext_ln59_96" [autoencoder.cpp:59]   --->   Operation 1132 'mul' 'mul_ln59_80' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_80, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1133 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_80, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1134 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.00ns)   --->   "%mult_res_138 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_80, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1135 'partselect' 'mult_res_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln59_180 = sext i19 %mult_res_82" [autoencoder.cpp:59]   --->   Operation 1136 'sext' 'sext_ln59_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln59_181 = sext i19 %mult_res_84" [autoencoder.cpp:59]   --->   Operation 1137 'sext' 'sext_ln59_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln59_182 = sext i19 %mult_res_87" [autoencoder.cpp:59]   --->   Operation 1138 'sext' 'sext_ln59_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (2.19ns)   --->   "%add_ln71_80 = add i20 %mult_res_81, i20 %mult_res_83" [autoencoder.cpp:71]   --->   Operation 1139 'add' 'add_ln71_80' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (2.19ns)   --->   "%add_ln71_81 = add i20 %mult_res_85, i20 %mult_res_86" [autoencoder.cpp:71]   --->   Operation 1140 'add' 'add_ln71_81' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_84 = add i20 %sext_ln59_181, i20 %sext_ln59_182" [autoencoder.cpp:71]   --->   Operation 1141 'add' 'add_ln71_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1142 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_85 = add i20 %add_ln71_84, i20 %sext_ln59_180" [autoencoder.cpp:71]   --->   Operation 1142 'add' 'add_ln71_85' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln59_104 = sext i10 %p_ZL2W1_0_11_load" [autoencoder.cpp:59]   --->   Operation 1143 'sext' 'sext_ln59_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1144 [1/1] (9.27ns)   --->   "%mul_ln59_88 = mul i26 %sext_ln59, i26 %sext_ln59_104" [autoencoder.cpp:59]   --->   Operation 1144 'mul' 'mul_ln59_88' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_88, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1145 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1146 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_88, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1146 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_res_139 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_88, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1147 'partselect' 'mult_res_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln59_183 = sext i19 %mult_res_89" [autoencoder.cpp:59]   --->   Operation 1148 'sext' 'sext_ln59_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln59_108 = sext i10 %p_ZL2W1_4_11_load" [autoencoder.cpp:59]   --->   Operation 1149 'sext' 'sext_ln59_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (9.27ns)   --->   "%mul_ln59_92 = mul i26 %sext_ln59_13, i26 %sext_ln59_108" [autoencoder.cpp:59]   --->   Operation 1150 'mul' 'mul_ln59_92' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1151 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_92, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1151 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1152 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_92, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1152 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_res_92 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_92, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1153 'partselect' 'mult_res_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln59_184 = sext i19 %mult_res_93" [autoencoder.cpp:59]   --->   Operation 1154 'sext' 'sext_ln59_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln59_110 = sext i10 %p_ZL2W1_6_11_load" [autoencoder.cpp:59]   --->   Operation 1155 'sext' 'sext_ln59_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1156 [1/1] (9.27ns)   --->   "%mul_ln59_94 = mul i26 %sext_ln59_19, i26 %sext_ln59_110" [autoencoder.cpp:59]   --->   Operation 1156 'mul' 'mul_ln59_94' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_94, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1157 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1158 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_94, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1158 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1159 [1/1] (0.00ns)   --->   "%mult_res_94 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_94, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1159 'partselect' 'mult_res_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln59_185 = sext i19 %mult_res_95" [autoencoder.cpp:59]   --->   Operation 1160 'sext' 'sext_ln59_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1161 [1/1] (2.19ns)   --->   "%add_ln71_89 = add i20 %mult_res_90, i20 %mult_res_91" [autoencoder.cpp:71]   --->   Operation 1161 'add' 'add_ln71_89' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_92 = add i20 %sext_ln59_184, i20 %sext_ln59_185" [autoencoder.cpp:71]   --->   Operation 1162 'add' 'add_ln71_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1163 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_93 = add i20 %add_ln71_92, i20 %sext_ln59_183" [autoencoder.cpp:71]   --->   Operation 1163 'add' 'add_ln71_93' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln59_112 = sext i10 %p_ZL2W1_0_12_load" [autoencoder.cpp:59]   --->   Operation 1164 'sext' 'sext_ln59_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1165 [1/1] (9.27ns)   --->   "%mul_ln59_96 = mul i26 %sext_ln59, i26 %sext_ln59_112" [autoencoder.cpp:59]   --->   Operation 1165 'mul' 'mul_ln59_96' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_96, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1166 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_96, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1167 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_res_140 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_96, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1168 'partselect' 'mult_res_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln59_186 = sext i19 %mult_res_100" [autoencoder.cpp:59]   --->   Operation 1169 'sext' 'sext_ln59_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln59_117 = sext i10 %p_ZL2W1_5_12_load" [autoencoder.cpp:59]   --->   Operation 1170 'sext' 'sext_ln59_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (9.27ns)   --->   "%mul_ln59_101 = mul i26 %sext_ln59_15, i26 %sext_ln59_117" [autoencoder.cpp:59]   --->   Operation 1171 'mul' 'mul_ln59_101' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_101, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1172 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1173 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_101, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1173 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_res_101 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_101, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1174 'partselect' 'mult_res_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln59_187 = sext i19 %mult_res_102" [autoencoder.cpp:59]   --->   Operation 1175 'sext' 'sext_ln59_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1176 [1/1] (2.19ns)   --->   "%add_ln71_97 = add i20 %mult_res_97, i20 %mult_res_98" [autoencoder.cpp:71]   --->   Operation 1176 'add' 'add_ln71_97' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_100 = add i20 %sext_ln59_186, i20 %sext_ln59_187" [autoencoder.cpp:71]   --->   Operation 1177 'add' 'add_ln71_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1178 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_101 = add i20 %add_ln71_100, i20 %mult_res_103" [autoencoder.cpp:71]   --->   Operation 1178 'add' 'add_ln71_101' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln59_188 = sext i19 %mult_res_141" [autoencoder.cpp:59]   --->   Operation 1179 'sext' 'sext_ln59_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln59_189 = sext i19 %mult_res_105" [autoencoder.cpp:59]   --->   Operation 1180 'sext' 'sext_ln59_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln59_126 = sext i10 %p_ZL2W1_6_13_load" [autoencoder.cpp:59]   --->   Operation 1181 'sext' 'sext_ln59_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (9.27ns)   --->   "%mul_ln59_110 = mul i26 %sext_ln59_19, i26 %sext_ln59_126" [autoencoder.cpp:59]   --->   Operation 1182 'mul' 'mul_ln59_110' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1183 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_110, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1183 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1184 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_110, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1184 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%mult_res_110 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_110, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1185 'partselect' 'mult_res_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln59_190 = sext i19 %mult_res_111" [autoencoder.cpp:59]   --->   Operation 1186 'sext' 'sext_ln59_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1187 [1/1] (2.19ns)   --->   "%add_ln71_104 = add i20 %mult_res_106, i20 %mult_res_107" [autoencoder.cpp:71]   --->   Operation 1187 'add' 'add_ln71_104' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (2.19ns)   --->   "%add_ln71_105 = add i20 %mult_res_108, i20 %mult_res_109" [autoencoder.cpp:71]   --->   Operation 1188 'add' 'add_ln71_105' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_108 = add i20 %sext_ln59_189, i20 %sext_ln59_190" [autoencoder.cpp:71]   --->   Operation 1189 'add' 'add_ln71_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1190 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_109 = add i20 %add_ln71_108, i20 %sext_ln59_188" [autoencoder.cpp:71]   --->   Operation 1190 'add' 'add_ln71_109' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln59_128 = sext i9 %p_ZL2W1_0_14_load" [autoencoder.cpp:59]   --->   Operation 1191 'sext' 'sext_ln59_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1192 [1/1] (9.27ns)   --->   "%mul_ln59_112 = mul i25 %sext_ln59_1, i25 %sext_ln59_128" [autoencoder.cpp:59]   --->   Operation 1192 'mul' 'mul_ln59_112' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_112, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1193 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1194 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_112, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1194 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_res_142 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_112, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1195 'partselect' 'mult_res_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln59_129 = sext i9 %p_ZL2W1_1_14_load" [autoencoder.cpp:59]   --->   Operation 1196 'sext' 'sext_ln59_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1197 [1/1] (9.27ns)   --->   "%mul_ln59_113 = mul i25 %sext_ln59_4, i25 %sext_ln59_129" [autoencoder.cpp:59]   --->   Operation 1197 'mul' 'mul_ln59_113' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1198 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_113, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1198 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_113, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1199 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1200 [1/1] (0.00ns)   --->   "%mult_res_113 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_113, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1200 'partselect' 'mult_res_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln59_130 = sext i9 %p_ZL2W1_2_14_load" [autoencoder.cpp:59]   --->   Operation 1201 'sext' 'sext_ln59_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1202 [1/1] (9.27ns)   --->   "%mul_ln59_114 = mul i25 %sext_ln59_6, i25 %sext_ln59_130" [autoencoder.cpp:59]   --->   Operation 1202 'mul' 'mul_ln59_114' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1203 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_114, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1203 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1204 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_114, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1204 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1205 [1/1] (0.00ns)   --->   "%mult_res_114 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_114, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1205 'partselect' 'mult_res_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln59_194 = sext i19 %mult_res_116" [autoencoder.cpp:59]   --->   Operation 1206 'sext' 'sext_ln59_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln59_195 = sext i19 %mult_res_118" [autoencoder.cpp:59]   --->   Operation 1207 'sext' 'sext_ln59_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln59_196 = sext i19 %mult_res_119" [autoencoder.cpp:59]   --->   Operation 1208 'sext' 'sext_ln59_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1209 [1/1] (2.19ns)   --->   "%add_ln71_112 = add i20 %mult_res_115, i20 %mult_res_117" [autoencoder.cpp:71]   --->   Operation 1209 'add' 'add_ln71_112' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_116 = add i20 %sext_ln59_195, i20 %sext_ln59_196" [autoencoder.cpp:71]   --->   Operation 1210 'add' 'add_ln71_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1211 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_117 = add i20 %add_ln71_116, i20 %sext_ln59_194" [autoencoder.cpp:71]   --->   Operation 1211 'add' 'add_ln71_117' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln59_136 = sext i10 %p_ZL2W1_0_15_load" [autoencoder.cpp:59]   --->   Operation 1212 'sext' 'sext_ln59_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1213 [1/1] (9.27ns)   --->   "%mul_ln59_120 = mul i26 %sext_ln59, i26 %sext_ln59_136" [autoencoder.cpp:59]   --->   Operation 1213 'mul' 'mul_ln59_120' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1214 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_120, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1214 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1215 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_120, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1215 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1216 [1/1] (0.00ns)   --->   "%mult_res_143 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_120, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1216 'partselect' 'mult_res_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln59_137 = sext i9 %p_ZL2W1_1_15_load" [autoencoder.cpp:59]   --->   Operation 1217 'sext' 'sext_ln59_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1218 [1/1] (9.27ns)   --->   "%mul_ln59_121 = mul i25 %sext_ln59_4, i25 %sext_ln59_137" [autoencoder.cpp:59]   --->   Operation 1218 'mul' 'mul_ln59_121' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1219 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_121, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1219 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1220 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_121, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1220 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_res_121 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_121, i32 6, i32 24" [autoencoder.cpp:59]   --->   Operation 1221 'partselect' 'mult_res_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln59_198 = sext i19 %mult_res_122" [autoencoder.cpp:59]   --->   Operation 1222 'sext' 'sext_ln59_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln59_141 = sext i10 %p_ZL2W1_5_15_load" [autoencoder.cpp:59]   --->   Operation 1223 'sext' 'sext_ln59_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1224 [1/1] (9.27ns)   --->   "%mul_ln59_125 = mul i26 %sext_ln59_15, i26 %sext_ln59_141" [autoencoder.cpp:59]   --->   Operation 1224 'mul' 'mul_ln59_125' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1225 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_125, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:65]   --->   Operation 1225 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1226 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_125, i64 12, i64 4, i64 18446744073709551615" [autoencoder.cpp:63]   --->   Operation 1226 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1227 [1/1] (0.00ns)   --->   "%mult_res_125 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_125, i32 6, i32 25" [autoencoder.cpp:59]   --->   Operation 1227 'partselect' 'mult_res_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln59_199 = sext i19 %mult_res_126" [autoencoder.cpp:59]   --->   Operation 1228 'sext' 'sext_ln59_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln59_200 = sext i19 %mult_res_127" [autoencoder.cpp:59]   --->   Operation 1229 'sext' 'sext_ln59_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1230 [1/1] (2.19ns)   --->   "%add_ln71_121 = add i20 %mult_res_123, i20 %mult_res_124" [autoencoder.cpp:71]   --->   Operation 1230 'add' 'add_ln71_121' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_124 = add i20 %sext_ln59_199, i20 %sext_ln59_200" [autoencoder.cpp:71]   --->   Operation 1231 'add' 'add_ln71_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1232 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_125 = add i20 %add_ln71_124, i20 %sext_ln59_198" [autoencoder.cpp:71]   --->   Operation 1232 'add' 'add_ln71_125' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 9.62>
ST_6 : Operation 1233 [1/1] (0.00ns)   --->   "%conv5_i_i_i_155402_load = load i16 %conv5_i_i_i_155402" [autoencoder.cpp:70]   --->   Operation 1233 'load' 'conv5_i_i_i_155402_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1234 [1/1] (0.00ns)   --->   "%conv5_i_i_i_145393_load = load i16 %conv5_i_i_i_145393" [autoencoder.cpp:70]   --->   Operation 1234 'load' 'conv5_i_i_i_145393_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1235 [1/1] (0.00ns)   --->   "%conv5_i_i_i_135384_load = load i16 %conv5_i_i_i_135384" [autoencoder.cpp:70]   --->   Operation 1235 'load' 'conv5_i_i_i_135384_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1236 [1/1] (0.00ns)   --->   "%conv5_i_i_i_125375_load = load i16 %conv5_i_i_i_125375" [autoencoder.cpp:70]   --->   Operation 1236 'load' 'conv5_i_i_i_125375_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1237 [1/1] (0.00ns)   --->   "%conv5_i_i_i_115366_load = load i16 %conv5_i_i_i_115366" [autoencoder.cpp:70]   --->   Operation 1237 'load' 'conv5_i_i_i_115366_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1238 [1/1] (0.00ns)   --->   "%conv5_i_i_i_105357_load = load i16 %conv5_i_i_i_105357" [autoencoder.cpp:70]   --->   Operation 1238 'load' 'conv5_i_i_i_105357_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1239 [1/1] (0.00ns)   --->   "%conv5_i_i_i_95348_load = load i16 %conv5_i_i_i_95348" [autoencoder.cpp:70]   --->   Operation 1239 'load' 'conv5_i_i_i_95348_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1240 [1/1] (0.00ns)   --->   "%conv5_i_i_i_85339_load = load i16 %conv5_i_i_i_85339" [autoencoder.cpp:70]   --->   Operation 1240 'load' 'conv5_i_i_i_85339_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1241 [1/1] (0.00ns)   --->   "%conv5_i_i_i_753210_load = load i16 %conv5_i_i_i_753210" [autoencoder.cpp:70]   --->   Operation 1241 'load' 'conv5_i_i_i_753210_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1242 [1/1] (0.00ns)   --->   "%conv5_i_i_i_653111_load = load i16 %conv5_i_i_i_653111" [autoencoder.cpp:70]   --->   Operation 1242 'load' 'conv5_i_i_i_653111_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1243 [1/1] (0.00ns)   --->   "%conv5_i_i_i_553012_load = load i16 %conv5_i_i_i_553012" [autoencoder.cpp:70]   --->   Operation 1243 'load' 'conv5_i_i_i_553012_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1244 [1/1] (0.00ns)   --->   "%conv5_i_i_i_452913_load = load i16 %conv5_i_i_i_452913" [autoencoder.cpp:70]   --->   Operation 1244 'load' 'conv5_i_i_i_452913_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1245 [1/1] (0.00ns)   --->   "%conv5_i_i_i_352814_load = load i16 %conv5_i_i_i_352814" [autoencoder.cpp:70]   --->   Operation 1245 'load' 'conv5_i_i_i_352814_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1246 [1/1] (0.00ns)   --->   "%conv5_i_i_i_252715_load = load i16 %conv5_i_i_i_252715" [autoencoder.cpp:70]   --->   Operation 1246 'load' 'conv5_i_i_i_252715_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1247 [1/1] (0.00ns)   --->   "%conv5_i_i_i_152616_load = load i16 %conv5_i_i_i_152616" [autoencoder.cpp:70]   --->   Operation 1247 'load' 'conv5_i_i_i_152616_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1248 [1/1] (0.00ns)   --->   "%conv5_i_i_i52517_load = load i16 %conv5_i_i_i52517" [autoencoder.cpp:70]   --->   Operation 1248 'load' 'conv5_i_i_i52517_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1249 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_51" [autoencoder.cpp:39]   --->   Operation 1249 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1250 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [autoencoder.cpp:38]   --->   Operation 1250 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1251 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [autoencoder.cpp:38]   --->   Operation 1251 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1252 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [autoencoder.cpp:59]   --->   Operation 1252 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1253 [1/1] (0.00ns)   --->   "%rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin2" [autoencoder.cpp:59]   --->   Operation 1253 'specregionend' 'rend363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1254 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [autoencoder.cpp:59]   --->   Operation 1254 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1255 [1/1] (0.00ns)   --->   "%rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin4" [autoencoder.cpp:59]   --->   Operation 1255 'specregionend' 'rend359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1256 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [autoencoder.cpp:59]   --->   Operation 1256 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1257 [1/1] (0.00ns)   --->   "%rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin6" [autoencoder.cpp:59]   --->   Operation 1257 'specregionend' 'rend355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1258 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [autoencoder.cpp:59]   --->   Operation 1258 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1259 [1/1] (0.00ns)   --->   "%rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin8" [autoencoder.cpp:59]   --->   Operation 1259 'specregionend' 'rend349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1260 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [autoencoder.cpp:59]   --->   Operation 1260 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1261 [1/1] (0.00ns)   --->   "%rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin" [autoencoder.cpp:59]   --->   Operation 1261 'specregionend' 'rend345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1262 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [autoencoder.cpp:59]   --->   Operation 1262 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1263 [1/1] (0.00ns)   --->   "%rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin1" [autoencoder.cpp:59]   --->   Operation 1263 'specregionend' 'rend341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1264 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [autoencoder.cpp:59]   --->   Operation 1264 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1265 [1/1] (0.00ns)   --->   "%rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin3" [autoencoder.cpp:59]   --->   Operation 1265 'specregionend' 'rend337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1266 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [autoencoder.cpp:59]   --->   Operation 1266 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1267 [1/1] (0.00ns)   --->   "%rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin5" [autoencoder.cpp:59]   --->   Operation 1267 'specregionend' 'rend333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1268 [1/1] (0.00ns)   --->   "%current = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i52517_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1268 'bitconcatenate' 'current' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_6 = add i20 %add_ln71_2, i20 %add_ln71_3" [autoencoder.cpp:71]   --->   Operation 1269 'add' 'add_ln71_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1270 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_1 = add i20 %add_ln71_6, i20 %current" [autoencoder.cpp:71]   --->   Operation 1270 'add' 'current_1' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_1, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1271 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1272 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [autoencoder.cpp:59]   --->   Operation 1272 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln59_148 = sext i19 %mult_res_129" [autoencoder.cpp:59]   --->   Operation 1273 'sext' 'sext_ln59_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1274 [1/1] (0.00ns)   --->   "%rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin7" [autoencoder.cpp:59]   --->   Operation 1274 'specregionend' 'rend327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1275 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90" [autoencoder.cpp:59]   --->   Operation 1275 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln59_149 = sext i19 %mult_res_8" [autoencoder.cpp:59]   --->   Operation 1276 'sext' 'sext_ln59_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1277 [1/1] (0.00ns)   --->   "%rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin9" [autoencoder.cpp:59]   --->   Operation 1277 'specregionend' 'rend323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1278 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126" [autoencoder.cpp:59]   --->   Operation 1278 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1279 [1/1] (0.00ns)   --->   "%rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin10" [autoencoder.cpp:59]   --->   Operation 1279 'specregionend' 'rend319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127" [autoencoder.cpp:59]   --->   Operation 1280 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1281 [1/1] (0.00ns)   --->   "%rend315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin11" [autoencoder.cpp:59]   --->   Operation 1281 'specregionend' 'rend315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1282 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128" [autoencoder.cpp:59]   --->   Operation 1282 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1283 [1/1] (0.00ns)   --->   "%rend311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin12" [autoencoder.cpp:59]   --->   Operation 1283 'specregionend' 'rend311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1284 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129" [autoencoder.cpp:59]   --->   Operation 1284 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1285 [1/1] (0.00ns)   --->   "%rend305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin13" [autoencoder.cpp:59]   --->   Operation 1285 'specregionend' 'rend305' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1286 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [autoencoder.cpp:59]   --->   Operation 1286 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1287 [1/1] (0.00ns)   --->   "%rend301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin14" [autoencoder.cpp:59]   --->   Operation 1287 'specregionend' 'rend301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1288 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131" [autoencoder.cpp:59]   --->   Operation 1288 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1289 [1/1] (0.00ns)   --->   "%rend297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin15" [autoencoder.cpp:59]   --->   Operation 1289 'specregionend' 'rend297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1290 [1/1] (0.00ns)   --->   "%current_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_152616_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1290 'bitconcatenate' 'current_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_11 = add i20 %sext_ln59_148, i20 %sext_ln59_149" [autoencoder.cpp:71]   --->   Operation 1291 'add' 'add_ln71_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1292 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_14 = add i20 %add_ln71_13, i20 %add_ln71_11" [autoencoder.cpp:71]   --->   Operation 1292 'add' 'add_ln71_14' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_10 = add i20 %add_ln71_14, i20 %add_ln71_9" [autoencoder.cpp:71]   --->   Operation 1293 'add' 'add_ln71_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1294 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_3 = add i20 %add_ln71_10, i20 %current_2" [autoencoder.cpp:71]   --->   Operation 1294 'add' 'current_3' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1295 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_3, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1295 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1296 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [autoencoder.cpp:59]   --->   Operation 1296 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1297 [1/1] (0.00ns)   --->   "%rend293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin17" [autoencoder.cpp:59]   --->   Operation 1297 'specregionend' 'rend293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1298 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [autoencoder.cpp:59]   --->   Operation 1298 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1299 [1/1] (0.00ns)   --->   "%rend289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin18" [autoencoder.cpp:59]   --->   Operation 1299 'specregionend' 'rend289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1300 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [autoencoder.cpp:59]   --->   Operation 1300 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1301 [1/1] (0.00ns)   --->   "%rend283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin19" [autoencoder.cpp:59]   --->   Operation 1301 'specregionend' 'rend283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1302 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [autoencoder.cpp:59]   --->   Operation 1302 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1303 [1/1] (0.00ns)   --->   "%rend279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin20" [autoencoder.cpp:59]   --->   Operation 1303 'specregionend' 'rend279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1304 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [autoencoder.cpp:59]   --->   Operation 1304 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1305 [1/1] (0.00ns)   --->   "%rend275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin21" [autoencoder.cpp:59]   --->   Operation 1305 'specregionend' 'rend275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1306 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [autoencoder.cpp:59]   --->   Operation 1306 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1307 [1/1] (0.00ns)   --->   "%rend271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin23" [autoencoder.cpp:59]   --->   Operation 1307 'specregionend' 'rend271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1308 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [autoencoder.cpp:59]   --->   Operation 1308 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1309 [1/1] (0.00ns)   --->   "%rend267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin24" [autoencoder.cpp:59]   --->   Operation 1309 'specregionend' 'rend267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1310 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [autoencoder.cpp:59]   --->   Operation 1310 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1311 [1/1] (0.00ns)   --->   "%rend261 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin25" [autoencoder.cpp:59]   --->   Operation 1311 'specregionend' 'rend261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1312 [1/1] (0.00ns)   --->   "%current_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_252715_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1312 'bitconcatenate' 'current_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_22 = add i20 %add_ln71_18, i20 %add_ln71_19" [autoencoder.cpp:71]   --->   Operation 1313 'add' 'add_ln71_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1314 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_5 = add i20 %add_ln71_22, i20 %current_4" [autoencoder.cpp:71]   --->   Operation 1314 'add' 'current_5' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_5, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1315 'partselect' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1316 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [autoencoder.cpp:59]   --->   Operation 1316 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln59_156 = sext i19 %mult_res_131" [autoencoder.cpp:59]   --->   Operation 1317 'sext' 'sext_ln59_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1318 [1/1] (0.00ns)   --->   "%rend257 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin27" [autoencoder.cpp:59]   --->   Operation 1318 'specregionend' 'rend257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1319 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [autoencoder.cpp:59]   --->   Operation 1319 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1320 [1/1] (0.00ns)   --->   "%rend253 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin28" [autoencoder.cpp:59]   --->   Operation 1320 'specregionend' 'rend253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1321 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [autoencoder.cpp:59]   --->   Operation 1321 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln59_157 = sext i19 %mult_res_26" [autoencoder.cpp:59]   --->   Operation 1322 'sext' 'sext_ln59_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1323 [1/1] (0.00ns)   --->   "%rend249 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin29" [autoencoder.cpp:59]   --->   Operation 1323 'specregionend' 'rend249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1324 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125" [autoencoder.cpp:59]   --->   Operation 1324 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1325 [1/1] (0.00ns)   --->   "%rend245 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin31" [autoencoder.cpp:59]   --->   Operation 1325 'specregionend' 'rend245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1326 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124" [autoencoder.cpp:59]   --->   Operation 1326 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1327 [1/1] (0.00ns)   --->   "%rend237 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin32" [autoencoder.cpp:59]   --->   Operation 1327 'specregionend' 'rend237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1328 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98" [autoencoder.cpp:59]   --->   Operation 1328 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1329 [1/1] (0.00ns)   --->   "%rend233 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin33" [autoencoder.cpp:59]   --->   Operation 1329 'specregionend' 'rend233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1330 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123" [autoencoder.cpp:59]   --->   Operation 1330 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1331 [1/1] (0.00ns)   --->   "%rend229 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin35" [autoencoder.cpp:59]   --->   Operation 1331 'specregionend' 'rend229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1332 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122" [autoencoder.cpp:59]   --->   Operation 1332 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1333 [1/1] (0.00ns)   --->   "%rend225 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin36" [autoencoder.cpp:59]   --->   Operation 1333 'specregionend' 'rend225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1334 [1/1] (0.00ns)   --->   "%current_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_352814_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1334 'bitconcatenate' 'current_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_27 = add i20 %sext_ln59_156, i20 %sext_ln59_157" [autoencoder.cpp:71]   --->   Operation 1335 'add' 'add_ln71_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1336 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_30 = add i20 %add_ln71_29, i20 %add_ln71_27" [autoencoder.cpp:71]   --->   Operation 1336 'add' 'add_ln71_30' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_26 = add i20 %add_ln71_30, i20 %add_ln71_25" [autoencoder.cpp:71]   --->   Operation 1337 'add' 'add_ln71_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1338 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_7 = add i20 %add_ln71_26, i20 %current_6" [autoencoder.cpp:71]   --->   Operation 1338 'add' 'current_7' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_7, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1339 'partselect' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1340 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121" [autoencoder.cpp:59]   --->   Operation 1340 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1341 [1/1] (0.00ns)   --->   "%rend221 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin37" [autoencoder.cpp:59]   --->   Operation 1341 'specregionend' 'rend221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1342 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120" [autoencoder.cpp:59]   --->   Operation 1342 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1343 [1/1] (0.00ns)   --->   "%rend215 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin39" [autoencoder.cpp:59]   --->   Operation 1343 'specregionend' 'rend215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1344 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119" [autoencoder.cpp:59]   --->   Operation 1344 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1345 [1/1] (0.00ns)   --->   "%rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin41" [autoencoder.cpp:59]   --->   Operation 1345 'specregionend' 'rend211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1346 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [autoencoder.cpp:59]   --->   Operation 1346 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1347 [1/1] (0.00ns)   --->   "%rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin42" [autoencoder.cpp:59]   --->   Operation 1347 'specregionend' 'rend207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1348 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [autoencoder.cpp:59]   --->   Operation 1348 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1349 [1/1] (0.00ns)   --->   "%rend203 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin43" [autoencoder.cpp:59]   --->   Operation 1349 'specregionend' 'rend203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1350 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [autoencoder.cpp:59]   --->   Operation 1350 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1351 [1/1] (0.00ns)   --->   "%rend199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin45" [autoencoder.cpp:59]   --->   Operation 1351 'specregionend' 'rend199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1352 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [autoencoder.cpp:59]   --->   Operation 1352 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1353 [1/1] (0.00ns)   --->   "%rend193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin46" [autoencoder.cpp:59]   --->   Operation 1353 'specregionend' 'rend193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1354 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [autoencoder.cpp:59]   --->   Operation 1354 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1355 [1/1] (0.00ns)   --->   "%rend189 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin47" [autoencoder.cpp:59]   --->   Operation 1355 'specregionend' 'rend189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1356 [1/1] (0.00ns)   --->   "%current_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_452913_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1356 'bitconcatenate' 'current_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_35 = add i20 %mult_res_37, i20 %mult_res_38" [autoencoder.cpp:71]   --->   Operation 1357 'add' 'add_ln71_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1358 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_38 = add i20 %add_ln71_37, i20 %add_ln71_35" [autoencoder.cpp:71]   --->   Operation 1358 'add' 'add_ln71_38' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_34 = add i20 %add_ln71_38, i20 %add_ln71_32" [autoencoder.cpp:71]   --->   Operation 1359 'add' 'add_ln71_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1360 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_9 = add i20 %add_ln71_34, i20 %current_8" [autoencoder.cpp:71]   --->   Operation 1360 'add' 'current_9' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_9, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1361 'partselect' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1362 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [autoencoder.cpp:59]   --->   Operation 1362 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1363 [1/1] (0.00ns)   --->   "%rend185 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin49" [autoencoder.cpp:59]   --->   Operation 1363 'specregionend' 'rend185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1364 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [autoencoder.cpp:59]   --->   Operation 1364 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1365 [1/1] (0.00ns)   --->   "%rend181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin50" [autoencoder.cpp:59]   --->   Operation 1365 'specregionend' 'rend181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1366 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [autoencoder.cpp:59]   --->   Operation 1366 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1367 [1/1] (0.00ns)   --->   "%rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin51" [autoencoder.cpp:59]   --->   Operation 1367 'specregionend' 'rend177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1368 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130" [autoencoder.cpp:59]   --->   Operation 1368 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1369 [1/1] (0.00ns)   --->   "%rend171 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin53" [autoencoder.cpp:59]   --->   Operation 1369 'specregionend' 'rend171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1370 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [autoencoder.cpp:59]   --->   Operation 1370 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1371 [1/1] (0.00ns)   --->   "%rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin54" [autoencoder.cpp:59]   --->   Operation 1371 'specregionend' 'rend167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1372 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [autoencoder.cpp:59]   --->   Operation 1372 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1373 [1/1] (0.00ns)   --->   "%rend163 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin55" [autoencoder.cpp:59]   --->   Operation 1373 'specregionend' 'rend163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1374 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132" [autoencoder.cpp:59]   --->   Operation 1374 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1375 [1/1] (0.00ns)   --->   "%rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin57" [autoencoder.cpp:59]   --->   Operation 1375 'specregionend' 'rend159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1376 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [autoencoder.cpp:59]   --->   Operation 1376 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1377 [1/1] (0.00ns)   --->   "%rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin58" [autoencoder.cpp:59]   --->   Operation 1377 'specregionend' 'rend155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1378 [1/1] (0.00ns)   --->   "%current_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_553012_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1378 'bitconcatenate' 'current_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_43 = add i20 %mult_res_44, i20 %mult_res_45" [autoencoder.cpp:71]   --->   Operation 1379 'add' 'add_ln71_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1380 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_46 = add i20 %add_ln71_45, i20 %add_ln71_43" [autoencoder.cpp:71]   --->   Operation 1380 'add' 'add_ln71_46' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_42 = add i20 %add_ln71_46, i20 %add_ln71_40" [autoencoder.cpp:71]   --->   Operation 1381 'add' 'add_ln71_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1382 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_11 = add i20 %add_ln71_42, i20 %current_10" [autoencoder.cpp:71]   --->   Operation 1382 'add' 'current_11' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_11, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1383 'partselect' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1384 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [autoencoder.cpp:59]   --->   Operation 1384 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln59_164 = sext i19 %mult_res_134" [autoencoder.cpp:59]   --->   Operation 1385 'sext' 'sext_ln59_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1386 [1/1] (0.00ns)   --->   "%rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin59" [autoencoder.cpp:59]   --->   Operation 1386 'specregionend' 'rend149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1387 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105" [autoencoder.cpp:59]   --->   Operation 1387 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1388 [1/1] (0.00ns)   --->   "%rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin61" [autoencoder.cpp:59]   --->   Operation 1388 'specregionend' 'rend145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1389 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [autoencoder.cpp:59]   --->   Operation 1389 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln59_165 = sext i19 %mult_res_50" [autoencoder.cpp:59]   --->   Operation 1390 'sext' 'sext_ln59_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (0.00ns)   --->   "%rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin62" [autoencoder.cpp:59]   --->   Operation 1391 'specregionend' 'rend141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1392 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [autoencoder.cpp:59]   --->   Operation 1392 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1393 [1/1] (0.00ns)   --->   "%rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin63" [autoencoder.cpp:59]   --->   Operation 1393 'specregionend' 'rend137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1394 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [autoencoder.cpp:59]   --->   Operation 1394 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1395 [1/1] (0.00ns)   --->   "%rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin64" [autoencoder.cpp:59]   --->   Operation 1395 'specregionend' 'rend133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1396 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [autoencoder.cpp:59]   --->   Operation 1396 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1397 [1/1] (0.00ns)   --->   "%rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin65" [autoencoder.cpp:59]   --->   Operation 1397 'specregionend' 'rend127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1398 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [autoencoder.cpp:59]   --->   Operation 1398 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1399 [1/1] (0.00ns)   --->   "%rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin67" [autoencoder.cpp:59]   --->   Operation 1399 'specregionend' 'rend123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1400 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [autoencoder.cpp:59]   --->   Operation 1400 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1401 [1/1] (0.00ns)   --->   "%rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin68" [autoencoder.cpp:59]   --->   Operation 1401 'specregionend' 'rend119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1402 [1/1] (0.00ns)   --->   "%current_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_653111_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1402 'bitconcatenate' 'current_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_51 = add i20 %sext_ln59_164, i20 %sext_ln59_165" [autoencoder.cpp:71]   --->   Operation 1403 'add' 'add_ln71_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1404 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_54 = add i20 %add_ln71_53, i20 %add_ln71_51" [autoencoder.cpp:71]   --->   Operation 1404 'add' 'add_ln71_54' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_50 = add i20 %add_ln71_54, i20 %add_ln71_49" [autoencoder.cpp:71]   --->   Operation 1405 'add' 'add_ln71_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1406 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_13 = add i20 %add_ln71_50, i20 %current_12" [autoencoder.cpp:71]   --->   Operation 1406 'add' 'current_13' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_13, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1407 'partselect' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1408 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [autoencoder.cpp:59]   --->   Operation 1408 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1409 [1/1] (0.00ns)   --->   "%rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin69" [autoencoder.cpp:59]   --->   Operation 1409 'specregionend' 'rend115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1410 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [autoencoder.cpp:59]   --->   Operation 1410 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1411 [1/1] (0.00ns)   --->   "%rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin71" [autoencoder.cpp:59]   --->   Operation 1411 'specregionend' 'rend111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1412 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [autoencoder.cpp:59]   --->   Operation 1412 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1413 [1/1] (0.00ns)   --->   "%rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin72" [autoencoder.cpp:59]   --->   Operation 1413 'specregionend' 'rend105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1414 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [autoencoder.cpp:59]   --->   Operation 1414 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1415 [1/1] (0.00ns)   --->   "%rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin73" [autoencoder.cpp:59]   --->   Operation 1415 'specregionend' 'rend101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1416 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [autoencoder.cpp:59]   --->   Operation 1416 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1417 [1/1] (0.00ns)   --->   "%rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin75" [autoencoder.cpp:59]   --->   Operation 1417 'specregionend' 'rend97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1418 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [autoencoder.cpp:59]   --->   Operation 1418 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1419 [1/1] (0.00ns)   --->   "%rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin76" [autoencoder.cpp:59]   --->   Operation 1419 'specregionend' 'rend93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1420 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [autoencoder.cpp:59]   --->   Operation 1420 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1421 [1/1] (0.00ns)   --->   "%rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin77" [autoencoder.cpp:59]   --->   Operation 1421 'specregionend' 'rend89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1422 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [autoencoder.cpp:59]   --->   Operation 1422 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1423 [1/1] (0.00ns)   --->   "%rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin79" [autoencoder.cpp:59]   --->   Operation 1423 'specregionend' 'rend83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1424 [1/1] (0.00ns)   --->   "%current_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_753210_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1424 'bitconcatenate' 'current_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_62 = add i20 %add_ln71_58, i20 %add_ln71_61" [autoencoder.cpp:71]   --->   Operation 1425 'add' 'add_ln71_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1426 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_15 = add i20 %add_ln71_62, i20 %current_14" [autoencoder.cpp:71]   --->   Operation 1426 'add' 'current_15' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln72_7 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_15, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1427 'partselect' 'trunc_ln72_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1428 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [autoencoder.cpp:59]   --->   Operation 1428 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1429 [1/1] (0.00ns)   --->   "%rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin78" [autoencoder.cpp:59]   --->   Operation 1429 'specregionend' 'rend79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1430 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [autoencoder.cpp:59]   --->   Operation 1430 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln59_171 = sext i19 %mult_res_65" [autoencoder.cpp:59]   --->   Operation 1431 'sext' 'sext_ln59_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1432 [1/1] (0.00ns)   --->   "%rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin74" [autoencoder.cpp:59]   --->   Operation 1432 'specregionend' 'rend75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1433 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [autoencoder.cpp:59]   --->   Operation 1433 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1434 [1/1] (0.00ns)   --->   "%rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin70" [autoencoder.cpp:59]   --->   Operation 1434 'specregionend' 'rend71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1435 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [autoencoder.cpp:59]   --->   Operation 1435 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln59_172 = sext i19 %mult_res_67" [autoencoder.cpp:59]   --->   Operation 1436 'sext' 'sext_ln59_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1437 [1/1] (0.00ns)   --->   "%rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin66" [autoencoder.cpp:59]   --->   Operation 1437 'specregionend' 'rend67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1438 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [autoencoder.cpp:59]   --->   Operation 1438 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1439 [1/1] (0.00ns)   --->   "%rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin60" [autoencoder.cpp:59]   --->   Operation 1439 'specregionend' 'rend61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1440 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [autoencoder.cpp:59]   --->   Operation 1440 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1441 [1/1] (0.00ns)   --->   "%rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin56" [autoencoder.cpp:59]   --->   Operation 1441 'specregionend' 'rend57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1442 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [autoencoder.cpp:59]   --->   Operation 1442 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1443 [1/1] (0.00ns)   --->   "%rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin52" [autoencoder.cpp:59]   --->   Operation 1443 'specregionend' 'rend53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1444 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [autoencoder.cpp:59]   --->   Operation 1444 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1445 [1/1] (0.00ns)   --->   "%rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin48" [autoencoder.cpp:59]   --->   Operation 1445 'specregionend' 'rend49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1446 [1/1] (0.00ns)   --->   "%current_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_85339_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1446 'bitconcatenate' 'current_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_67 = add i20 %sext_ln59_171, i20 %sext_ln59_172" [autoencoder.cpp:71]   --->   Operation 1447 'add' 'add_ln71_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1448 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_70 = add i20 %add_ln71_69, i20 %add_ln71_67" [autoencoder.cpp:71]   --->   Operation 1448 'add' 'add_ln71_70' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_66 = add i20 %add_ln71_70, i20 %add_ln71_64" [autoencoder.cpp:71]   --->   Operation 1449 'add' 'add_ln71_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1450 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_17 = add i20 %add_ln71_66, i20 %current_16" [autoencoder.cpp:71]   --->   Operation 1450 'add' 'current_17' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln72_8 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_17, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1451 'partselect' 'trunc_ln72_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1452 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [autoencoder.cpp:59]   --->   Operation 1452 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1453 [1/1] (0.00ns)   --->   "%rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin44" [autoencoder.cpp:59]   --->   Operation 1453 'specregionend' 'rend45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1454 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [autoencoder.cpp:59]   --->   Operation 1454 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1455 [1/1] (0.00ns)   --->   "%rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin38" [autoencoder.cpp:59]   --->   Operation 1455 'specregionend' 'rend39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1456 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [autoencoder.cpp:59]   --->   Operation 1456 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1457 [1/1] (0.00ns)   --->   "%rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin34" [autoencoder.cpp:59]   --->   Operation 1457 'specregionend' 'rend35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1458 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [autoencoder.cpp:59]   --->   Operation 1458 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1459 [1/1] (0.00ns)   --->   "%rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin30" [autoencoder.cpp:59]   --->   Operation 1459 'specregionend' 'rend31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1460 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [autoencoder.cpp:59]   --->   Operation 1460 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1461 [1/1] (0.00ns)   --->   "%rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin26" [autoencoder.cpp:59]   --->   Operation 1461 'specregionend' 'rend27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1462 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [autoencoder.cpp:59]   --->   Operation 1462 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1463 [1/1] (0.00ns)   --->   "%rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin22" [autoencoder.cpp:59]   --->   Operation 1463 'specregionend' 'rend23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1464 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [autoencoder.cpp:59]   --->   Operation 1464 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1465 [1/1] (0.00ns)   --->   "%rend525 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin80" [autoencoder.cpp:59]   --->   Operation 1465 'specregionend' 'rend525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1466 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [autoencoder.cpp:59]   --->   Operation 1466 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1467 [1/1] (0.00ns)   --->   "%rend521 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin81" [autoencoder.cpp:59]   --->   Operation 1467 'specregionend' 'rend521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1468 [1/1] (0.00ns)   --->   "%current_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_95348_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1468 'bitconcatenate' 'current_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_75 = add i20 %mult_res_78, i20 %mult_res_79" [autoencoder.cpp:71]   --->   Operation 1469 'add' 'add_ln71_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1470 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_78 = add i20 %add_ln71_77, i20 %add_ln71_75" [autoencoder.cpp:71]   --->   Operation 1470 'add' 'add_ln71_78' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_74 = add i20 %add_ln71_78, i20 %add_ln71_72" [autoencoder.cpp:71]   --->   Operation 1471 'add' 'add_ln71_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1472 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_19 = add i20 %add_ln71_74, i20 %current_18" [autoencoder.cpp:71]   --->   Operation 1472 'add' 'current_19' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln72_9 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_19, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1473 'partselect' 'trunc_ln72_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1474 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [autoencoder.cpp:59]   --->   Operation 1474 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln59_179 = sext i19 %mult_res_138" [autoencoder.cpp:59]   --->   Operation 1475 'sext' 'sext_ln59_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1476 [1/1] (0.00ns)   --->   "%rend517 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin82" [autoencoder.cpp:59]   --->   Operation 1476 'specregionend' 'rend517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1477 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [autoencoder.cpp:59]   --->   Operation 1477 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1478 [1/1] (0.00ns)   --->   "%rend513 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin83" [autoencoder.cpp:59]   --->   Operation 1478 'specregionend' 'rend513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1479 [1/1] (0.00ns)   --->   "%rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [autoencoder.cpp:59]   --->   Operation 1479 'specregionbegin' 'rbegin85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1480 [1/1] (0.00ns)   --->   "%rend509 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin85" [autoencoder.cpp:59]   --->   Operation 1480 'specregionend' 'rend509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1481 [1/1] (0.00ns)   --->   "%rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [autoencoder.cpp:59]   --->   Operation 1481 'specregionbegin' 'rbegin86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1482 [1/1] (0.00ns)   --->   "%rend503 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin86" [autoencoder.cpp:59]   --->   Operation 1482 'specregionend' 'rend503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1483 [1/1] (0.00ns)   --->   "%rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [autoencoder.cpp:59]   --->   Operation 1483 'specregionbegin' 'rbegin87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1484 [1/1] (0.00ns)   --->   "%rend499 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin87" [autoencoder.cpp:59]   --->   Operation 1484 'specregionend' 'rend499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1485 [1/1] (0.00ns)   --->   "%rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [autoencoder.cpp:59]   --->   Operation 1485 'specregionbegin' 'rbegin88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1486 [1/1] (0.00ns)   --->   "%rend495 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin88" [autoencoder.cpp:59]   --->   Operation 1486 'specregionend' 'rend495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1487 [1/1] (0.00ns)   --->   "%rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [autoencoder.cpp:59]   --->   Operation 1487 'specregionbegin' 'rbegin89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1488 [1/1] (0.00ns)   --->   "%rend491 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin89" [autoencoder.cpp:59]   --->   Operation 1488 'specregionend' 'rend491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1489 [1/1] (0.00ns)   --->   "%rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [autoencoder.cpp:59]   --->   Operation 1489 'specregionbegin' 'rbegin90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1490 [1/1] (0.00ns)   --->   "%rend487 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin90" [autoencoder.cpp:59]   --->   Operation 1490 'specregionend' 'rend487' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1491 [1/1] (0.00ns)   --->   "%current_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_105357_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1491 'bitconcatenate' 'current_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_82 = add i20 %add_ln71_81, i20 %add_ln71_80" [autoencoder.cpp:71]   --->   Operation 1492 'add' 'add_ln71_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_83 = add i20 %current_20, i20 %sext_ln59_179" [autoencoder.cpp:71]   --->   Operation 1493 'add' 'add_ln71_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1494 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_86 = add i20 %add_ln71_85, i20 %add_ln71_83" [autoencoder.cpp:71]   --->   Operation 1494 'add' 'add_ln71_86' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1495 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_21 = add i20 %add_ln71_86, i20 %add_ln71_82" [autoencoder.cpp:71]   --->   Operation 1495 'add' 'current_21' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln72_s = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_21, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1496 'partselect' 'trunc_ln72_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1497 [1/1] (0.00ns)   --->   "%rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [autoencoder.cpp:59]   --->   Operation 1497 'specregionbegin' 'rbegin91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1498 [1/1] (0.00ns)   --->   "%rend481 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin91" [autoencoder.cpp:59]   --->   Operation 1498 'specregionend' 'rend481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1499 [1/1] (0.00ns)   --->   "%rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [autoencoder.cpp:59]   --->   Operation 1499 'specregionbegin' 'rbegin92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1500 [1/1] (0.00ns)   --->   "%rend477 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin92" [autoencoder.cpp:59]   --->   Operation 1500 'specregionend' 'rend477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1501 [1/1] (0.00ns)   --->   "%rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [autoencoder.cpp:59]   --->   Operation 1501 'specregionbegin' 'rbegin93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1502 [1/1] (0.00ns)   --->   "%rend473 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin93" [autoencoder.cpp:59]   --->   Operation 1502 'specregionend' 'rend473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1503 [1/1] (0.00ns)   --->   "%rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [autoencoder.cpp:59]   --->   Operation 1503 'specregionbegin' 'rbegin94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1504 [1/1] (0.00ns)   --->   "%rend469 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin94" [autoencoder.cpp:59]   --->   Operation 1504 'specregionend' 'rend469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1505 [1/1] (0.00ns)   --->   "%rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [autoencoder.cpp:59]   --->   Operation 1505 'specregionbegin' 'rbegin95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1506 [1/1] (0.00ns)   --->   "%rend465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin95" [autoencoder.cpp:59]   --->   Operation 1506 'specregionend' 'rend465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1507 [1/1] (0.00ns)   --->   "%rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [autoencoder.cpp:59]   --->   Operation 1507 'specregionbegin' 'rbegin96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1508 [1/1] (0.00ns)   --->   "%rend459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin96" [autoencoder.cpp:59]   --->   Operation 1508 'specregionend' 'rend459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1509 [1/1] (0.00ns)   --->   "%rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [autoencoder.cpp:59]   --->   Operation 1509 'specregionbegin' 'rbegin97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1510 [1/1] (0.00ns)   --->   "%rend455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin97" [autoencoder.cpp:59]   --->   Operation 1510 'specregionend' 'rend455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1511 [1/1] (0.00ns)   --->   "%rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [autoencoder.cpp:59]   --->   Operation 1511 'specregionbegin' 'rbegin98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1512 [1/1] (0.00ns)   --->   "%rend451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin98" [autoencoder.cpp:59]   --->   Operation 1512 'specregionend' 'rend451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1513 [1/1] (0.00ns)   --->   "%current_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_115366_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1513 'bitconcatenate' 'current_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1514 [1/1] (2.19ns)   --->   "%add_ln71_88 = add i20 %mult_res_139, i20 %current_22" [autoencoder.cpp:71]   --->   Operation 1514 'add' 'add_ln71_88' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_90 = add i20 %add_ln71_89, i20 %add_ln71_88" [autoencoder.cpp:71]   --->   Operation 1515 'add' 'add_ln71_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_91 = add i20 %mult_res_92, i20 %mult_res_94" [autoencoder.cpp:71]   --->   Operation 1516 'add' 'add_ln71_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1517 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_94 = add i20 %add_ln71_93, i20 %add_ln71_91" [autoencoder.cpp:71]   --->   Operation 1517 'add' 'add_ln71_94' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1518 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_23 = add i20 %add_ln71_94, i20 %add_ln71_90" [autoencoder.cpp:71]   --->   Operation 1518 'add' 'current_23' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln72_10 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_23, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1519 'partselect' 'trunc_ln72_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1520 [1/1] (0.00ns)   --->   "%rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [autoencoder.cpp:59]   --->   Operation 1520 'specregionbegin' 'rbegin99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1521 [1/1] (0.00ns)   --->   "%rend447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin99" [autoencoder.cpp:59]   --->   Operation 1521 'specregionend' 'rend447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1522 [1/1] (0.00ns)   --->   "%rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [autoencoder.cpp:59]   --->   Operation 1522 'specregionbegin' 'rbegin100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1523 [1/1] (0.00ns)   --->   "%rend443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin100" [autoencoder.cpp:59]   --->   Operation 1523 'specregionend' 'rend443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1524 [1/1] (0.00ns)   --->   "%rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [autoencoder.cpp:59]   --->   Operation 1524 'specregionbegin' 'rbegin101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1525 [1/1] (0.00ns)   --->   "%rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin101" [autoencoder.cpp:59]   --->   Operation 1525 'specregionend' 'rend437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1526 [1/1] (0.00ns)   --->   "%rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [autoencoder.cpp:59]   --->   Operation 1526 'specregionbegin' 'rbegin102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1527 [1/1] (0.00ns)   --->   "%rend433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin102" [autoencoder.cpp:59]   --->   Operation 1527 'specregionend' 'rend433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1528 [1/1] (0.00ns)   --->   "%rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [autoencoder.cpp:59]   --->   Operation 1528 'specregionbegin' 'rbegin103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1529 [1/1] (0.00ns)   --->   "%rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin103" [autoencoder.cpp:59]   --->   Operation 1529 'specregionend' 'rend429' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1530 [1/1] (0.00ns)   --->   "%rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [autoencoder.cpp:59]   --->   Operation 1530 'specregionbegin' 'rbegin104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1531 [1/1] (0.00ns)   --->   "%rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin104" [autoencoder.cpp:59]   --->   Operation 1531 'specregionend' 'rend425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1532 [1/1] (0.00ns)   --->   "%rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [autoencoder.cpp:59]   --->   Operation 1532 'specregionbegin' 'rbegin105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1533 [1/1] (0.00ns)   --->   "%rend421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin105" [autoencoder.cpp:59]   --->   Operation 1533 'specregionend' 'rend421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1534 [1/1] (0.00ns)   --->   "%rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [autoencoder.cpp:59]   --->   Operation 1534 'specregionbegin' 'rbegin106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1535 [1/1] (0.00ns)   --->   "%rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin106" [autoencoder.cpp:59]   --->   Operation 1535 'specregionend' 'rend415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1536 [1/1] (0.00ns)   --->   "%current_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_125375_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1536 'bitconcatenate' 'current_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1537 [1/1] (2.19ns)   --->   "%add_ln71_96 = add i20 %mult_res_140, i20 %current_24" [autoencoder.cpp:71]   --->   Operation 1537 'add' 'add_ln71_96' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_98 = add i20 %add_ln71_97, i20 %add_ln71_96" [autoencoder.cpp:71]   --->   Operation 1538 'add' 'add_ln71_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_99 = add i20 %mult_res_99, i20 %mult_res_101" [autoencoder.cpp:71]   --->   Operation 1539 'add' 'add_ln71_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1540 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_102 = add i20 %add_ln71_101, i20 %add_ln71_99" [autoencoder.cpp:71]   --->   Operation 1540 'add' 'add_ln71_102' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1541 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_25 = add i20 %add_ln71_102, i20 %add_ln71_98" [autoencoder.cpp:71]   --->   Operation 1541 'add' 'current_25' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln72_11 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_25, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1542 'partselect' 'trunc_ln72_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1543 [1/1] (0.00ns)   --->   "%rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [autoencoder.cpp:59]   --->   Operation 1543 'specregionbegin' 'rbegin107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1544 [1/1] (0.00ns)   --->   "%rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin107" [autoencoder.cpp:59]   --->   Operation 1544 'specregionend' 'rend411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1545 [1/1] (0.00ns)   --->   "%rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [autoencoder.cpp:59]   --->   Operation 1545 'specregionbegin' 'rbegin108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1546 [1/1] (0.00ns)   --->   "%rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin108" [autoencoder.cpp:59]   --->   Operation 1546 'specregionend' 'rend407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1547 [1/1] (0.00ns)   --->   "%rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [autoencoder.cpp:59]   --->   Operation 1547 'specregionbegin' 'rbegin109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1548 [1/1] (0.00ns)   --->   "%rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin109" [autoencoder.cpp:59]   --->   Operation 1548 'specregionend' 'rend403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1549 [1/1] (0.00ns)   --->   "%rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [autoencoder.cpp:59]   --->   Operation 1549 'specregionbegin' 'rbegin110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1550 [1/1] (0.00ns)   --->   "%rend399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin110" [autoencoder.cpp:59]   --->   Operation 1550 'specregionend' 'rend399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1551 [1/1] (0.00ns)   --->   "%rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [autoencoder.cpp:59]   --->   Operation 1551 'specregionbegin' 'rbegin111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1552 [1/1] (0.00ns)   --->   "%rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin111" [autoencoder.cpp:59]   --->   Operation 1552 'specregionend' 'rend393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1553 [1/1] (0.00ns)   --->   "%rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [autoencoder.cpp:59]   --->   Operation 1553 'specregionbegin' 'rbegin112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1554 [1/1] (0.00ns)   --->   "%rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin112" [autoencoder.cpp:59]   --->   Operation 1554 'specregionend' 'rend389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1555 [1/1] (0.00ns)   --->   "%rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [autoencoder.cpp:59]   --->   Operation 1555 'specregionbegin' 'rbegin113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1556 [1/1] (0.00ns)   --->   "%rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin113" [autoencoder.cpp:59]   --->   Operation 1556 'specregionend' 'rend385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1557 [1/1] (0.00ns)   --->   "%rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [autoencoder.cpp:59]   --->   Operation 1557 'specregionbegin' 'rbegin114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1558 [1/1] (0.00ns)   --->   "%rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin114" [autoencoder.cpp:59]   --->   Operation 1558 'specregionend' 'rend381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1559 [1/1] (0.00ns)   --->   "%current_26 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_135384_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1559 'bitconcatenate' 'current_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_106 = add i20 %add_ln71_105, i20 %add_ln71_104" [autoencoder.cpp:71]   --->   Operation 1560 'add' 'add_ln71_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_107 = add i20 %mult_res_110, i20 %current_26" [autoencoder.cpp:71]   --->   Operation 1561 'add' 'add_ln71_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1562 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_110 = add i20 %add_ln71_109, i20 %add_ln71_107" [autoencoder.cpp:71]   --->   Operation 1562 'add' 'add_ln71_110' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1563 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_27 = add i20 %add_ln71_110, i20 %add_ln71_106" [autoencoder.cpp:71]   --->   Operation 1563 'add' 'current_27' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln72_12 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_27, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1564 'partselect' 'trunc_ln72_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1565 [1/1] (0.00ns)   --->   "%rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [autoencoder.cpp:59]   --->   Operation 1565 'specregionbegin' 'rbegin115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln59_191 = sext i19 %mult_res_142" [autoencoder.cpp:59]   --->   Operation 1566 'sext' 'sext_ln59_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1567 [1/1] (0.00ns)   --->   "%rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin115" [autoencoder.cpp:59]   --->   Operation 1567 'specregionend' 'rend377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1568 [1/1] (0.00ns)   --->   "%rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [autoencoder.cpp:59]   --->   Operation 1568 'specregionbegin' 'rbegin116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln59_192 = sext i19 %mult_res_113" [autoencoder.cpp:59]   --->   Operation 1569 'sext' 'sext_ln59_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1570 [1/1] (0.00ns)   --->   "%rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin116" [autoencoder.cpp:59]   --->   Operation 1570 'specregionend' 'rend371' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1571 [1/1] (0.00ns)   --->   "%rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [autoencoder.cpp:59]   --->   Operation 1571 'specregionbegin' 'rbegin117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln59_193 = sext i19 %mult_res_114" [autoencoder.cpp:59]   --->   Operation 1572 'sext' 'sext_ln59_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1573 [1/1] (0.00ns)   --->   "%rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin117" [autoencoder.cpp:59]   --->   Operation 1573 'specregionend' 'rend367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1574 [1/1] (0.00ns)   --->   "%rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [autoencoder.cpp:59]   --->   Operation 1574 'specregionbegin' 'rbegin118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1575 [1/1] (0.00ns)   --->   "%rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin118" [autoencoder.cpp:59]   --->   Operation 1575 'specregionend' 'rend351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1576 [1/1] (0.00ns)   --->   "%rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [autoencoder.cpp:59]   --->   Operation 1576 'specregionbegin' 'rbegin119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1577 [1/1] (0.00ns)   --->   "%rend307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin119" [autoencoder.cpp:59]   --->   Operation 1577 'specregionend' 'rend307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1578 [1/1] (0.00ns)   --->   "%rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [autoencoder.cpp:59]   --->   Operation 1578 'specregionbegin' 'rbegin120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1579 [1/1] (0.00ns)   --->   "%rend263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin120" [autoencoder.cpp:59]   --->   Operation 1579 'specregionend' 'rend263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1580 [1/1] (0.00ns)   --->   "%rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [autoencoder.cpp:59]   --->   Operation 1580 'specregionbegin' 'rbegin121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1581 [1/1] (0.00ns)   --->   "%rend217 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin121" [autoencoder.cpp:59]   --->   Operation 1581 'specregionend' 'rend217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1582 [1/1] (0.00ns)   --->   "%rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [autoencoder.cpp:59]   --->   Operation 1582 'specregionbegin' 'rbegin122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1583 [1/1] (0.00ns)   --->   "%rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin122" [autoencoder.cpp:59]   --->   Operation 1583 'specregionend' 'rend173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1584 [1/1] (0.00ns)   --->   "%current_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_145393_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1584 'bitconcatenate' 'current_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1585 [1/1] (2.19ns)   --->   "%add_ln71_113 = add i20 %current_28, i20 %sext_ln59_191" [autoencoder.cpp:71]   --->   Operation 1585 'add' 'add_ln71_113' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_114 = add i20 %add_ln71_113, i20 %add_ln71_112" [autoencoder.cpp:71]   --->   Operation 1586 'add' 'add_ln71_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_115 = add i20 %sext_ln59_192, i20 %sext_ln59_193" [autoencoder.cpp:71]   --->   Operation 1587 'add' 'add_ln71_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1588 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_118 = add i20 %add_ln71_117, i20 %add_ln71_115" [autoencoder.cpp:71]   --->   Operation 1588 'add' 'add_ln71_118' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1589 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_29 = add i20 %add_ln71_118, i20 %add_ln71_114" [autoencoder.cpp:71]   --->   Operation 1589 'add' 'current_29' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln72_13 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_29, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1590 'partselect' 'trunc_ln72_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1591 [1/1] (0.00ns)   --->   "%rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [autoencoder.cpp:59]   --->   Operation 1591 'specregionbegin' 'rbegin123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1592 [1/1] (0.00ns)   --->   "%rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin123" [autoencoder.cpp:59]   --->   Operation 1592 'specregionend' 'rend129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1593 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [autoencoder.cpp:59]   --->   Operation 1593 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln59_197 = sext i19 %mult_res_121" [autoencoder.cpp:59]   --->   Operation 1594 'sext' 'sext_ln59_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1595 [1/1] (0.00ns)   --->   "%rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin84" [autoencoder.cpp:59]   --->   Operation 1595 'specregionend' 'rend85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1596 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [autoencoder.cpp:59]   --->   Operation 1596 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1597 [1/1] (0.00ns)   --->   "%rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin40" [autoencoder.cpp:59]   --->   Operation 1597 'specregionend' 'rend41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1598 [1/1] (0.00ns)   --->   "%rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [autoencoder.cpp:59]   --->   Operation 1598 'specregionbegin' 'rbegin124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1599 [1/1] (0.00ns)   --->   "%rend505 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin124" [autoencoder.cpp:59]   --->   Operation 1599 'specregionend' 'rend505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1600 [1/1] (0.00ns)   --->   "%rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [autoencoder.cpp:59]   --->   Operation 1600 'specregionbegin' 'rbegin125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1601 [1/1] (0.00ns)   --->   "%rend461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin125" [autoencoder.cpp:59]   --->   Operation 1601 'specregionend' 'rend461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1602 [1/1] (0.00ns)   --->   "%rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [autoencoder.cpp:59]   --->   Operation 1602 'specregionbegin' 'rbegin126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1603 [1/1] (0.00ns)   --->   "%rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin126" [autoencoder.cpp:59]   --->   Operation 1603 'specregionend' 'rend417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1604 [1/1] (0.00ns)   --->   "%rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [autoencoder.cpp:59]   --->   Operation 1604 'specregionbegin' 'rbegin127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1605 [1/1] (0.00ns)   --->   "%rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin127" [autoencoder.cpp:59]   --->   Operation 1605 'specregionend' 'rend373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1606 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [autoencoder.cpp:59]   --->   Operation 1606 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1607 [1/1] (0.00ns)   --->   "%rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin16" [autoencoder.cpp:59]   --->   Operation 1607 'specregionend' 'rend17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1608 [1/1] (0.00ns)   --->   "%current_30 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_155402_load, i4 0" [autoencoder.cpp:70]   --->   Operation 1608 'bitconcatenate' 'current_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1609 [1/1] (2.19ns)   --->   "%add_ln71_120 = add i20 %mult_res_143, i20 %current_30" [autoencoder.cpp:71]   --->   Operation 1609 'add' 'add_ln71_120' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_122 = add i20 %add_ln71_121, i20 %add_ln71_120" [autoencoder.cpp:71]   --->   Operation 1610 'add' 'add_ln71_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_123 = add i20 %mult_res_125, i20 %sext_ln59_197" [autoencoder.cpp:71]   --->   Operation 1611 'add' 'add_ln71_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1612 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln71_126 = add i20 %add_ln71_125, i20 %add_ln71_123" [autoencoder.cpp:71]   --->   Operation 1612 'add' 'add_ln71_126' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1613 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%current_31 = add i20 %add_ln71_126, i20 %add_ln71_122" [autoencoder.cpp:71]   --->   Operation 1613 'add' 'current_31' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln72_14 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_31, i32 4, i32 19" [autoencoder.cpp:72]   --->   Operation 1614 'partselect' 'trunc_ln72_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1615 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln, i16 %conv5_i_i_i52517" [autoencoder.cpp:72]   --->   Operation 1615 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1616 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_1, i16 %conv5_i_i_i_152616" [autoencoder.cpp:72]   --->   Operation 1616 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1617 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_2, i16 %conv5_i_i_i_252715" [autoencoder.cpp:72]   --->   Operation 1617 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1618 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_3, i16 %conv5_i_i_i_352814" [autoencoder.cpp:72]   --->   Operation 1618 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1619 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_4, i16 %conv5_i_i_i_452913" [autoencoder.cpp:72]   --->   Operation 1619 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1620 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_5, i16 %conv5_i_i_i_553012" [autoencoder.cpp:72]   --->   Operation 1620 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1621 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_6, i16 %conv5_i_i_i_653111" [autoencoder.cpp:72]   --->   Operation 1621 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1622 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_7, i16 %conv5_i_i_i_753210" [autoencoder.cpp:72]   --->   Operation 1622 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1623 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_8, i16 %conv5_i_i_i_85339" [autoencoder.cpp:72]   --->   Operation 1623 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1624 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_9, i16 %conv5_i_i_i_95348" [autoencoder.cpp:72]   --->   Operation 1624 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1625 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_s, i16 %conv5_i_i_i_105357" [autoencoder.cpp:72]   --->   Operation 1625 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1626 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_10, i16 %conv5_i_i_i_115366" [autoencoder.cpp:72]   --->   Operation 1626 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1627 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_11, i16 %conv5_i_i_i_125375" [autoencoder.cpp:72]   --->   Operation 1627 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1628 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_12, i16 %conv5_i_i_i_135384" [autoencoder.cpp:72]   --->   Operation 1628 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1629 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_13, i16 %conv5_i_i_i_145393" [autoencoder.cpp:72]   --->   Operation 1629 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 1630 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %trunc_ln72_14, i16 %conv5_i_i_i_155402" [autoencoder.cpp:72]   --->   Operation 1630 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 1631 [1/1] (2.07ns)   --->   "%icmp_ln8 = icmp_sgt  i16 %trunc_ln, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1631 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1632 [1/1] (2.07ns)   --->   "%icmp_ln8_1 = icmp_sgt  i16 %trunc_ln72_1, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1632 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1633 [1/1] (2.07ns)   --->   "%icmp_ln8_2 = icmp_sgt  i16 %trunc_ln72_2, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1633 'icmp' 'icmp_ln8_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1634 [1/1] (2.07ns)   --->   "%icmp_ln8_3 = icmp_sgt  i16 %trunc_ln72_3, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1634 'icmp' 'icmp_ln8_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1635 [1/1] (2.07ns)   --->   "%icmp_ln8_4 = icmp_sgt  i16 %trunc_ln72_4, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1635 'icmp' 'icmp_ln8_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1636 [1/1] (2.07ns)   --->   "%icmp_ln8_5 = icmp_sgt  i16 %trunc_ln72_5, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1636 'icmp' 'icmp_ln8_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1637 [1/1] (2.07ns)   --->   "%icmp_ln8_6 = icmp_sgt  i16 %trunc_ln72_6, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1637 'icmp' 'icmp_ln8_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1638 [1/1] (2.07ns)   --->   "%icmp_ln8_7 = icmp_sgt  i16 %trunc_ln72_7, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1638 'icmp' 'icmp_ln8_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1639 [1/1] (2.07ns)   --->   "%icmp_ln8_8 = icmp_sgt  i16 %trunc_ln72_8, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1639 'icmp' 'icmp_ln8_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1640 [1/1] (2.07ns)   --->   "%icmp_ln8_9 = icmp_sgt  i16 %trunc_ln72_9, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1640 'icmp' 'icmp_ln8_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1641 [1/1] (2.07ns)   --->   "%icmp_ln8_10 = icmp_sgt  i16 %trunc_ln72_s, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1641 'icmp' 'icmp_ln8_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1642 [1/1] (2.07ns)   --->   "%icmp_ln8_11 = icmp_sgt  i16 %trunc_ln72_10, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1642 'icmp' 'icmp_ln8_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1643 [1/1] (2.07ns)   --->   "%icmp_ln8_12 = icmp_sgt  i16 %trunc_ln72_11, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1643 'icmp' 'icmp_ln8_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1644 [1/1] (2.07ns)   --->   "%icmp_ln8_13 = icmp_sgt  i16 %trunc_ln72_12, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1644 'icmp' 'icmp_ln8_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1645 [1/1] (2.07ns)   --->   "%icmp_ln8_14 = icmp_sgt  i16 %trunc_ln72_13, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1645 'icmp' 'icmp_ln8_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1646 [1/1] (2.07ns)   --->   "%icmp_ln8_15 = icmp_sgt  i16 %trunc_ln72_14, i16 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1646 'icmp' 'icmp_ln8_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node ret_ln80)   --->   "%trunc_ln38_1 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_31, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1647 'partselect' 'trunc_ln38_1' <Predicate = (icmp_ln8_15)> <Delay = 0.00>
ST_8 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%trunc_ln38_2 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_29, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1648 'partselect' 'trunc_ln38_2' <Predicate = (icmp_ln8_14)> <Delay = 0.00>
ST_8 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%trunc_ln38_3 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_27, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1649 'partselect' 'trunc_ln38_3' <Predicate = (icmp_ln8_13)> <Delay = 0.00>
ST_8 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%trunc_ln38_4 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_25, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1650 'partselect' 'trunc_ln38_4' <Predicate = (icmp_ln8_12)> <Delay = 0.00>
ST_8 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%trunc_ln38_5 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_23, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1651 'partselect' 'trunc_ln38_5' <Predicate = (icmp_ln8_11)> <Delay = 0.00>
ST_8 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%trunc_ln38_6 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_21, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1652 'partselect' 'trunc_ln38_6' <Predicate = (icmp_ln8_10)> <Delay = 0.00>
ST_8 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%trunc_ln38_7 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_19, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1653 'partselect' 'trunc_ln38_7' <Predicate = (icmp_ln8_9)> <Delay = 0.00>
ST_8 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%trunc_ln38_8 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_17, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1654 'partselect' 'trunc_ln38_8' <Predicate = (icmp_ln8_8)> <Delay = 0.00>
ST_8 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%trunc_ln38_9 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_15, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1655 'partselect' 'trunc_ln38_9' <Predicate = (icmp_ln8_7)> <Delay = 0.00>
ST_8 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%trunc_ln38_s = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_13, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1656 'partselect' 'trunc_ln38_s' <Predicate = (icmp_ln8_6)> <Delay = 0.00>
ST_8 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%trunc_ln38_10 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_11, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1657 'partselect' 'trunc_ln38_10' <Predicate = (icmp_ln8_5)> <Delay = 0.00>
ST_8 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%trunc_ln38_11 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_9, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1658 'partselect' 'trunc_ln38_11' <Predicate = (icmp_ln8_4)> <Delay = 0.00>
ST_8 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%trunc_ln38_12 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_7, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1659 'partselect' 'trunc_ln38_12' <Predicate = (icmp_ln8_3)> <Delay = 0.00>
ST_8 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%trunc_ln38_13 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_5, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1660 'partselect' 'trunc_ln38_13' <Predicate = (icmp_ln8_2)> <Delay = 0.00>
ST_8 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%trunc_ln38_14 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_3, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1661 'partselect' 'trunc_ln38_14' <Predicate = (icmp_ln8_1)> <Delay = 0.00>
ST_8 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%trunc_ln38_15 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_1, i32 4, i32 18" [autoencoder.cpp:38]   --->   Operation 1662 'partselect' 'trunc_ln38_15' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%select_ln8 = select i1 %icmp_ln8, i15 %trunc_ln38_15, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1663 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%zext_ln8 = zext i15 %select_ln8" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1664 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%select_ln8_1 = select i1 %icmp_ln8_1, i15 %trunc_ln38_14, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1665 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%zext_ln8_1 = zext i15 %select_ln8_1" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1666 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%select_ln8_2 = select i1 %icmp_ln8_2, i15 %trunc_ln38_13, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1667 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%zext_ln8_2 = zext i15 %select_ln8_2" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1668 'zext' 'zext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%select_ln8_3 = select i1 %icmp_ln8_3, i15 %trunc_ln38_12, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1669 'select' 'select_ln8_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%zext_ln8_3 = zext i15 %select_ln8_3" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1670 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%select_ln8_4 = select i1 %icmp_ln8_4, i15 %trunc_ln38_11, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1671 'select' 'select_ln8_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%zext_ln8_4 = zext i15 %select_ln8_4" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1672 'zext' 'zext_ln8_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%select_ln8_5 = select i1 %icmp_ln8_5, i15 %trunc_ln38_10, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1673 'select' 'select_ln8_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%zext_ln8_5 = zext i15 %select_ln8_5" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1674 'zext' 'zext_ln8_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%select_ln8_6 = select i1 %icmp_ln8_6, i15 %trunc_ln38_s, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1675 'select' 'select_ln8_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%zext_ln8_6 = zext i15 %select_ln8_6" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1676 'zext' 'zext_ln8_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%select_ln8_7 = select i1 %icmp_ln8_7, i15 %trunc_ln38_9, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1677 'select' 'select_ln8_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%zext_ln8_7 = zext i15 %select_ln8_7" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1678 'zext' 'zext_ln8_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%select_ln8_8 = select i1 %icmp_ln8_8, i15 %trunc_ln38_8, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1679 'select' 'select_ln8_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%zext_ln8_8 = zext i15 %select_ln8_8" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1680 'zext' 'zext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%select_ln8_9 = select i1 %icmp_ln8_9, i15 %trunc_ln38_7, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1681 'select' 'select_ln8_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%zext_ln8_9 = zext i15 %select_ln8_9" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1682 'zext' 'zext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%select_ln8_10 = select i1 %icmp_ln8_10, i15 %trunc_ln38_6, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1683 'select' 'select_ln8_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%zext_ln8_10 = zext i15 %select_ln8_10" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1684 'zext' 'zext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%select_ln8_11 = select i1 %icmp_ln8_11, i15 %trunc_ln38_5, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1685 'select' 'select_ln8_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%zext_ln8_11 = zext i15 %select_ln8_11" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1686 'zext' 'zext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%select_ln8_12 = select i1 %icmp_ln8_12, i15 %trunc_ln38_4, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1687 'select' 'select_ln8_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%zext_ln8_12 = zext i15 %select_ln8_12" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1688 'zext' 'zext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%select_ln8_13 = select i1 %icmp_ln8_13, i15 %trunc_ln38_3, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1689 'select' 'select_ln8_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%zext_ln8_13 = zext i15 %select_ln8_13" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1690 'zext' 'zext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%select_ln8_14 = select i1 %icmp_ln8_14, i15 %trunc_ln38_2, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1691 'select' 'select_ln8_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%zext_ln8_14 = zext i15 %select_ln8_14" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1692 'zext' 'zext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node ret_ln80)   --->   "%select_ln8_15 = select i1 %icmp_ln8_15, i15 %trunc_ln38_1, i15 0" [autoencoder.cpp:8->autoencoder.cpp:78]   --->   Operation 1693 'select' 'select_ln8_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node ret_ln80)   --->   "%zext_ln80 = zext i15 %select_ln8_15" [autoencoder.cpp:80]   --->   Operation 1694 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%mrv = insertvalue i256 <undef>, i16 %zext_ln8" [autoencoder.cpp:80]   --->   Operation 1695 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node mrv_2)   --->   "%mrv_1 = insertvalue i256 %mrv, i16 %zext_ln8_1" [autoencoder.cpp:80]   --->   Operation 1696 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1697 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i16 %zext_ln8_2" [autoencoder.cpp:80]   --->   Operation 1697 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node mrv_4)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i16 %zext_ln8_3" [autoencoder.cpp:80]   --->   Operation 1698 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1699 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i16 %zext_ln8_4" [autoencoder.cpp:80]   --->   Operation 1699 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node mrv_6)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i16 %zext_ln8_5" [autoencoder.cpp:80]   --->   Operation 1700 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1701 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i16 %zext_ln8_6" [autoencoder.cpp:80]   --->   Operation 1701 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node mrv_8)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i16 %zext_ln8_7" [autoencoder.cpp:80]   --->   Operation 1702 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1703 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_8 = insertvalue i256 %mrv_7, i16 %zext_ln8_8" [autoencoder.cpp:80]   --->   Operation 1703 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_9 = insertvalue i256 %mrv_8, i16 %zext_ln8_9" [autoencoder.cpp:80]   --->   Operation 1704 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1705 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_s = insertvalue i256 %mrv_9, i16 %zext_ln8_10" [autoencoder.cpp:80]   --->   Operation 1705 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node mrv_11)   --->   "%mrv_10 = insertvalue i256 %mrv_s, i16 %zext_ln8_11" [autoencoder.cpp:80]   --->   Operation 1706 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1707 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_11 = insertvalue i256 %mrv_10, i16 %zext_ln8_12" [autoencoder.cpp:80]   --->   Operation 1707 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node mrv_13)   --->   "%mrv_12 = insertvalue i256 %mrv_11, i16 %zext_ln8_13" [autoencoder.cpp:80]   --->   Operation 1708 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1709 [1/1] (0.75ns) (out node of the LUT)   --->   "%mrv_13 = insertvalue i256 %mrv_12, i16 %zext_ln8_14" [autoencoder.cpp:80]   --->   Operation 1709 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node ret_ln80)   --->   "%mrv_14 = insertvalue i256 %mrv_13, i16 %zext_ln80" [autoencoder.cpp:80]   --->   Operation 1710 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1711 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln80 = ret i256 %mrv_14" [autoencoder.cpp:80]   --->   Operation 1711 'ret' 'ret_ln80' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 16 bit ('conv5_i_i_i52517') [153]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 45 on local variable 'conv5_i_i_i52517' [162]  (1.588 ns)

 <State 2>: 3.458ns
The critical path consists of the following:
	'load' operation 7 bit ('i1_load', autoencoder.cpp:38) on local variable 'i1' [181]  (0.000 ns)
	'add' operation 7 bit ('i', autoencoder.cpp:38) [1604]  (1.870 ns)
	'store' operation 0 bit ('store_ln38', autoencoder.cpp:38) of variable 'i', autoencoder.cpp:38 on local variable 'i1' [1622]  (1.588 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('input_data_0_load', autoencoder.cpp:46) on array 'input_data_0' [204]  (2.322 ns)

 <State 4>: 9.275ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln59', autoencoder.cpp:59) [225]  (9.275 ns)

 <State 5>: 9.275ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln59_8', autoencoder.cpp:59) [325]  (9.275 ns)

 <State 6>: 9.628ns
The critical path consists of the following:
	'add' operation 20 bit ('add_ln71_11', autoencoder.cpp:71) [401]  (0.000 ns)
	'add' operation 20 bit ('add_ln71_14', autoencoder.cpp:71) [404]  (4.020 ns)
	'add' operation 20 bit ('add_ln71_10', autoencoder.cpp:71) [405]  (0.000 ns)
	'add' operation 20 bit ('current', autoencoder.cpp:71) [406]  (4.020 ns)
	'store' operation 0 bit ('store_ln72', autoencoder.cpp:72) of variable 'trunc_ln72_1', autoencoder.cpp:72 on local variable 'conv5_i_i_i_152616' [1607]  (1.588 ns)

 <State 7>: 2.077ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln8', autoencoder.cpp:8->autoencoder.cpp:78) [1641]  (2.077 ns)

 <State 8>: 6.862ns
The critical path consists of the following:
	'select' operation 15 bit ('select_ln8_2', autoencoder.cpp:8->autoencoder.cpp:78) [1648]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_2', autoencoder.cpp:80) [1691]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_3', autoencoder.cpp:80) [1692]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_4', autoencoder.cpp:80) [1693]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_5', autoencoder.cpp:80) [1694]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_6', autoencoder.cpp:80) [1695]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_7', autoencoder.cpp:80) [1696]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_8', autoencoder.cpp:80) [1697]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_9', autoencoder.cpp:80) [1698]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_s', autoencoder.cpp:80) [1699]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_10', autoencoder.cpp:80) [1700]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_11', autoencoder.cpp:80) [1701]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_12', autoencoder.cpp:80) [1702]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_13', autoencoder.cpp:80) [1703]  (0.754 ns)
	'insertvalue' operation 256 bit ('mrv_14', autoencoder.cpp:80) [1704]  (0.000 ns)
	blocking operation 1.588 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
