{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459823184859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459823184860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 19:26:23 2016 " "Processing started: Mon Apr 04 19:26:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459823184860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459823184860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Johnson -c Johnson " "Command: quartus_sta Johnson -c Johnson" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459823184860 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1459823185259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459823187012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1459823187104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1459823187104 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189392 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459823189392 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1459823189392 ""}
{ "Info" "ISTA_SDC_FOUND" "Johnson.sdc " "Reading SDC File: 'Johnson.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1459823189400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 10 CLOCK2_50 port " "Ignored filter at Johnson.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Johnson.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Johnson.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189405 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 11 CLOCK3_50 port " "Ignored filter at Johnson.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Johnson.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Johnson.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189405 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 12 CLOCK4_50 port " "Ignored filter at Johnson.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Johnson.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Johnson.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189406 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 14 TD_CLK27 port " "Ignored filter at Johnson.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Johnson.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at Johnson.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189407 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 15 DRAM_CLK port " "Ignored filter at Johnson.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Johnson.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at Johnson.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189407 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 20 VGA_CLK port " "Ignored filter at Johnson.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Johnson.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at Johnson.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189408 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1459823189408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 53 DRAM_DQ* port " "Ignored filter at Johnson.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 53 clk_dram clock " "Ignored filter at Johnson.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189409 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(53): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189409 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(54): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 56 TD_DATA* port " "Ignored filter at Johnson.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 56 tv_27m clock " "Ignored filter at Johnson.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189410 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(56): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(57): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 58 TD_HS port " "Ignored filter at Johnson.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(58): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(59): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 60 TD_VS port " "Ignored filter at Johnson.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(60): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at Johnson.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189413 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Johnson.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at Johnson.sdc(61): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189413 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(68): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(69): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 70 DRAM_ADDR* port " "Ignored filter at Johnson.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(70): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(71): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 72 DRAM_*DQM port " "Ignored filter at Johnson.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(72): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(73): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 74 DRAM_BA* port " "Ignored filter at Johnson.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(74): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189417 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(75): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 76 DRAM_RAS_N port " "Ignored filter at Johnson.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189417 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(76): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(77): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 78 DRAM_CAS_N port " "Ignored filter at Johnson.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(78): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(79): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 80 DRAM_WE_N port " "Ignored filter at Johnson.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(80): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(81): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 82 DRAM_CKE port " "Ignored filter at Johnson.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(82): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(83): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 84 DRAM_CS_N port " "Ignored filter at Johnson.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(84): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189422 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(85): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 87 VGA_R* port " "Ignored filter at Johnson.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 87 clk_vga clock " "Ignored filter at Johnson.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189429 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(87): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(88): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 89 VGA_G* port " "Ignored filter at Johnson.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(89): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189431 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(90): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 91 VGA_B* port " "Ignored filter at Johnson.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189431 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(91): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(92): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Johnson.sdc 93 VGA_BLANK port " "Ignored filter at Johnson.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(93): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Johnson.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459823189433 ""}  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Johnson.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at Johnson.sdc(94): Argument -clock is not an object ID" {  } { { "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" "" { Text "C:/EE_469/git/EE469/Lab_1/verilog/3_Johnson/Johnson.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459823189433 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[23\] " "Node: clk_div:frequency_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Johnson:johnson\|q0 clk_div:frequency_divider\|div_clks\[23\] " "Register Johnson:johnson\|q0 is being clocked by clk_div:frequency_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823189440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823189440 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[20\] " "Node: clk_div:frequency_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_div:frequency_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_div:frequency_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823189440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823189440 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190073 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1459823190076 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1459823190096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.171 " "Worst-case setup slack is 10.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.171               0.000 altera_reserved_tck  " "   10.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.348               0.000 CLOCK_50  " "   16.348               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823190155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823190166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.308 " "Worst-case recovery slack is 15.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.308               0.000 altera_reserved_tck  " "   15.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823190174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.725 " "Worst-case removal slack is 0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 altera_reserved_tck  " "    0.725               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823190183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.695 " "Worst-case minimum pulse width slack is 8.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.695               0.000 CLOCK_50  " "    8.695               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.250               0.000 altera_reserved_tck  " "   15.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823190188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823190188 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1459823190242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1459823190320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1459823193808 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[23\] " "Node: clk_div:frequency_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Johnson:johnson\|q0 clk_div:frequency_divider\|div_clks\[23\] " "Register Johnson:johnson\|q0 is being clocked by clk_div:frequency_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823193997 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823193997 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[20\] " "Node: clk_div:frequency_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_div:frequency_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_div:frequency_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823193997 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823193997 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.427 " "Worst-case setup slack is 10.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.427               0.000 altera_reserved_tck  " "   10.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.074               0.000 CLOCK_50  " "   16.074               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823194663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 CLOCK_50  " "    0.425               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823194683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.449 " "Worst-case recovery slack is 15.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.449               0.000 altera_reserved_tck  " "   15.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823194692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.688 " "Worst-case removal slack is 0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 altera_reserved_tck  " "    0.688               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823194700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.676 " "Worst-case minimum pulse width slack is 8.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.676               0.000 CLOCK_50  " "    8.676               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.249               0.000 altera_reserved_tck  " "   15.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823194704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823194704 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1459823194738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1459823195036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1459823198242 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[23\] " "Node: clk_div:frequency_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Johnson:johnson\|q0 clk_div:frequency_divider\|div_clks\[23\] " "Register Johnson:johnson\|q0 is being clocked by clk_div:frequency_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823198405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823198405 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[20\] " "Node: clk_div:frequency_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_div:frequency_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_div:frequency_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823198405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823198405 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.024 " "Worst-case setup slack is 13.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.024               0.000 altera_reserved_tck  " "   13.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.854               0.000 CLOCK_50  " "   17.854               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823199080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLOCK_50  " "    0.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823199095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.314 " "Worst-case recovery slack is 16.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.314               0.000 altera_reserved_tck  " "   16.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823199105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.338 " "Worst-case removal slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 altera_reserved_tck  " "    0.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823199115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.652 " "Worst-case minimum pulse width slack is 8.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.652               0.000 CLOCK_50  " "    8.652               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.910               0.000 altera_reserved_tck  " "   14.910               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823199121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823199121 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1459823199173 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[23\] " "Node: clk_div:frequency_divider\|div_clks\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Johnson:johnson\|q0 clk_div:frequency_divider\|div_clks\[23\] " "Register Johnson:johnson\|q0 is being clocked by clk_div:frequency_divider\|div_clks\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823199938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823199938 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:frequency_divider\|div_clks\[20\] " "Node: clk_div:frequency_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_div:frequency_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_div:frequency_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459823199938 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1459823199938 "|Johnson_de1soc_top|clk_div:frequency_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.491 " "Worst-case setup slack is 13.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.491               0.000 altera_reserved_tck  " "   13.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.836               0.000 CLOCK_50  " "   17.836               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823200581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 altera_reserved_tck  " "    0.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLOCK_50  " "    0.184               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823200592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.446 " "Worst-case recovery slack is 16.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.446               0.000 altera_reserved_tck  " "   16.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823200599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.302 " "Worst-case removal slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 altera_reserved_tck  " "    0.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823200607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.643 " "Worst-case minimum pulse width slack is 8.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.643               0.000 CLOCK_50  " "    8.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.882               0.000 altera_reserved_tck  " "   14.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459823200611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459823200611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1459823202700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1459823202700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459823202845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 19:26:42 2016 " "Processing ended: Mon Apr 04 19:26:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459823202845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459823202845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459823202845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459823202845 ""}
