C Z6.4+porlxp+po+poprlx
"PodWWRlxP Wse PodWR Fre PodWRPRlx FreRlxRlx"
Cycle=Fre PodWRPRlx FreRlxRlx PodWWRlxP Wse PodWR
Relax=
Safe=Fre Wse PodWW PodWR FreRlxRlx
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Ws Fr Fr
Orig=PodWWRlxP Wse PodWR Fre PodWRPRlx FreRlxRlx

{}

P0 (volatile int* y,atomic_int* x) {
  atomic_store_explicit(x,1,memory_order_relaxed);
  *y = 1;
}

P1 (volatile int* z,volatile int* y) {
  *y = 2;
  int r0 = *z;
}

P2 (volatile int* z,atomic_int* x) {
  *z = 1;
  int r0 = atomic_load_explicit(x,memory_order_relaxed);
}

exists
(y=2 /\ 1:r0=0 /\ 2:r0=0)
