ccs_out_v1-10_4 ccs_out_v1_10_4
CNN_main_simple_core CNN_main_simple_core
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_32_5_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_32_5_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_6_64_3_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_6_64_3_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_12_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_12_gen
CNN_main_simple CNN_main_simple
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_2_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_2_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1800_8_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1800_8_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_15_18432_4_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_15_18432_4_gen
CNN_main_simple_core_core_fsm CNN_main_simple_core_core_fsm
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_20_7_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_20_7_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_4_10_9_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_4_10_9_gen
mgc_io_sync_v2-0 mgc_io_sync_v2_0
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_11_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_11_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_1_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_1_gen
CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_13_5760_6_gen CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_13_5760_6_gen
BLOCK_1R1W_RBW-16_11_1728 BLOCK_1R1W_RBW_16_11_1728
#LEGALIZEDMOD_COUNTER 0
