Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Nov  4 09:44:57 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab10_1_control_sets_placed.rpt
| Design       : Lab10_1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            3 |
|      7 |            1 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG              | load_IBUF     |                  |                2 |              2 |
|  c1/bit_0_reg_i_1_n_0       |               |                  |                1 |              3 |
|  c1/oldstate_reg[2]_i_1_n_0 |               |                  |                1 |              3 |
|  c1/shift_reg_i_1_n_0       |               |                  |                1 |              3 |
|  c1/nextstate               |               |                  |                2 |              7 |
|  Clk_IBUF_BUFG              |               |                  |                5 |             15 |
+-----------------------------+---------------+------------------+------------------+----------------+


