INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/OneDrive/Escritorio/UNIVERSIDAD/MSC_22_23/MSC/apartado2/apartado2.sim/sim_1/impl/timing/xsim/f_meter_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_meter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/OneDrive/Escritorio/UNIVERSIDAD/MSC_22_23/MSC/apartado2/sources/f_meter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity f_meter_tb
