


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********
    2 00000000         ; EQU Directives
    3 00000000         ; These directives do not allocate memory
    4 00000000         ;*******************************************************
                       ********
    5 00000000         ;SYMBOL  DIRECTIVE VALUE   COMMENT
    6 00000000         ; Timer Gate Control and Timer Registers
    7 00000000         ; Timer Gate Control and Timer Registers
    8 00000000         
    9 00000000 400FE604 
                       SYSCTL_RCGCTIMER
                               EQU              0x400FE604  ; Timer Clock Gatin
                                                            g
   10 00000000 40032000 
                       TIMER2_CFG
                               EQU              0x40032000  ; Configuration Reg
                                                            ister
   11 00000000 40032004 
                       TIMER2_TAMR
                               EQU              0x40032004  ; Mode Register
   12 00000000 4003200C 
                       TIMER2_CTL
                               EQU              0x4003200C  ; Control Register
   13 00000000 4003201C 
                       TIMER2_RIS
                               EQU              0x4003201C  ; Raw interrupt Sta
                                                            tus
   14 00000000 40032024 
                       TIMER2_ICR
                               EQU              0x40032024  ; Interrupt Clear R
                                                            egister
   15 00000000 40032028 
                       TIMER2_TAILR
                               EQU              0x40032028  ; Interval Load Reg
                                                            ister
   16 00000000 40032030 
                       TIMER2_TAMATCHR
                               EQU              0x40032030  ; Match Register
   17 00000000 40032038 
                       TIMER2_TAPR
                               EQU              0x40032038  ; Prescaling Divide
                                                            r
   18 00000000 40032048 
                       TIMER2_TAR
                               EQU              0x40032048  ; Counter Register
   19 00000000         
   20 00000000         ;GPIO Gate Control and GPIO Registers
   21 00000000 400FE608 
                       SYSCTL_RCGCGPIO
                               EQU              0x400FE608
   22 00000000         ;Port B base 0x40005000
   23 00000000 40005400 
                       GPIO_PORTB_DIR
                               EQU              0x40005400  ; Port Direction
   24 00000000 40005420 
                       GPIO_PORTB_AFSEL
                               EQU              0x40005420  ; Alt Function enab
                                                            le



ARM Macro Assembler    Page 2 


   25 00000000 4000551C 
                       GPIO_PORTB_DEN
                               EQU              0x4000551C  ; Digital Enable
   26 00000000 40005528 
                       GPIO_PORTB_AMSEL
                               EQU              0x40005528  ; Analog enable
   27 00000000 4000552C 
                       GPIO_PORTB_PCTL
                               EQU              0x4000552C  ; Alternate Functio
                                                            ns
   28 00000000         
   29 00000000 20001000 
                       TARGET  EQU              0x20001000
   30 00000000         
   31 00000000         
   32 00000000         ;LABEL DIRECTIVE VALUE COMMENT
   33 00000000                 AREA             sdata, DATA, READONLY
   34 00000000                 THUMB
   35 00000000 46 72 65 
              71 75 65 
              6E 63 79 
              28 48 7A 
              29 3A 20 FREQ    DCB              "Frequency(Hz): "
   36 0000000F 0D              DCB              0x0D
   37 00000010 04              DCB              0x04
   38 00000011 50 75 6C 
              73 65 57 
              69 64 74 
              68 28 6D 
              73 65 63 
              29 3A 20 PWIDTH  DCB              "PulseWidth(msec): "
   39 00000023 0D              DCB              0x0D
   40 00000024 04              DCB              0x04
   41 00000025 44 75 74 
              79 43 79 
              63 6C 65 
              28 25 29 
              3A 20    DCYCLE  DCB              "DutyCycle(%): "
   42 00000033 0D              DCB              0x0D
   43 00000034 04              DCB              0x04
   44 00000035         
   45 00000035         ;*******************************************************
                       ********
   46 00000035         ; Program section
   47 00000035         ;*******************************************************
                       ********
   48 00000035         ;LABEL  DIRECTIVE VALUE   COMMENT
   49 00000035                 AREA             main, READONLY, CODE
   50 00000000                 THUMB
   51 00000000                 EXTERN           CONVRT
   52 00000000                 EXTERN           PULSE_INIT
   53 00000000                 EXTERN           OutStr      ; Reference externa
                                                            l subroutine 
   54 00000000                 EXTERN           InChar      ; Reference externa
                                                            l subroutine 
   55 00000000                 EXPORT           __main
   56 00000000                 ENTRY
   57 00000000         
   58 00000000         __main



ARM Macro Assembler    Page 3 


   59 00000000 F000 F894       BL               setup_port_b
   60 00000004 F000 F8B3       BL               setup_timer_2
   61 00000008 F7FF FFFE       BL               PULSE_INIT
   62 0000000C B662            CPSIE            I           ; DISABLE Interrupt
                                                            s
   63 0000000E F04F 0300       MOV              R3, #0      ;result keeper
   64 00000012         
   65 00000012 F04F 0600       MOV              R6, #0      ;edge keeper
   66 00000016 F04F 0700       MOV              R7, #0      ;edge keeper
   67 0000001A F04F 0800       MOV              R8, #0      ;edge keeper
   68 0000001E         
   69 0000001E F04F 0900       MOV              R9, #0      ; counter
   70 00000022 F64C 2A00 
              F6C3 3A9A        MOV32            R10, #0x3B9ACA00 ; 1e9
   71 0000002A         
   72 0000002A         ; Await edge capture event
   73 0000002A 4963    loop    LDR              R1, =TIMER2_RIS
   74 0000002C 680A            LDR              R2, [R1]
   75 0000002E F012 0204       ANDS             R2, #0X4    ; isolate CAERIS bi
                                                            t
   76 00000032 D0FA            BEQ              loop        ; if no capture, th
                                                            en loop
   77 00000034 4961            LDR              R1, = TIMER2_ICR ; clear CAERIS
                                                            
   78 00000036 6808            LDR              R0, [R1]
   79 00000038 F040 0004       ORR              R0, R0, #0x04
   80 0000003C 6008            STR              R0, [R1]
   81 0000003E 4960            LDR              R1, =TIMER2_TAR ; address of ti
                                                            mer register
   82 00000040         
   83 00000040 F1B9 0F01       CMP              R9, #1
   84 00000044 D004            BEQ              edge_2
   85 00000046 D807            BHI              edge_3
   86 00000048         
   87 00000048         edge_1
   88 00000048 680E            LDR              R6, [R1]    ; Get timer registe
                                                            r value
   89 0000004A F109 0901       ADD              R9, #1
   90 0000004E E008            B                isEnoughData
   91 00000050         
   92 00000050         edge_2
   93 00000050 680F            LDR              R7, [R1]    ; Get timer registe
                                                            r value
   94 00000052 F109 0901       ADD              R9, #1
   95 00000056 E004            B                isEnoughData
   96 00000058         
   97 00000058         edge_3
   98 00000058 F8D1 8000       LDR              R8, [R1]    ; Get timer registe
                                                            r value
   99 0000005C F109 0901       ADD              R9, #1
  100 00000060 E7FF            B                isEnoughData
  101 00000062         
  102 00000062         isEnoughData
  103 00000062 F1B9 0F03       CMP              R9, #3
  104 00000066 D000            BEQ              checkValidity
  105 00000068 E7DF            B                loop
  106 0000006A         
  107 0000006A         checkValidity
  108 0000006A F04F 0900       MOV              R9, #0      ; reset counter



ARM Macro Assembler    Page 4 


  109 0000006E 42BE            CMP              R6, R7
  110 00000070 DDDB            BLE              loop
  111 00000072 4547            CMP              R7, R8
  112 00000074 DDD9            BLE              loop
  113 00000076 E7FF            B                printData
  114 00000078         
  115 00000078         printData
  116 00000078         
  117 00000078 EBA6 0308       SUB              R3, R6, R8
  118 0000007C F04F 043F       MOV              R4, #63
  119 00000080 FB03 F304       MUL              R3, R3, R4
  120 00000084 FBBA F3F3       UDIV             R3, R10, R3
  121 00000088 4D4E            LDR              R5,=FREQ
  122 0000008A F7FF FFFE       BL               OutStr
  123 0000008E 4D4E            LDR              R5, = TARGET
  124 00000090 F7FF FFFE       BL               CONVRT
  125 00000094 F7FF FFFE       BL               OutStr
  126 00000098         
  127 00000098 EBA6 0307       SUB              R3, R6, R7
  128 0000009C EBA7 0408       SUB              R4, R7, R8
  129 000000A0         
  130 000000A0 42A3            CMP              R3, R4
  131 000000A2 DD21            BLE              lowEdgeFirst
  132 000000A4         
  133 000000A4         posEdgeFirst
  134 000000A4 EBA6 0307       SUB              R3, R6, R7
  135 000000A8 F04F 043F       MOV              R4, #63
  136 000000AC FB03 F304       MUL              R3, R3, R4
  137 000000B0 4D46            LDR              R5,=PWIDTH
  138 000000B2 F7FF FFFE       BL               OutStr
  139 000000B6 4D44            LDR              R5, = TARGET
  140 000000B8 F7FF FFFE       BL               CONVRT
  141 000000BC F7FF FFFE       BL               OutStr
  142 000000C0         ;R3 HAS PULSE WIDTHH
  143 000000C0         
  144 000000C0 EBA6 0307       SUB              R3, R6, R7
  145 000000C4 EBA7 0408       SUB              R4, R7, R8
  146 000000C8 441C            ADD              R4, R3, R4
  147 000000CA F04F 0064       MOV              R0, #100
  148 000000CE FB03 F300       MUL              R3, R0
  149 000000D2 FBB3 F3F4       UDIV             R3, R3, R4
  150 000000D6 4D3E            LDR              R5,=DCYCLE
  151 000000D8 F7FF FFFE       BL               OutStr
  152 000000DC 4D3A            LDR              R5, = TARGET
  153 000000DE F7FF FFFE       BL               CONVRT
  154 000000E2 F7FF FFFE       BL               OutStr
  155 000000E6         ; R3 HAS DUTY CYCLE
  156 000000E6         
  157 000000E6 E7A0            B                loop
  158 000000E8         
  159 000000E8         lowEdgeFirst
  160 000000E8 EBA7 0308       SUB              R3, R7, R8
  161 000000EC F04F 043F       MOV              R4, #63
  162 000000F0 FB03 F304       MUL              R3, R3, R4
  163 000000F4 4D35            LDR              R5,=PWIDTH
  164 000000F6 F7FF FFFE       BL               OutStr
  165 000000FA 4D33            LDR              R5, = TARGET
  166 000000FC F7FF FFFE       BL               CONVRT
  167 00000100 F7FF FFFE       BL               OutStr



ARM Macro Assembler    Page 5 


  168 00000104         ;R3 HAS PULSE WIDTHH
  169 00000104         
  170 00000104 EBA7 0308       SUB              R3, R7, R8
  171 00000108 EBA6 0407       SUB              R4, R6, R7
  172 0000010C 441C            ADD              R4, R3, R4
  173 0000010E F04F 0064       MOV              R0, #100
  174 00000112 FB03 F300       MUL              R3, R0
  175 00000116 FBB3 F3F4       UDIV             R3, R3, R4
  176 0000011A 4D2D            LDR              R5,=DCYCLE
  177 0000011C F7FF FFFE       BL               OutStr
  178 00000120 4D29            LDR              R5, = TARGET
  179 00000122 F7FF FFFE       BL               CONVRT
  180 00000126 F7FF FFFE       BL               OutStr
  181 0000012A         ; R3 HAS DUTY CYCLE
  182 0000012A         
  183 0000012A E77E            B                loop
  184 0000012C         
  185 0000012C         
  186 0000012C         setup_port_b
  187 0000012C         
  188 0000012C 4929            LDR              R1, =SYSCTL_RCGCGPIO 
                                                            ; start GPIO clock
  189 0000012E 6808            LDR              R0, [R1]
  190 00000130 F040 0002       ORR              R0, R0, #0x02 ; set bit 5 for p
                                                            ort B
  191 00000134 6008            STR              R0, [R1]
  192 00000136 BF00            NOP                          ; allow clock to se
                                                            ttle
  193 00000138 BF00            NOP
  194 0000013A BF00            NOP
  195 0000013C         ; Setup Port B for signal input
  196 0000013C         ; set direction of PB6
  197 0000013C 4926            LDR              R1, =GPIO_PORTB_DIR
  198 0000013E 6808            LDR              R0, [R1]
  199 00000140 F020 0001       BIC              R0, R0, #2_00000001 ; clear bit
                                                             1 for input
  200 00000144 6008            STR              R0, [R1]
  201 00000146         ; enable alternate function
  202 00000146 4925            LDR              R1, =GPIO_PORTB_AFSEL
  203 00000148 6808            LDR              R0, [R1]
  204 0000014A F040 0001       ORR              R0, R0, # 2_00000001 ; set bit6
                                                             for alternate fuct
                                                            ion on PB6
  205 0000014E 6008            STR              R0, [R1]
  206 00000150         ; set alternate function to T0CCP0 (7)
  207 00000150 4923            LDR              R1, =GPIO_PORTB_PCTL
  208 00000152 6808            LDR              R0, [R1]
  209 00000154 F040 0007       ORR              R0, R0, #0x00000007 ; set bits 
                                                            3:0 of PCTL to 7
  210 00000158 6008            STR              R0, [R1]    ; to enable T0CCP0 
                                                            on PB0
  211 0000015A         ; disable analog
  212 0000015A 4922            LDR              R1, =GPIO_PORTB_AMSEL
  213 0000015C F04F 0000       MOV              R0, #0      ; clear AMSEL to di
                                                            able analog
  214 00000160 6008            STR              R0, [R1]
  215 00000162         ; enable digital inputs
  216 00000162 4921            LDR              R1, =GPIO_PORTB_DEN
  217 00000164 6808            LDR              R0, [R1]



ARM Macro Assembler    Page 6 


  218 00000166 F040 0001       ORR              R0, #0x01
  219 0000016A 6008            STR              R0, [R1]
  220 0000016C 4770            BX               LR
  221 0000016E         
  222 0000016E         setup_timer_2
  223 0000016E         ; Start Timer 2 clock
  224 0000016E 491F            LDR              R1, =SYSCTL_RCGCTIMER
  225 00000170 680A            LDR              R2, [R1]    ; Start timer 2
  226 00000172 F042 0204       ORR              R2, R2, #0x04 ; Timer module = 
                                                            bit position (2)
  227 00000176 600A            STR              R2, [R1]
  228 00000178 BF00            NOP
  229 0000017A BF00            NOP
  230 0000017C BF00            NOP                          ; allow clock to se
                                                            ttle
  231 0000017E         ; disable timer during setup
  232 0000017E 491C            LDR              R1, =TIMER2_CTL
  233 00000180 680A            LDR              R2, [R1]
  234 00000182 F022 0201       BIC              R2, R2, #0x01 ; clear bit 0 to 
                                                            disable Timer 2
  235 00000186 600A            STR              R2, [R1]
  236 00000188         ; set to 16bit Timer Mode
  237 00000188 491A            LDR              R1, =TIMER2_CFG
  238 0000018A F04F 0204       MOV              R2, #0x04   ; set bits 2:0 to 0
                                                            x04 for 16bit timer
                                                            
  239 0000018E 600A            STR              R2, [R1]
  240 00000190         ; set for edge time and capture mode
  241 00000190 4919            LDR              R1, =TIMER2_TAMR
  242 00000192 F04F 0207       MOV              R2, #0x07   ; set bit2 to 0x01 
                                                            for Edge Time Mode,
                                                            
  243 00000196 600A            STR              R2, [R1]    ; set bits 1:0 to 0
                                                            x03 for Capture Mod
                                                            e
  244 00000198         ;; set edge detection to both
  245 00000198 4915            LDR              R1, =TIMER2_CTL
  246 0000019A 680A            LDR              R2, [R1]
  247 0000019C F042 020C       ORR              R2, R2, #0x0C ; set bits 3:2 to
                                                             0x03
  248 000001A0 600A            STR              R2, [R1]
  249 000001A2         ; set start value
  250 000001A2 4916            LDR              R1, =TIMER2_TAILR ; counter cou
                                                            nts down,
  251 000001A4 F04F 30FF       MOV              R0, #0xFFFFFFFF ; so start coun
                                                            ter at max value
  252 000001A8 6008            STR              R0, [R1]
  253 000001AA         ; Enable timer
  254 000001AA 4911            LDR              R1, =TIMER2_CTL ;
  255 000001AC 680A            LDR              R2, [R1]    ;
  256 000001AE F042 0203       ORR              R2, R2, #0x03 ; set bit 0 to en
                                                            able
  257 000001B2 600A            STR              R2, [R1]
  258 000001B4 4770            BX               LR
  259 000001B6         
  260 000001B6         
  261 000001B6         ;*******************************************************
                       ********
  262 000001B6         ; End of the program section



ARM Macro Assembler    Page 7 


  263 000001B6         ;*******************************************************
                       ********
  264 000001B6         ;LABEL  DIRECTIVE VALUE   COMMENT
  265 000001B6                 END
              00 00 4003201C 
              40032024 
              40032048 
              00000000 
              20001000 
              00000000 
              00000000 
              400FE608 
              40005400 
              40005420 
              4000552C 
              40005528 
              4000551C 
              400FE604 
              4003200C 
              40032000 
              40032004 
              40032028 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\q2.d -o.\objects\q2.o -I.\RTE\_q3 -ID:\Keil_v5\ARM\PA
CK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -ID:\Keil_v5\ARM\CMSIS\Include --
predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --predefine=
"TM4C123GH6PM SETA 1" --list=.\listings\q2.lst q2.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DCYCLE 00000025

Symbol: DCYCLE
   Definitions
      At line 41 in file q2.s
   Uses
      At line 150 in file q2.s
      At line 176 in file q2.s

FREQ 00000000

Symbol: FREQ
   Definitions
      At line 35 in file q2.s
   Uses
      At line 121 in file q2.s
Comment: FREQ used once
PWIDTH 00000011

Symbol: PWIDTH
   Definitions
      At line 38 in file q2.s
   Uses
      At line 137 in file q2.s
      At line 163 in file q2.s

sdata 00000000

Symbol: sdata
   Definitions
      At line 33 in file q2.s
   Uses
      None
Comment: sdata unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

__main 00000000

Symbol: __main
   Definitions
      At line 58 in file q2.s
   Uses
      At line 55 in file q2.s
Comment: __main used once
checkValidity 0000006A

Symbol: checkValidity
   Definitions
      At line 107 in file q2.s
   Uses
      At line 104 in file q2.s
Comment: checkValidity used once
edge_1 00000048

Symbol: edge_1
   Definitions
      At line 87 in file q2.s
   Uses
      None
Comment: edge_1 unused
edge_2 00000050

Symbol: edge_2
   Definitions
      At line 92 in file q2.s
   Uses
      At line 84 in file q2.s
Comment: edge_2 used once
edge_3 00000058

Symbol: edge_3
   Definitions
      At line 97 in file q2.s
   Uses
      At line 85 in file q2.s
Comment: edge_3 used once
isEnoughData 00000062

Symbol: isEnoughData
   Definitions
      At line 102 in file q2.s
   Uses
      At line 90 in file q2.s
      At line 95 in file q2.s
      At line 100 in file q2.s

loop 0000002A

Symbol: loop
   Definitions
      At line 73 in file q2.s
   Uses
      At line 76 in file q2.s
      At line 105 in file q2.s
      At line 110 in file q2.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 112 in file q2.s
      At line 157 in file q2.s
      At line 183 in file q2.s

lowEdgeFirst 000000E8

Symbol: lowEdgeFirst
   Definitions
      At line 159 in file q2.s
   Uses
      At line 131 in file q2.s
Comment: lowEdgeFirst used once
main 00000000

Symbol: main
   Definitions
      At line 49 in file q2.s
   Uses
      None
Comment: main unused
posEdgeFirst 000000A4

Symbol: posEdgeFirst
   Definitions
      At line 133 in file q2.s
   Uses
      None
Comment: posEdgeFirst unused
printData 00000078

Symbol: printData
   Definitions
      At line 115 in file q2.s
   Uses
      At line 113 in file q2.s
Comment: printData used once
setup_port_b 0000012C

Symbol: setup_port_b
   Definitions
      At line 186 in file q2.s
   Uses
      At line 59 in file q2.s
Comment: setup_port_b used once
setup_timer_2 0000016E

Symbol: setup_timer_2
   Definitions
      At line 222 in file q2.s
   Uses
      At line 60 in file q2.s
Comment: setup_timer_2 used once
13 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

GPIO_PORTB_AFSEL 40005420

Symbol: GPIO_PORTB_AFSEL
   Definitions
      At line 24 in file q2.s
   Uses
      At line 202 in file q2.s
Comment: GPIO_PORTB_AFSEL used once
GPIO_PORTB_AMSEL 40005528

Symbol: GPIO_PORTB_AMSEL
   Definitions
      At line 26 in file q2.s
   Uses
      At line 212 in file q2.s
Comment: GPIO_PORTB_AMSEL used once
GPIO_PORTB_DEN 4000551C

Symbol: GPIO_PORTB_DEN
   Definitions
      At line 25 in file q2.s
   Uses
      At line 216 in file q2.s
Comment: GPIO_PORTB_DEN used once
GPIO_PORTB_DIR 40005400

Symbol: GPIO_PORTB_DIR
   Definitions
      At line 23 in file q2.s
   Uses
      At line 197 in file q2.s
Comment: GPIO_PORTB_DIR used once
GPIO_PORTB_PCTL 4000552C

Symbol: GPIO_PORTB_PCTL
   Definitions
      At line 27 in file q2.s
   Uses
      At line 207 in file q2.s
Comment: GPIO_PORTB_PCTL used once
SYSCTL_RCGCGPIO 400FE608

Symbol: SYSCTL_RCGCGPIO
   Definitions
      At line 21 in file q2.s
   Uses
      At line 188 in file q2.s
Comment: SYSCTL_RCGCGPIO used once
SYSCTL_RCGCTIMER 400FE604

Symbol: SYSCTL_RCGCTIMER
   Definitions
      At line 9 in file q2.s
   Uses
      At line 224 in file q2.s
Comment: SYSCTL_RCGCTIMER used once
TARGET 20001000

Symbol: TARGET



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 29 in file q2.s
   Uses
      At line 123 in file q2.s
      At line 139 in file q2.s
      At line 152 in file q2.s
      At line 165 in file q2.s
      At line 178 in file q2.s

TIMER2_CFG 40032000

Symbol: TIMER2_CFG
   Definitions
      At line 10 in file q2.s
   Uses
      At line 237 in file q2.s
Comment: TIMER2_CFG used once
TIMER2_CTL 4003200C

Symbol: TIMER2_CTL
   Definitions
      At line 12 in file q2.s
   Uses
      At line 232 in file q2.s
      At line 245 in file q2.s
      At line 254 in file q2.s

TIMER2_ICR 40032024

Symbol: TIMER2_ICR
   Definitions
      At line 14 in file q2.s
   Uses
      At line 77 in file q2.s
Comment: TIMER2_ICR used once
TIMER2_RIS 4003201C

Symbol: TIMER2_RIS
   Definitions
      At line 13 in file q2.s
   Uses
      At line 73 in file q2.s
Comment: TIMER2_RIS used once
TIMER2_TAILR 40032028

Symbol: TIMER2_TAILR
   Definitions
      At line 15 in file q2.s
   Uses
      At line 250 in file q2.s
Comment: TIMER2_TAILR used once
TIMER2_TAMATCHR 40032030

Symbol: TIMER2_TAMATCHR
   Definitions
      At line 16 in file q2.s
   Uses
      None
Comment: TIMER2_TAMATCHR unused



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

TIMER2_TAMR 40032004

Symbol: TIMER2_TAMR
   Definitions
      At line 11 in file q2.s
   Uses
      At line 241 in file q2.s
Comment: TIMER2_TAMR used once
TIMER2_TAPR 40032038

Symbol: TIMER2_TAPR
   Definitions
      At line 17 in file q2.s
   Uses
      None
Comment: TIMER2_TAPR unused
TIMER2_TAR 40032048

Symbol: TIMER2_TAR
   Definitions
      At line 18 in file q2.s
   Uses
      At line 81 in file q2.s
Comment: TIMER2_TAR used once
17 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

CONVRT 00000000

Symbol: CONVRT
   Definitions
      At line 51 in file q2.s
   Uses
      At line 124 in file q2.s
      At line 140 in file q2.s
      At line 153 in file q2.s
      At line 166 in file q2.s
      At line 179 in file q2.s

InChar 00000000

Symbol: InChar
   Definitions
      At line 54 in file q2.s
   Uses
      None
Comment: InChar unused
OutStr 00000000

Symbol: OutStr
   Definitions
      At line 53 in file q2.s
   Uses
      At line 122 in file q2.s
      At line 125 in file q2.s
      At line 138 in file q2.s
      At line 141 in file q2.s
      At line 151 in file q2.s
      At line 154 in file q2.s
      At line 164 in file q2.s
      At line 167 in file q2.s
      At line 177 in file q2.s
      At line 180 in file q2.s

PULSE_INIT 00000000

Symbol: PULSE_INIT
   Definitions
      At line 52 in file q2.s
   Uses
      At line 61 in file q2.s
Comment: PULSE_INIT used once
4 symbols
374 symbols in table
