// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_ram) {
        ram[0] = "0b10111110110011000001100011110011";
        ram[1] = "0b10111111010000101011011110001100";
        ram[2] = "0b10111111011100110011111001111011";
        ram[3] = "0b10111110100111001011110000011111";
        ram[4] = "0b10111111000000101011110011000101";
        ram[5] = "0b10111111001011001001110100101111";
        ram[6] = "0b10111110100101100111110000101100";
        ram[7] = "0b00111110111011011101010100001111";
        ram[8] = "0b00111110010101001010101010110100";
        ram[9] = "0b10111111000011101001111100111001";
        ram[10] = "0b10111111001000111000110100110001";
        ram[11] = "0b10111111111001000100011100111111";
        ram[12] = "0b10111111100011110000111101010001";
        ram[13] = "0b10111111000001001011001010100001";
        ram[14] = "0b10111110010001111010101001101010";
        ram[15] = "0b00111110101001011111111101011100";
        ram[16] = "0b10111110101100110001001000001000";
        ram[17] = "0b10111111010111101001110001101110";
        ram[18] = "0b10111111000101011101111010011000";
        ram[19] = "0b10111111000011001011001010010100";
        ram[20] = "0b10111111000101000010111000001001";
        ram[21] = "0b10111111011010000001111000010111";
        ram[22] = "0b00111101110010001110000000011111";
        ram[23] = "0b10111110100001000010101101100000";
        ram[24] = "0b10111101101011001101001110101011";
        ram[25] = "0b00111110100000111001110110110001";
        ram[26] = "0b10111100110100100001011111110110";
        ram[27] = "0b10111110101110101010001111011000";
        ram[28] = "0b10111110101101000001000001001101";
        ram[29] = "0b10111101111101000111011111001011";
        ram[30] = "0b10111111011010100100101110011110";
        ram[31] = "0b10111101010001001010010000001000";
        ram[32] = "0b00111101101010110010010001011110";
        ram[33] = "0b00111110001001110010101111010001";
        ram[34] = "0b00111110011101111101001111101101";
        ram[35] = "0b00111111000100001011001000000000";
        ram[36] = "0b00111110101010010010001001000000";
        ram[37] = "0b10111110000100101111001111100101";
        ram[38] = "0b10111110100000010001111110111100";
        ram[39] = "0b10111110000010100010010011011100";
        ram[40] = "0b00111111101000010001110000111010";
        ram[41] = "0b00111110010011110000101010110001";
        ram[42] = "0b00111110101110100001100110111110";
        ram[43] = "0b00111110000101010101011100110000";
        ram[44] = "0b00111110100010010111000101111000";
        ram[45] = "0b00111111001010101011001010111000";
        ram[46] = "0b00111111000011101111001011110010";
        ram[47] = "0b00111110111000000010000000100001";
        ram[48] = "0b00111101110001100100111111111110";
        ram[49] = "0b10111110000010100111011110011110";
        ram[50] = "0b10111111011100001101100000011010";
        ram[51] = "0b00111110000100110100001110110110";
        ram[52] = "0b00111110011100001000100101010000";
        ram[53] = "0b00111101010100001110000001100001";
        ram[54] = "0b00111111001000101011000011111100";
        ram[55] = "0b00111111000100100101111010100101";
        ram[56] = "0b00111110111110010000011110111010";
        ram[57] = "0b10111101100011110111011100000001";
        ram[58] = "0b10111101110101011010110010111101";
        ram[59] = "0b10111110100100010110011011001111";
        ram[60] = "0b00111111000000101100110011111110";
        ram[61] = "0b10111110001010000101100000001110";
        ram[62] = "0b10111110000010101111101001000101";
        ram[63] = "0b10111110011001000000000000001010";
        ram[64] = "0b00111110010110111101001001100000";
        ram[65] = "0b00111101100110101000111100100010";
        ram[66] = "0b10111101010000000011100011111000";
        ram[67] = "0b10111100110100001111000000001000";
        ram[68] = "0b00111110011011011111010001011001";
        ram[69] = "0b00111110011000010100101111101100";
        ram[70] = "0b00111110110100100111100010110010";
        ram[71] = "0b10111110100011111110111101111110";
        ram[72] = "0b10111111010001001101110101111100";
        ram[73] = "0b10111110110110101100011001110001";
        ram[74] = "0b10111110110111101000000010101011";
        ram[75] = "0b10111110101000011101100011111010";
        ram[76] = "0b10111011101010000010000110111000";
        ram[77] = "0b10111110001000101001001100001011";
        ram[78] = "0b10111111001001000100100011011111";
        ram[79] = "0b10111111010111110010010110011100";
        ram[80] = "0b10111111010000110110100101100001";
        ram[81] = "0b10111111001000000111110110101010";
        ram[82] = "0b00111110010111011101011011110101";
        ram[83] = "0b00111101101011011000010100010111";
        ram[84] = "0b00111110000101101101100011001100";
        ram[85] = "0b00111100100010000101111000010100";
        ram[86] = "0b10111111000010001011001110111011";
        ram[87] = "0b10111101100010111001100011100011";
        ram[88] = "0b10111110100110010110101001100011";
        ram[89] = "0b10111110011011110011110001111110";
        ram[90] = "0b00111111010001001011011101100110";
        ram[91] = "0b00111110111111001110110100100111";
        ram[92] = "0b10111101111010101000111110101011";
        ram[93] = "0b00111110011110001111111001000110";
        ram[94] = "0b10111110100101100011001110110101";
        ram[95] = "0b00111110000011010000110110010001";
        ram[96] = "0b10111110001100100111111010010111";
        ram[97] = "0b10111111010000010101011111001010";
        ram[98] = "0b10111111001111001001000101011010";
        ram[99] = "0b00111111101111011100100101011101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_ram("nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19() {
    delete meminst;
}


};//endmodule
#endif
