$date
	Fri May 29 11:20:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ff_test $end
$var wire 1 ! Qi $end
$var wire 1 " Qa $end
$var reg 1 # CK $end
$var reg 1 $ D $end
$scope module ffa $end
$var wire 1 # CK $end
$var wire 1 $ D $end
$var reg 1 " Q $end
$upscope $end
$scope module ffi $end
$var wire 1 # CK $end
$var wire 1 $ D $end
$var wire 1 % q1 $end
$var wire 1 ! Q $end
$scope module l1 $end
$var wire 1 $ D $end
$var wire 1 & G $end
$var reg 1 % Q $end
$upscope $end
$scope module l2 $end
$var wire 1 % D $end
$var wire 1 # G $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
1$
0#
x"
x!
$end
#5
0%
0$
#10
0"
0!
0&
1#
#15
1$
#20
1%
1&
0#
#25
0%
0$
#27
1%
1$
#30
1"
1!
0&
1#
#35
0$
#40
0%
1&
0#
#50
0"
0!
0&
1#
