
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.41

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.16    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.23    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.39 ^ wr_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: wr_en_pipe[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_en_pipe[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.00    0.05    0.35    0.35 v wr_en_pipe[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_en_pipe[0] (net)
                  0.05    0.00    0.35 v wr_en_pipe[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_en_pipe[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pipeline_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.16    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.23    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.39 ^ pipeline_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pipeline_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.22    0.51    0.51 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.22    0.00    0.51 ^ _238_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.14    0.23    0.75 ^ _238_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.14    0.00    0.75 ^ _159_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    0.83 v _159_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _086_ (net)
                  0.09    0.00    0.83 v _227_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.02    0.15    0.31    1.14 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _087_ (net)
                  0.15    0.00    1.14 v _138_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
     7    0.11    0.23    0.48    1.62 ^ _138_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
                                         _100_ (net)
                  0.23    0.00    1.62 ^ _231_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.13    0.35    1.97 v _231_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _102_ (net)
                  0.13    0.00    1.97 v _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    2.12 v _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _070_ (net)
                  0.06    0.00    2.12 v _223_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    2.32 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _071_ (net)
                  0.09    0.00    2.32 v _224_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    2.45 ^ _224_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _072_ (net)
                  0.18    0.00    2.45 ^ _225_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.07    0.25    2.70 v _225_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         net10 (net)
                  0.07    0.00    2.70 v output9/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    3.39 v output9/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_count[4] (net)
                  0.14    0.00    3.39 v data_count[4] (out)
                                  3.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pipeline_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.16    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.23    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.39 ^ pipeline_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pipeline_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_count[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.22    0.51    0.51 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.22    0.00    0.51 ^ _238_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.14    0.23    0.75 ^ _238_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.14    0.00    0.75 ^ _159_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    0.83 v _159_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _086_ (net)
                  0.09    0.00    0.83 v _227_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.02    0.15    0.31    1.14 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _087_ (net)
                  0.15    0.00    1.14 v _138_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
     7    0.11    0.23    0.48    1.62 ^ _138_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
                                         _100_ (net)
                  0.23    0.00    1.62 ^ _231_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.13    0.35    1.97 v _231_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _102_ (net)
                  0.13    0.00    1.97 v _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    2.12 v _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _070_ (net)
                  0.06    0.00    2.12 v _223_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    2.32 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _071_ (net)
                  0.09    0.00    2.32 v _224_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    2.45 ^ _224_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _072_ (net)
                  0.18    0.00    2.45 ^ _225_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.07    0.25    2.70 v _225_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         net10 (net)
                  0.07    0.00    2.70 v output9/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    3.39 v output9/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_count[4] (net)
                  0.14    0.00    3.39 v data_count[4] (out)
                                  3.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.447585344314575

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8741

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2800437808036804

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9591

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.51    0.51 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    0.75 ^ _238_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.08    0.83 v _159_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.31    1.14 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.48    1.62 ^ _138_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
   0.07    1.69 v _150_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.32    2.01 v _151_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26    2.27 v _153_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.32    2.59 ^ _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    2.59 ^ wr_ptr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.59   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.59   data arrival time
---------------------------------------------------------
           7.28   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_en_pipe[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_en_pipe[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ wr_en_pipe[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.35    0.35 v wr_en_pipe[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.35 v wr_en_pipe[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.35   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ wr_en_pipe[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.35   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.3907

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.4093

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
189.025865

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.05e-03   1.15e-03   1.09e-08   5.20e-03  13.9%
Combinational          2.05e-02   1.18e-02   4.14e-08   3.23e-02  86.1%
Clock                  0.00e+00   0.00e+00   1.07e-07   1.07e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.46e-02   1.29e-02   1.59e-07   3.75e-02 100.0%
                          65.6%      34.4%       0.0%
