<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>HW4_Q2A</design>
	<target_verilog>X:\Graduate\ECEN5863\ProgrammableLogic\Homework4\Question3\A\HW4_Q3A\synthesis\HW4_Q2A.vm</target_verilog>
</SynplifyOutput>
