#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 23 15:46:01 2023
# Process ID: 11864
# Current directory: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25228 C:\Users\junhe\Desktop\work\My Documents\Projects\FPGA\Vivado Files\7-seg-counter-Verilog\7-seg-counter-Verilog.xpr
# Log file: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/vivado.log
# Journal file: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.xpr}
update_compile_order -fileset sources_1
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new
file mkdir C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1
file mkdir {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new}
close [ open {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new/Basys3_Master.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new/Basys3_Master.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
disconnect_hw_server localhost:3121
connect_hw_server
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
