Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Sep  1 16:02:43 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_loop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: reset_power_on_m0/rst_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.000    -3274.517                   2496                20154        0.057        0.000                      0                20154        1.025        0.000                       0                  6577  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_sys_pll                                                                    {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_pll                                                                          {0.000 5.000}        10.000          100.000         
  clk_out2_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
vin1_clk                                                                                    {0.000 1.667}        6.667           149.992         
vin2_clk                                                                                    {0.000 1.667}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.289        0.000                      0                  930        0.057        0.000                      0                  930       15.732        0.000                       0                   480  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_pll                                                                                5.513        0.000                      0                 1241        0.086        0.000                      0                 1241        4.600        0.000                       0                   639  
  clk_out2_sys_pll                                                                               -0.392       -0.537                      2                 4051        0.067        0.000                      0                 4051        1.732        0.000                       0                  2693  
  clkfbout_sys_pll                                                                                                                                                                                                                            3.592        0.000                       0                     3  
vin1_clk                                                                                         -1.899    -2053.135                   2278                13196        0.084        0.000                      0                13196        1.025        0.000                       0                  2761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_pll  clk_out2_sys_pll        2.067        0.000                      0                   80        0.166        0.000                      0                   80  
vin1_clk          clk_out2_sys_pll       -6.000    -1220.845                    216                  216        2.293        0.000                      0                  216  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_pll                                                                            clk_out1_sys_pll                                                                                  6.600        0.000                      0                  193        0.310        0.000                      0                  193  
**async_default**                                                                           clk_out2_sys_pll                                                                            clk_out2_sys_pll                                                                                  3.275        0.000                      0                   91        0.284        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.651        0.000                      0                  100        0.273        0.000                      0                  100  
**async_default**                                                                           vin1_clk                                                                                    vin1_clk                                                                                          4.595        0.000                      0                   72        0.461        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.438ns (12.295%)  route 3.124ns (87.705%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.223     4.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.481     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.043     5.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.624     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X50Y143        LUT3 (Prop_lut3_I2_O)        0.043     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y147        LUT4 (Prop_lut4_I1_O)        0.043     6.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.631     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X56Y143        LUT6 (Prop_lut6_I0_O)        0.043     7.099 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_LUT_ram_empty_i_i_1_1/O
                         net (fo=1, routed)           0.105     7.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_ram_empty_i_reg_1
    SLICE_X56Y143        LUT6 (Prop_lut6_I4_O)        0.043     7.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xlnx_opt_LUT_ram_empty_i_i_1_3/O
                         net (fo=2, routed)           0.614     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X51Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.261    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X51Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.520    37.194    
                         clock uncertainty           -0.035    37.159    
    SLICE_X51Y147        FDPE (Setup_fdpe_C_D)       -0.008    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 29.289    

Slack (MET) :             29.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.352ns (11.341%)  route 2.752ns (88.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.223     4.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.481     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.043     5.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.624     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X50Y143        LUT3 (Prop_lut3_I2_O)        0.043     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y147        LUT4 (Prop_lut4_I1_O)        0.043     6.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.978     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.261    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.520    37.194    
                         clock uncertainty           -0.035    37.159    
    SLICE_X53Y143        FDRE (Setup_fdre_C_CE)      -0.201    36.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         36.958    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 29.555    

Slack (MET) :             29.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.352ns (11.341%)  route 2.752ns (88.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.223     4.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.481     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.043     5.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.624     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X50Y143        LUT3 (Prop_lut3_I2_O)        0.043     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y147        LUT4 (Prop_lut4_I1_O)        0.043     6.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.978     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.261    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.520    37.194    
                         clock uncertainty           -0.035    37.159    
    SLICE_X53Y143        FDRE (Setup_fdre_C_CE)      -0.201    36.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         36.958    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 29.555    

Slack (MET) :             29.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.352ns (11.341%)  route 2.752ns (88.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.223     4.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.481     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.043     5.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.624     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X50Y143        LUT3 (Prop_lut3_I2_O)        0.043     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y147        LUT4 (Prop_lut4_I1_O)        0.043     6.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.978     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.261    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.520    37.194    
                         clock uncertainty           -0.035    37.159    
    SLICE_X53Y143        FDRE (Setup_fdre_C_CE)      -0.201    36.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         36.958    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 29.555    

Slack (MET) :             29.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.352ns (11.341%)  route 2.752ns (88.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.454     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X48Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.223     4.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.481     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.043     5.046 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.624     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X50Y143        LUT3 (Prop_lut3_I2_O)        0.043     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y147        LUT4 (Prop_lut4_I1_O)        0.043     6.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.978     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ram_empty_fb_i_reg[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.261    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.520    37.194    
                         clock uncertainty           -0.035    37.159    
    SLICE_X53Y143        FDRE (Setup_fdre_C_CE)      -0.201    36.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         36.958    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 29.555    

Slack (MET) :             29.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.456ns (15.199%)  route 2.544ns (84.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 36.734 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y138        LUT5 (Prop_lut5_I0_O)        0.043     5.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.733     6.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y142        LUT4 (Prop_lut4_I1_O)        0.043     6.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.439     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y142        LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.399     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.321    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.520    37.254    
                         clock uncertainty           -0.035    37.219    
    SLICE_X41Y139        FDRE (Setup_fdre_C_R)       -0.304    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 29.614    

Slack (MET) :             29.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.456ns (15.199%)  route 2.544ns (84.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 36.734 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y138        LUT5 (Prop_lut5_I0_O)        0.043     5.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.733     6.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y142        LUT4 (Prop_lut4_I1_O)        0.043     6.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.439     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y142        LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.399     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.321    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.520    37.254    
                         clock uncertainty           -0.035    37.219    
    SLICE_X41Y139        FDRE (Setup_fdre_C_R)       -0.304    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 29.614    

Slack (MET) :             29.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.456ns (15.199%)  route 2.544ns (84.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 36.734 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y138        LUT5 (Prop_lut5_I0_O)        0.043     5.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.733     6.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y142        LUT4 (Prop_lut4_I1_O)        0.043     6.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.439     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y142        LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.399     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.321    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.520    37.254    
                         clock uncertainty           -0.035    37.219    
    SLICE_X41Y139        FDRE (Setup_fdre_C_R)       -0.304    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 29.614    

Slack (MET) :             29.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.456ns (15.280%)  route 2.528ns (84.720%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 36.734 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y138        LUT5 (Prop_lut5_I0_O)        0.043     5.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.733     6.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y142        LUT4 (Prop_lut4_I1_O)        0.043     6.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.439     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y142        LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.321    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.520    37.254    
                         clock uncertainty           -0.035    37.219    
    SLICE_X39Y139        FDRE (Setup_fdre_C_R)       -0.304    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 29.629    

Slack (MET) :             29.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.456ns (15.280%)  route 2.528ns (84.720%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 36.734 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y138        LUT5 (Prop_lut5_I0_O)        0.043     5.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.733     6.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y142        LUT4 (Prop_lut4_I1_O)        0.043     6.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.439     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y142        LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.321    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.520    37.254    
                         clock uncertainty           -0.035    37.219    
    SLICE_X39Y139        FDRE (Setup_fdre_C_R)       -0.304    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 29.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.626     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.100     2.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.100     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.467     2.124    
    SLICE_X46Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.100     2.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.103     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X46Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.842     2.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.466     2.122    
    SLICE_X46Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDCE (Prop_fdce_C_Q)         0.091     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.095     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.843     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.466     2.123    
    SLICE_X46Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.034%)  route 0.063ns (32.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X43Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y139        FDRE (Prop_fdre_C_Q)         0.100     2.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.063     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X42Y139        LUT6 (Prop_lut6_I0_O)        0.028     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/xlnx_opt_LUT_SYNC_i_1_1/O
                         net (fo=1, routed)           0.000     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X42Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.467     2.126    
    SLICE_X42Y139        FDRE (Hold_fdre_C_D)         0.087     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.648%)  route 0.113ns (55.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.626     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.091     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.467     2.124    
    SLICE_X46Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.297%)  route 0.324ns (71.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.579     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X45Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y151        FDRE (Prop_fdre_C_Q)         0.100     2.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.324     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[3]
    SLICE_X46Y148        LUT3 (Prop_lut3_I2_O)        0.028     2.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1__0_n_0
    SLICE_X46Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.848     2.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X46Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -0.267     2.327    
    SLICE_X46Y148        FDRE (Hold_fdre_C_D)         0.087     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.594     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X51Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDRE (Prop_fdre_C_Q)         0.100     2.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X51Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.813     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X51Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.478     2.081    
    SLICE_X51Y139        FDRE (Hold_fdre_C_D)         0.047     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X45Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y137        FDCE (Prop_fdce_C_Q)         0.100     2.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X45Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X45Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.477     2.114    
    SLICE_X45Y137        FDCE (Hold_fdce_C_D)         0.047     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDPE (Prop_fdpe_C_Q)         0.100     2.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X43Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.477     2.114    
    SLICE_X43Y137        FDPE (Hold_fdpe_C_D)         0.047     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.846     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.478     2.114    
    SLICE_X47Y140        FDRE (Hold_fdre_C_D)         0.047     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y151  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y144  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y143  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y143  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y136  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.438ns (11.374%)  route 3.413ns (88.626%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.504     1.828    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.323     8.360    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[11]/C
                         clock pessimism             -0.686     7.674    
                         clock uncertainty           -0.066     7.607    
    SLICE_X38Y106        FDCE (Setup_fdce_C_CE)      -0.267     7.340    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.438ns (11.374%)  route 3.413ns (88.626%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.504     1.828    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.323     8.360    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[12]/C
                         clock pessimism             -0.686     7.674    
                         clock uncertainty           -0.066     7.607    
    SLICE_X38Y106        FDCE (Setup_fdce_C_CE)      -0.267     7.340    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.438ns (11.374%)  route 3.413ns (88.626%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.504     1.828    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.323     8.360    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]/C
                         clock pessimism             -0.686     7.674    
                         clock uncertainty           -0.066     7.607    
    SLICE_X38Y106        FDCE (Setup_fdce_C_CE)      -0.267     7.340    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.438ns (11.374%)  route 3.413ns (88.626%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 8.360 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.504     1.828    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.323     8.360    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X38Y106        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]/C
                         clock pessimism             -0.686     7.674    
                         clock uncertainty           -0.066     7.607    
    SLICE_X38Y106        FDCE (Setup_fdce_C_CE)      -0.267     7.340    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.431ns (11.213%)  route 3.413ns (88.787%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.778     1.462    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/pwropt
    SLICE_X40Y100        LUT5 (Prop_lut5_I4_O)        0.043     1.505 r  EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_gate_1219/O
                         net (fo=1, routed)           0.316     1.821    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_942
    SLICE_X40Y100        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.324     8.361    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/clk_out1
    SLICE_X40Y100        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
                         clock pessimism             -0.686     7.675    
                         clock uncertainty           -0.066     7.608    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.201     7.407    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]
  -------------------------------------------------------------------
                         required time                          7.407    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.438ns (11.663%)  route 3.318ns (88.337%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.408     1.732    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X38Y104        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.324     8.361    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X38Y104        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[5]/C
                         clock pessimism             -0.686     7.675    
                         clock uncertainty           -0.066     7.608    
    SLICE_X38Y104        FDCE (Setup_fdce_C_CE)      -0.267     7.341    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.438ns (11.663%)  route 3.318ns (88.337%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.408     1.732    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X38Y104        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.324     8.361    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X38Y104        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[8]/C
                         clock pessimism             -0.686     7.675    
                         clock uncertainty           -0.066     7.608    
    SLICE_X38Y104        FDCE (Setup_fdce_C_CE)      -0.267     7.341    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.438ns (11.933%)  route 3.233ns (88.067%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 8.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.323     1.647    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X37Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.326     8.363    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X37Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[3]/C
                         clock pessimism             -0.686     7.677    
                         clock uncertainty           -0.066     7.610    
    SLICE_X37Y103        FDCE (Setup_fdce_C_CE)      -0.290     7.320    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.438ns (11.971%)  route 3.221ns (88.029%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.312     1.636    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X40Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.324     8.361    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X40Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]/C
                         clock pessimism             -0.686     7.675    
                         clock uncertainty           -0.066     7.608    
    SLICE_X40Y103        FDCE (Setup_fdce_C_CE)      -0.290     7.318    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.438ns (11.971%)  route 3.221ns (88.029%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.641    -2.023    reset_power_on_m0/clk_out1
    SLICE_X10Y88         FDCE                                         r  reset_power_on_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.259    -1.764 r  reset_power_on_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.614    -1.151    reset_power_on_m0/cnt_reg[11]
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043    -1.108 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.345    -0.763    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.043    -0.720 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.361    -0.359    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.043    -0.316 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=40, routed)          1.590     1.274    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.050     1.324 r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_gate_827/O
                         net (fo=11, routed)          0.312     1.636    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_799
    SLICE_X40Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.324     8.361    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X40Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[2]/C
                         clock pessimism             -0.686     7.675    
                         clock uncertainty           -0.066     7.608    
    SLICE_X40Y103        FDCE (Setup_fdce_C_CE)      -0.290     7.318    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  5.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.686    -0.531    i2c_config_m1/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X13Y79         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.376    i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg_n_0_[3]
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.028    -0.348 r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    i2c_config_m1/i2c_master_top_m0/byte_controller/sr[4]_i_1__0_n_0
    SLICE_X12Y79         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.925    -0.546    i2c_config_m1/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X12Y79         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[4]/C
                         clock pessimism              0.026    -0.520    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.087    -0.433    i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.179ns (57.852%)  route 0.130ns (42.148%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.681    -0.536    EEPROM_8b_m0/clk_out1
    SLICE_X48Y98         FDRE                                         r  EEPROM_8b_m0/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  EEPROM_8b_m0/sAddr_reg_rep[4]/Q
                         net (fo=16, routed)          0.130    -0.306    EEPROM_8b_m0/sAddr[4]
    SLICE_X48Y100        LUT6 (Prop_lut6_I2_O)        0.028    -0.278 r  EEPROM_8b_m0/sI2C_DataOut[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.278    EEPROM_8b_m0/sI2C_DataOut[2]_i_3_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.227 r  EEPROM_8b_m0/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    EEPROM_8b_m0/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  EEPROM_8b_m0/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.848    -0.623    EEPROM_8b_m0/clk_out1
    SLICE_X48Y100        FDRE                                         r  EEPROM_8b_m0/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.226    -0.397    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.070    -0.327    EEPROM_8b_m0/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.627    -0.590    uart_rs_inst/clk_out1
    SLICE_X47Y107        FDRE                                         r  uart_rs_inst/instruct_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.100    -0.490 r  uart_rs_inst/instruct_reg[0][0]/Q
                         net (fo=1, routed)           0.081    -0.410    uart_rs_inst/instruct_reg_n_0_[0][0]
    SLICE_X46Y107        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.846    -0.625    uart_rs_inst/clk_out1
    SLICE_X46Y107        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
                         clock pessimism              0.046    -0.579    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.063    -0.516    uart_rs_inst/signal_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.642    -0.575    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X23Y101        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_fdre_C_Q)         0.100    -0.475 r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.420    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X23Y101        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.862    -0.609    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X23Y101        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.034    -0.575    
    SLICE_X23Y101        FDRE (Hold_fdre_C_D)         0.047    -0.528    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.720    -0.497    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X4Y81          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.100    -0.397 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.342    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[2]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.028    -0.314 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1/O
                         net (fo=1, routed)           0.000    -0.314    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.958    -0.513    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X5Y81          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                         clock pessimism              0.027    -0.486    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.060    -0.426    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/sI2C_DataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.629    -0.588    EEPROM_8b_m0/clk_out1
    SLICE_X47Y100        FDRE                                         r  EEPROM_8b_m0/sI2C_DataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.488 r  EEPROM_8b_m0/sI2C_DataOut_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.406    EEPROM_8b_m0/I2C_SlaveController/sI2C_DataOut[0]
    SLICE_X46Y100        LUT3 (Prop_lut3_I2_O)        0.028    -0.378 r  EEPROM_8b_m0/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    EEPROM_8b_m0/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X46Y100        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.848    -0.623    EEPROM_8b_m0/I2C_SlaveController/clk_out1
    SLICE_X46Y100        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.046    -0.577    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.087    -0.490    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.688    -0.529    EEPROM_8b_m1/I2C_SlaveController/SyncSDA/clk_out1
    SLICE_X34Y99         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.369    EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X34Y99         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.928    -0.543    EEPROM_8b_m1/I2C_SlaveController/SyncSDA/clk_out1
    SLICE_X34Y99         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.014    -0.529    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.047    -0.482    EEPROM_8b_m1/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.727    -0.490    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X1Y90          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.100    -0.390 r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/Q
                         net (fo=1, routed)           0.094    -0.297    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/Q[0]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.028    -0.269 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_7
    SLICE_X2Y90          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.967    -0.504    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X2Y90          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/C
                         clock pessimism              0.028    -0.476    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.087    -0.389    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/sAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.432%)  route 0.267ns (67.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.631    -0.586    EEPROM_8b_m0/I2C_SlaveController/clk_out1
    SLICE_X44Y100        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.486 r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.113    -0.373    EEPROM_8b_m0/I2C_SlaveController/sI2C_Done
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.028    -0.345 r  EEPROM_8b_m0/I2C_SlaveController/sAddr_rep[7]_i_1/O
                         net (fo=16, routed)          0.154    -0.192    EEPROM_8b_m0/I2C_SlaveController_n_3
    SLICE_X47Y98         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.920    -0.551    EEPROM_8b_m0/clk_out1
    SLICE_X47Y98         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[3]/C
                         clock pessimism              0.226    -0.325    
    SLICE_X47Y98         FDRE (Hold_fdre_C_CE)        0.010    -0.315    EEPROM_8b_m0/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/sAddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.432%)  route 0.267ns (67.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.631    -0.586    EEPROM_8b_m0/I2C_SlaveController/clk_out1
    SLICE_X44Y100        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.486 r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.113    -0.373    EEPROM_8b_m0/I2C_SlaveController/sI2C_Done
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.028    -0.345 r  EEPROM_8b_m0/I2C_SlaveController/sAddr_rep[7]_i_1/O
                         net (fo=16, routed)          0.154    -0.192    EEPROM_8b_m0/I2C_SlaveController_n_3
    SLICE_X47Y98         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.920    -0.551    EEPROM_8b_m0/clk_out1
    SLICE_X47Y98         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[4]/C
                         clock pessimism              0.226    -0.325    
    SLICE_X47Y98         FDRE (Hold_fdre_C_CE)        0.010    -0.315    EEPROM_8b_m0/sAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    sys_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X42Y102    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y101    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y108    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X43Y103    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X42Y102    EEPROM_8b_m0/I2C_SlaveController/dScl_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y100    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X45Y99     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X45Y99     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X42Y102    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X22Y101    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X22Y101    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X22Y108    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X22Y108    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X43Y103    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X42Y102    EEPROM_8b_m0/I2C_SlaveController/dScl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X45Y99     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X45Y99     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X45Y99     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X39Y100    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X39Y100    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X40Y100    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X40Y101    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X41Y100    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X41Y102    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X22Y101    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X22Y101    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y100    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X45Y99     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            2  Failing Endpoints,  Worst Slack       -0.392ns,  Total Violation       -0.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.223ns (4.894%)  route 4.334ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 3.131 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.453    -2.211    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X37Y114        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=5, routed)           4.334     2.345    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][8]
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.094     3.131    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.701     2.430    
                         clock uncertainty           -0.060     2.370    
    RAMB18_X2Y92         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     1.954    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                 -0.392    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.223ns (5.166%)  route 4.094ns (94.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 3.128 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.443    -2.221    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y120        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223    -1.998 r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=7, routed)           4.094     2.096    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.091     3.128    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.701     2.427    
                         clock uncertainty           -0.060     2.367    
    RAMB18_X2Y92         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416     1.951    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.540ns (10.887%)  route 4.420ns (89.113%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.277ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.387    -2.277    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X61Y135        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.223    -2.054 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=171, routed)         3.151     1.097    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X22Y126        LUT5 (Prop_lut5_I3_O)        0.043     1.140 f  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xlnx_opt_LUT_slaveRegDo_mux_0[5]_i_6/O
                         net (fo=1, routed)           0.775     1.915    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xlnx_opt_slaveRegDo_mux_0[5]_i_6_n_0_1
    SLICE_X40Y126        LUT4 (Prop_lut4_I2_O)        0.043     1.958 f  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xlnx_opt_LUT_slaveRegDo_mux_0[5]_i_6_2/O
                         net (fo=1, routed)           0.000     1.958    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_6_n_0
    SLICE_X40Y126        MUXF7 (Prop_muxf7_I0_O)      0.107     2.065 f  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[5]_i_2/O
                         net (fo=1, routed)           0.494     2.559    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[5]_i_2_n_0
    SLICE_X42Y131        LUT6 (Prop_lut6_I0_O)        0.124     2.683 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     2.683    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a_n_0
    SLICE_X42Y131        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.313     3.350    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X42Y131        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism             -0.613     2.737    
                         clock uncertainty           -0.060     2.676    
    SLICE_X42Y131        FDRE (Setup_fdre_C_D)        0.066     2.742    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                          2.742    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.622ns (12.801%)  route 4.237ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.232    -2.433    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y92         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.622    -1.811 r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           4.237     2.427    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X49Y121        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.308     3.345    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X49Y121        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]/C
                         clock pessimism             -0.701     2.644    
                         clock uncertainty           -0.060     2.583    
    SLICE_X49Y121        FDRE (Setup_fdre_C_D)       -0.019     2.564    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]
  -------------------------------------------------------------------
                         required time                          2.564    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.622ns (12.948%)  route 4.182ns (87.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 3.344 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.232    -2.433    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y92         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.622    -1.811 r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           4.182     2.371    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[13]
    SLICE_X48Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.307     3.344    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X48Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/C
                         clock pessimism             -0.701     2.643    
                         clock uncertainty           -0.060     2.582    
    SLICE_X48Y122        FDRE (Setup_fdre_C_D)       -0.008     2.574    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.236ns (5.768%)  route 3.855ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 3.131 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.376    -2.288    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y123        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_fdre_C_Q)         0.236    -2.052 r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           3.855     1.803    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[4]
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.094     3.131    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.701     2.430    
                         clock uncertainty           -0.060     2.370    
    RAMB18_X2Y92         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.262     2.108    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          2.108    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.223ns (5.770%)  route 3.642ns (94.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 3.128 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.443    -2.221    overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y120        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223    -1.998 r  overlay_m1/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/Q
                         net (fo=9, routed)           3.642     1.643    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.091     3.128    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X2Y92         RAMB18E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.701     2.427    
                         clock uncertainty           -0.060     2.367    
    RAMB18_X2Y92         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     1.951    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.352ns (8.127%)  route 3.979ns (91.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 3.349 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.277ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.387    -2.277    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X61Y135        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.223    -2.054 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=171, routed)         2.430     0.376    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X46Y131        LUT3 (Prop_lut3_I1_O)        0.043     0.419 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_i_4/O
                         net (fo=4, routed)           0.447     0.866    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_i_4_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I3_O)        0.043     0.909 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=13, routed)          0.458     1.367    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.043     1.410 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.644     2.054    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X43Y129        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.312     3.349    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X43Y129        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism             -0.613     2.736    
                         clock uncertainty           -0.060     2.675    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.304     2.371    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                          2.371    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.352ns (8.127%)  route 3.979ns (91.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 3.349 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.277ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.387    -2.277    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X61Y135        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.223    -2.054 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=171, routed)         2.430     0.376    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X46Y131        LUT3 (Prop_lut3_I1_O)        0.043     0.419 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_i_4/O
                         net (fo=4, routed)           0.447     0.866    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_i_4_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I3_O)        0.043     0.909 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=13, routed)          0.458     1.367    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.043     1.410 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.644     2.054    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X43Y129        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.312     3.349    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X43Y129        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism             -0.613     2.736    
                         clock uncertainty           -0.060     2.675    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.304     2.371    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                          2.371    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.352ns (8.127%)  route 3.979ns (91.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 3.349 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.277ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.387    -2.277    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X61Y135        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.223    -2.054 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=171, routed)         2.430     0.376    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X46Y131        LUT3 (Prop_lut3_I1_O)        0.043     0.419 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_i_4/O
                         net (fo=4, routed)           0.447     0.866    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_i_4_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I3_O)        0.043     0.909 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=13, routed)          0.458     1.367    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.043     1.410 r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.644     2.054    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X43Y129        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.312     3.349    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X43Y129        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism             -0.613     2.736    
                         clock uncertainty           -0.060     2.675    
    SLICE_X43Y129        FDRE (Setup_fdre_C_R)       -0.304     2.371    overlay_m1/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                          2.371    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.594    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X55Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_fdre_C_Q)         0.100    -0.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.813    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.049    -0.609    
    SLICE_X54Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.594    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X57Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y142        FDRE (Prop_fdre_C_Q)         0.100    -0.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/Q
                         net (fo=1, routed)           0.092    -0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.813    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.049    -0.609    
    SLICE_X54Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.941%)  route 0.142ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.586    -0.631    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X52Y121        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.107    -0.524 r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][29]/Q
                         net (fo=1, routed)           0.142    -0.382    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][10]
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.830    -0.642    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.066    -0.576    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.117    -0.459    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.718%)  route 0.158ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.585    -0.632    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.118    -0.514 r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=1, routed)           0.158    -0.356    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][0]
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.830    -0.642    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.049    -0.593    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.438    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.569%)  route 0.144ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.585    -0.632    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X52Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.107    -0.525 r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.144    -0.381    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][19]
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.830    -0.642    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.066    -0.576    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111    -0.465    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.594    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X56Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.118    -0.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.096    -0.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X56Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.813    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.049    -0.609    
    SLICE_X56Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.558%)  route 0.139ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.585    -0.632    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.107    -0.525 r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][22]/Q
                         net (fo=1, routed)           0.139    -0.387    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][4]
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.830    -0.642    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.049    -0.593    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119    -0.474    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.213%)  route 0.141ns (56.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.585    -0.632    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.107    -0.525 r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.141    -0.385    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][2]
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.830    -0.642    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.049    -0.593    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.119    -0.474    overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.594    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X55Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_fdre_C_Q)         0.100    -0.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.813    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.049    -0.609    
    SLICE_X54Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.080%)  route 0.138ns (57.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.594    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.138    -0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.813    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y142        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.049    -0.609    
    SLICE_X54Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y92     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y92     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y24     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y24     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y25     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y25     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y23     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y23     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y24     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y24     overlay_m1/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X52Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X52Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    sys_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :         2278  Failing Endpoints,  Worst Slack       -1.899ns,  Total Violation    -2053.135ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 0.223ns (2.863%)  route 7.566ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 10.895 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[5]/Q
                         net (fo=352, routed)         7.566    12.596    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y53         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.241    10.895    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X3Y53         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.149    
                         clock uncertainty           -0.035    11.113    
    RAMB36_X3Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    10.697    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.223ns (2.855%)  route 7.589ns (97.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 10.940 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[5]/Q
                         net (fo=352, routed)         7.589    12.619    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y54         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.286    10.940    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X4Y54         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.194    
                         clock uncertainty           -0.035    11.158    
    RAMB36_X4Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    10.742    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.742    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.865ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.223ns (2.854%)  route 7.591ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 10.954 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[5]/Q
                         net (fo=352, routed)         7.591    12.621    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[5]
    RAMB36_X5Y52         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.300    10.954    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X5Y52         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.208    
                         clock uncertainty           -0.035    11.172    
    RAMB36_X5Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    10.756    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                 -1.865    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.223ns (2.920%)  route 7.415ns (97.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 10.810 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y97         FDCE                                         r  plot_m1/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[9]/Q
                         net (fo=352, routed)         7.415    12.445    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y44         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.156    10.810    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X4Y44         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.064    
                         clock uncertainty           -0.035    11.028    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.612    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.827ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 0.223ns (2.869%)  route 7.549ns (97.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 10.950 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[5]/Q
                         net (fo=352, routed)         7.549    12.580    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[5]
    RAMB36_X5Y53         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.296    10.950    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X5Y53         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.204    
                         clock uncertainty           -0.035    11.168    
    RAMB36_X5Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    10.752    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                 -1.827    

Slack (VIOLATED) :        -1.819ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 0.223ns (2.943%)  route 7.355ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 10.765 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y97         FDCE                                         r  plot_m1/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[9]/Q
                         net (fo=352, routed)         7.355    12.386    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y43         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.111    10.765    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X3Y43         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.019    
                         clock uncertainty           -0.035    10.983    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    10.567    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 -1.819    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 0.223ns (2.874%)  route 7.536ns (97.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 10.946 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[5]/Q
                         net (fo=352, routed)         7.536    12.566    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y53         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.292    10.946    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X4Y53         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.200    
                         clock uncertainty           -0.035    11.164    
    RAMB36_X4Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    10.748    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.223ns (2.879%)  route 7.523ns (97.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 10.950 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[4]/Q
                         net (fo=352, routed)         7.523    12.553    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y52         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.296    10.950    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X4Y52         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.204    
                         clock uncertainty           -0.035    11.168    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    10.752    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 0.223ns (2.947%)  route 7.344ns (97.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 10.771 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y96         FDCE                                         r  plot_m1/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[4]/Q
                         net (fo=352, routed)         7.344    12.374    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y47         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.117    10.771    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X3Y47         RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.253    11.025    
                         clock uncertainty           -0.035    10.989    
    RAMB36_X3Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    10.573    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.789ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.223ns (2.935%)  route 7.375ns (97.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 10.814 - 6.667 ) 
    Source Clock Delay      (SCD):    4.807ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.567     4.807    plot_m1/vout1_clk_OBUF
    SLICE_X53Y97         FDCE                                         r  plot_m1/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.223     5.030 r  plot_m1/addrb_reg[9]/Q
                         net (fo=352, routed)         7.375    12.405    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y45         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.160    10.814    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y45         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.253    11.068    
                         clock uncertainty           -0.035    11.032    
    RAMB36_X5Y45         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    10.616    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.616    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                 -1.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_x_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_origin_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.594     1.775    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X63Y103        FDRE                                         r  plot_m1/scale_p/scale_origin_x_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.100     1.875 r  plot_m1/scale_p/scale_origin_x_d0_reg[1]/Q
                         net (fo=1, routed)           0.054     1.929    uart_rs_inst/scale_origin_x_d0_reg[11][1]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.028     1.957 r  uart_rs_inst/scale_origin_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.957    plot_m1/scale_p/value_reg_reg[23][1]
    SLICE_X62Y103        FDCE                                         r  plot_m1/scale_p/scale_origin_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.813     2.261    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X62Y103        FDCE                                         r  plot_m1/scale_p/scale_origin_x_reg[1]/C
                         clock pessimism             -0.475     1.786    
    SLICE_X62Y103        FDCE (Hold_fdce_C_D)         0.087     1.873    plot_m1/scale_p/scale_origin_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 overlay_m1/display_a_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.302%)  route 0.216ns (64.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    overlay_m1/pclk
    SLICE_X56Y110        FDCE                                         r  overlay_m1/display_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.118     1.892 r  overlay_m1/display_a_addr_reg[3]/Q
                         net (fo=2, routed)           0.216     2.108    overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X2Y44         RAMB18E1                                     r  overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.843     2.291    overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y44         RAMB18E1                                     r  overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.455     1.836    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.019    overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 plot_m1/addrb_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/addra_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.701%)  route 0.248ns (71.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.642     1.823    plot_m1/vout1_clk_OBUF
    SLICE_X76Y90         FDRE                                         r  plot_m1/addrb_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.100     1.923 r  plot_m1/addrb_d1_reg[16]/Q
                         net (fo=1, routed)           0.248     2.172    plot_m1/addrb_d1[16]
    SLICE_X86Y90         FDCE                                         r  plot_m1/addra_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.887     2.335    plot_m1/vout1_clk_OBUF
    SLICE_X86Y90         FDCE                                         r  plot_m1/addra_reg[16]/C
                         clock pessimism             -0.315     2.020    
    SLICE_X86Y90         FDCE (Hold_fdce_C_D)         0.037     2.057    plot_m1/addra_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 overlay_m1/display_a_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.087%)  route 0.256ns (71.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    overlay_m1/pclk
    SLICE_X57Y110        FDCE                                         r  overlay_m1/display_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  overlay_m1/display_a_addr_reg[5]/Q
                         net (fo=2, routed)           0.256     2.130    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y45         RAMB18E1                                     r  overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.840     2.288    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y45         RAMB18E1                                     r  overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.455     1.833    
    RAMB18_X2Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.016    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 overlay_m1/display_a_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.751%)  route 0.260ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    overlay_m1/pclk
    SLICE_X57Y110        FDCE                                         r  overlay_m1/display_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  overlay_m1/display_a_addr_reg[6]/Q
                         net (fo=2, routed)           0.260     2.135    overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X2Y44         RAMB18E1                                     r  overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.843     2.291    overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y44         RAMB18E1                                     r  overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.455     1.836    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.019    overlay_m1/bram_display_a_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_d0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.595     1.776    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X63Y102        FDRE                                         r  plot_m1/scale_p/scale_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.100     1.876 r  plot_m1/scale_p/scale_d0_reg[0]/Q
                         net (fo=2, routed)           0.088     1.964    uart_rs_inst/scale_d0_reg[7]_0[0]
    SLICE_X62Y102        LUT6 (Prop_lut6_I5_O)        0.028     1.992 r  uart_rs_inst/scale[0]_i_1/O
                         net (fo=1, routed)           0.000     1.992    plot_m1/scale_p/D[0]
    SLICE_X62Y102        FDCE                                         r  plot_m1/scale_p/scale_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.814     2.262    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X62Y102        FDCE                                         r  plot_m1/scale_p/scale_reg[0]/C
                         clock pessimism             -0.475     1.787    
    SLICE_X62Y102        FDCE (Hold_fdce_C_D)         0.087     1.874    plot_m1/scale_p/scale_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 plot_m1/addrb_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.100ns (21.146%)  route 0.373ns (78.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.648     1.829    plot_m1/vout1_clk_OBUF
    SLICE_X53Y95         FDCE                                         r  plot_m1/addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.100     1.929 r  plot_m1/addrb_reg[2]/Q
                         net (fo=352, routed)         0.373     2.302    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.846     2.294    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.295     1.999    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.182    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 overlay_m1/display_a_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.563%)  route 0.263ns (72.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    overlay_m1/pclk
    SLICE_X57Y110        FDCE                                         r  overlay_m1/display_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  overlay_m1/display_a_addr_reg[7]/Q
                         net (fo=2, routed)           0.263     2.137    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X2Y45         RAMB18E1                                     r  overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.840     2.288    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y45         RAMB18E1                                     r  overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.455     1.833    
    RAMB18_X2Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.016    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 overlay_m1/display_a_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.513%)  route 0.263ns (72.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    overlay_m1/pclk
    SLICE_X57Y110        FDCE                                         r  overlay_m1/display_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  overlay_m1/display_a_addr_reg[0]/Q
                         net (fo=2, routed)           0.263     2.138    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X2Y45         RAMB18E1                                     r  overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.840     2.288    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y45         RAMB18E1                                     r  overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.455     1.833    
    RAMB18_X2Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.016    overlay_m1/bram_display_b_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 plot_m1/region_active_reg/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/addrb_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.197ns (43.097%)  route 0.260ns (56.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.596     1.777    plot_m1/vout1_clk_OBUF
    SLICE_X54Y102        FDRE                                         r  plot_m1/region_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.118     1.895 r  plot_m1/region_active_reg/Q
                         net (fo=37, routed)          0.260     2.155    plot_m1/region_active
    SLICE_X53Y99         LUT3 (Prop_lut3_I1_O)        0.028     2.183 r  plot_m1/addrb[18]_i_4/O
                         net (fo=1, routed)           0.000     2.183    plot_m1/addrb[18]_i_4_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.234 r  plot_m1/addrb_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.234    plot_m1/addrb_reg[18]_i_1_n_5
    SLICE_X53Y99         FDCE                                         r  plot_m1/addrb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.888     2.336    plot_m1/vout1_clk_OBUF
    SLICE_X53Y99         FDCE                                         r  plot_m1/addrb_reg[18]/C
                         clock pessimism             -0.295     2.041    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.071     2.112    plot_m1/addrb_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vin1_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         6.667
Sources:            { vin1_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y54   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y54   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X1Y25   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y40   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y29   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y55   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y55   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X1Y26   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y41   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y55   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X82Y114  plot_m1/i_data_d1_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X82Y114  plot_m1/i_data_d1_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X82Y114  plot_m1/i_data_d1_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X82Y114  plot_m1/i_data_d1_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X82Y114  plot_m1/i_data_d1_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X82Y114  plot_m1/i_data_d1_reg[15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y112  plot_m1/i_data_d1_reg[16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y112  plot_m1/i_data_d1_reg[17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y112  plot_m1/i_data_d1_reg[18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y112  plot_m1/i_data_d1_reg[19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X2Y67    plot_m1/hs_d1_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X78Y110  plot_m1/i_data_d1_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X78Y110  plot_m1/i_data_d1_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y114  plot_m1/i_data_d1_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y114  plot_m1/i_data_d1_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y114  plot_m1/i_data_d1_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y114  plot_m1/i_data_d1_reg[13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y114  plot_m1/i_data_d1_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y114  plot_m1/i_data_d1_reg[15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X78Y112  plot_m1/i_data_d1_reg[16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.266ns (10.644%)  route 2.233ns (89.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.454    -2.210    uart_rs_inst/clk_out1
    SLICE_X47Y104        FDRE                                         r  uart_rs_inst/signal_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.987 r  uart_rs_inst/signal_reg_reg[1]/Q
                         net (fo=15, routed)          2.233     0.246    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[1]
    SLICE_X47Y121        LUT3 (Prop_lut3_I1_O)        0.043     0.289 r  overlay_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X47Y121        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.308     3.345    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y121        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.836     2.509    
                         clock uncertainty           -0.186     2.322    
    SLICE_X47Y121        FDRE (Setup_fdre_C_D)        0.033     2.355    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.355    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.223ns (9.481%)  route 2.129ns (90.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 3.289 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.454    -2.210    uart_rs_inst/clk_out1
    SLICE_X49Y104        FDRE                                         r  uart_rs_inst/value_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.987 r  uart_rs_inst/value_reg_reg[2]/Q
                         net (fo=16, routed)          2.129     0.142    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[2]
    SLICE_X50Y130        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.252     3.289    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y130        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism             -0.836     2.453    
                         clock uncertainty           -0.186     2.266    
    SLICE_X50Y130        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     2.219    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.266ns (10.745%)  route 2.210ns (89.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 3.344 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.453    -2.211    uart_rs_inst/clk_out1
    SLICE_X48Y106        FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=14, routed)          2.210     0.221    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[2]
    SLICE_X46Y122        LUT3 (Prop_lut3_I1_O)        0.043     0.264 r  overlay_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.264    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X46Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.307     3.344    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X46Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.836     2.508    
                         clock uncertainty           -0.186     2.321    
    SLICE_X46Y122        FDRE (Setup_fdre_C_D)        0.065     2.386    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.386    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.223ns (10.251%)  route 1.952ns (89.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 3.289 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.270ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.394    -2.270    uart_rs_inst/clk_out1
    SLICE_X51Y105        FDRE                                         r  uart_rs_inst/value_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.223    -2.047 r  uart_rs_inst/value_reg_reg[3]/Q
                         net (fo=16, routed)          1.952    -0.095    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[3]
    SLICE_X50Y130        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.252     3.289    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y130        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.836     2.453    
                         clock uncertainty           -0.186     2.266    
    SLICE_X50Y130        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     2.232    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.266ns (12.456%)  route 1.870ns (87.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns = ( 3.284 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.454    -2.210    uart_rs_inst/clk_out1
    SLICE_X49Y104        FDRE                                         r  uart_rs_inst/value_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.987 r  uart_rs_inst/value_reg_reg[2]/Q
                         net (fo=16, routed)          1.870    -0.118    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[2]
    SLICE_X58Y126        LUT3 (Prop_lut3_I1_O)        0.043    -0.075 r  overlay_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.075    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X58Y126        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.247     3.284    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y126        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.836     2.448    
                         clock uncertainty           -0.186     2.261    
    SLICE_X58Y126        FDRE (Setup_fdre_C_D)        0.065     2.326    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.326    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.223ns (11.198%)  route 1.768ns (88.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns = ( 3.284 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.454    -2.210    uart_rs_inst/clk_out1
    SLICE_X47Y104        FDRE                                         r  uart_rs_inst/signal_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.987 r  uart_rs_inst/signal_reg_reg[1]/Q
                         net (fo=15, routed)          1.768    -0.219    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[1]
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.247     3.284    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism             -0.836     2.448    
                         clock uncertainty           -0.186     2.261    
    SLICE_X50Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     2.231    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.259ns (12.610%)  route 1.795ns (87.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 3.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.270ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.394    -2.270    uart_rs_inst/clk_out1
    SLICE_X50Y104        FDRE                                         r  uart_rs_inst/value_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.259    -2.011 r  uart_rs_inst/value_reg_reg[15]/Q
                         net (fo=8, routed)           1.795    -0.216    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[7]
    SLICE_X69Y120        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.249     3.286    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X69Y120        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism             -0.836     2.450    
                         clock uncertainty           -0.186     2.263    
    SLICE_X69Y120        FDRE (Setup_fdre_C_D)       -0.022     2.241    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.241    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.223ns (11.335%)  route 1.744ns (88.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns = ( 3.284 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.453    -2.211    uart_rs_inst/clk_out1
    SLICE_X48Y106        FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=14, routed)          1.744    -0.244    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[2]
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.247     3.284    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism             -0.836     2.448    
                         clock uncertainty           -0.186     2.261    
    SLICE_X50Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     2.214    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                          2.214    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.223ns (10.841%)  route 1.834ns (89.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 3.287 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.270ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.394    -2.270    uart_rs_inst/clk_out1
    SLICE_X51Y103        FDRE                                         r  uart_rs_inst/value_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.223    -2.047 r  uart_rs_inst/value_reg_reg[13]/Q
                         net (fo=8, routed)           1.834    -0.213    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[5]
    SLICE_X72Y119        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.250     3.287    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X72Y119        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism             -0.836     2.451    
                         clock uncertainty           -0.186     2.264    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)       -0.019     2.245    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                          2.245    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 uart_rs_inst/value_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.223ns (11.815%)  route 1.664ns (88.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 3.289 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.454    -2.210    uart_rs_inst/clk_out1
    SLICE_X49Y104        FDRE                                         r  uart_rs_inst/value_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.987 r  uart_rs_inst/value_reg_reg[1]/Q
                         net (fo=18, routed)          1.664    -0.323    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[1]
    SLICE_X50Y130        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.252     3.289    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y130        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.836     2.453    
                         clock uncertainty           -0.186     2.266    
    SLICE_X50Y130        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     2.236    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  2.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.079%)  route 0.573ns (82.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.627    -0.590    uart_rs_inst/clk_out1
    SLICE_X46Y107        FDRE                                         r  uart_rs_inst/signal_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.118    -0.472 r  uart_rs_inst/signal_reg_reg[3]/Q
                         net (fo=58, routed)          0.573     0.101    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[3]
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.800    -0.671    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X50Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.065    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.118ns (16.893%)  route 0.581ns (83.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.627    -0.590    uart_rs_inst/clk_out1
    SLICE_X46Y107        FDRE                                         r  uart_rs_inst/signal_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.118    -0.472 r  uart_rs_inst/signal_reg_reg[4]/Q
                         net (fo=4, routed)           0.581     0.108    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[4]
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.800    -0.671    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X50Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.058    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.118ns (16.227%)  route 0.609ns (83.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X54Y105        FDRE                                         r  uart_rs_inst/value_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.118    -0.504 r  uart_rs_inst/value_reg_reg[16]/Q
                         net (fo=11, routed)          0.609     0.105    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[16]
    SLICE_X52Y121        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.803    -0.668    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X52Y121        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X52Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.065    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.155ns (22.345%)  route 0.539ns (77.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.596    -0.621    uart_rs_inst/clk_out1
    SLICE_X51Y105        FDRE                                         r  uart_rs_inst/value_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.091    -0.530 r  uart_rs_inst/value_reg_reg[7]/Q
                         net (fo=15, routed)          0.539     0.008    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[7]
    SLICE_X68Y122        LUT3 (Prop_lut3_I1_O)        0.064     0.072 r  overlay_m1/ila_0_inst/inst/ila_core_inst/probeDelay1[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.072    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X68Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.800    -0.671    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X68Y122        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X68Y122        FDRE (Hold_fdre_C_D)         0.061    -0.099    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.100ns (12.650%)  route 0.691ns (87.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.596    -0.621    uart_rs_inst/clk_out1
    SLICE_X53Y104        FDRE                                         r  uart_rs_inst/value_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.521 r  uart_rs_inst/value_reg_reg[23]/Q
                         net (fo=12, routed)          0.691     0.169    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[23]
    SLICE_X52Y121        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.803    -0.668    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X52Y121        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X52Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.003    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.100ns (13.567%)  route 0.637ns (86.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.596    -0.621    uart_rs_inst/clk_out1
    SLICE_X53Y106        FDRE                                         r  uart_rs_inst/value_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.100    -0.521 r  uart_rs_inst/value_reg_reg[21]/Q
                         net (fo=11, routed)          0.637     0.116    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[21]
    SLICE_X52Y121        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.803    -0.668    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X52Y121        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism              0.325    -0.343    
                         clock uncertainty            0.186    -0.157    
    SLICE_X52Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.058    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.118ns (15.922%)  route 0.623ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X52Y108        FDRE                                         r  uart_rs_inst/value_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.118    -0.504 r  uart_rs_inst/value_reg_reg[29]/Q
                         net (fo=8, routed)           0.623     0.119    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[29]
    SLICE_X52Y122        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.802    -0.669    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X52Y122        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.325    -0.344    
                         clock uncertainty            0.186    -0.158    
    SLICE_X52Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.059    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.118ns (16.740%)  route 0.587ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.627    -0.590    uart_rs_inst/clk_out1
    SLICE_X46Y107        FDRE                                         r  uart_rs_inst/value_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.118    -0.472 r  uart_rs_inst/value_reg_reg[14]/Q
                         net (fo=8, routed)           0.587     0.115    overlay_m1/ila_0_inst/inst/ila_core_inst/probe1[14]
    SLICE_X50Y122        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.802    -0.669    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y122        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.325    -0.344    
                         clock uncertainty            0.186    -0.158    
    SLICE_X50Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.064    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rs_inst/value_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.805%)  route 0.575ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X53Y107        FDRE                                         r  uart_rs_inst/value_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/value_reg_reg[26]/Q
                         net (fo=13, routed)          0.575     0.053    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[18]
    SLICE_X72Y124        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.796    -0.675    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X72Y124        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/C
                         clock pessimism              0.325    -0.350    
                         clock uncertainty            0.186    -0.164    
    SLICE_X72Y124        FDRE (Hold_fdre_C_D)         0.038    -0.126    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.118ns (16.806%)  route 0.584ns (83.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.627    -0.590    uart_rs_inst/clk_out1
    SLICE_X46Y107        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.118    -0.472 r  uart_rs_inst/signal_reg_reg[0]/Q
                         net (fo=15, routed)          0.584     0.112    overlay_m1/ila_0_inst/inst/ila_core_inst/probe0[0]
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.800    -0.671    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.325    -0.346    
                         clock uncertainty            0.186    -0.160    
    SLICE_X50Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.068    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  clk_out2_sys_pll

Setup :          216  Failing Endpoints,  Worst Slack       -6.000ns,  Total Violation    -1220.845ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.000ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.909ns  (logic 0.266ns (29.253%)  route 0.643ns (70.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 4993.280 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.611ns = ( 4998.194 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.371  4998.194    overlay_m1/pclk
    SLICE_X79Y125        FDPE                                         r  overlay_m1/mouse_x_d0_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDPE (Prop_fdpe_C_Q)         0.223  4998.417 r  overlay_m1/mouse_x_d0_reg[1]_P/Q
                         net (fo=1, routed)           0.325  4998.742    overlay_m1/mouse_x_d0_reg[1]_P_n_0
    SLICE_X79Y124        LUT3 (Prop_lut3_I0_O)        0.043  4998.785 r  overlay_m1/mouse_x_d0_inferred_i_11/O
                         net (fo=4, routed)           0.319  4999.104    overlay_m1/ila_0_inst/inst/ila_core_inst/probe3[1]
    SLICE_X78Y122        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.243  4993.280    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X78Y122        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.000  4993.280    
                         clock uncertainty           -0.150  4993.129    
    SLICE_X78Y122        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026  4993.104    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                       4993.103    
                         arrival time                       -4999.104    
  -------------------------------------------------------------------
                         slack                                 -6.000    

Slack (VIOLATED) :        -5.987ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.871ns  (logic 0.329ns (37.776%)  route 0.542ns (62.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4998.214 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.391  4998.214    overlay_m1/pclk
    SLICE_X85Y119        FDPE                                         r  overlay_m1/mouse_x_d0_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDPE (Prop_fdpe_C_Q)         0.204  4998.418 r  overlay_m1/mouse_x_d0_reg[6]_P/Q
                         net (fo=1, routed)           0.232  4998.650    overlay_m1/mouse_x_d0_reg[6]_P_n_0
    SLICE_X85Y119        LUT3 (Prop_lut3_I0_O)        0.125  4998.775 r  overlay_m1/mouse_x_d0_inferred_i_6/O
                         net (fo=4, routed)           0.310  4999.085    overlay_m1/ila_0_inst/inst/ila_core_inst/probe3[6]
    SLICE_X82Y119        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.259  4993.295    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X82Y119        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X82Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  4993.098    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                       4993.098    
                         arrival time                       -4999.085    
  -------------------------------------------------------------------
                         slack                                 -5.987    

Slack (VIOLATED) :        -5.987ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.890ns  (logic 0.266ns (29.898%)  route 0.624ns (70.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.628ns = ( 4998.211 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.388  4998.211    overlay_m1/pclk
    SLICE_X84Y121        FDPE                                         r  overlay_m1/mouse_x_d0_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDPE (Prop_fdpe_C_Q)         0.223  4998.434 r  overlay_m1/mouse_x_d0_reg[4]_P/Q
                         net (fo=1, routed)           0.237  4998.671    overlay_m1/mouse_x_d0_reg[4]_P_n_0
    SLICE_X85Y121        LUT3 (Prop_lut3_I0_O)        0.043  4998.714 r  overlay_m1/mouse_x_d0_inferred_i_8/O
                         net (fo=4, routed)           0.387  4999.101    overlay_m1/ila_0_inst/inst/ila_core_inst/probe3[4]
    SLICE_X82Y119        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.259  4993.295    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X82Y119        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X82Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031  4993.114    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                       4993.114    
                         arrival time                       -4999.101    
  -------------------------------------------------------------------
                         slack                                 -5.987    

Slack (VIOLATED) :        -5.963ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[11]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.867ns  (logic 0.266ns (30.689%)  route 0.601ns (69.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 4998.203 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.380  4998.203    overlay_m1/pclk
    SLICE_X75Y118        FDPE                                         r  overlay_m1/mouse_y_d0_reg[11]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDPE (Prop_fdpe_C_Q)         0.223  4998.426 r  overlay_m1/mouse_y_d0_reg[11]_P/Q
                         net (fo=1, routed)           0.395  4998.820    overlay_m1/mouse_y_d0_reg[11]_P_n_0
    SLICE_X75Y116        LUT3 (Prop_lut3_I0_O)        0.043  4998.863 r  overlay_m1/mouse_y_d0_inferred_i_1/O
                         net (fo=4, routed)           0.206  4999.069    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[11]
    SLICE_X73Y116        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.252  4993.289    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X73Y116        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X73Y116        FDRE (Setup_fdre_C_D)       -0.031  4993.107    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                       4993.107    
                         arrival time                       -4999.070    
  -------------------------------------------------------------------
                         slack                                 -5.963    

Slack (VIOLATED) :        -5.958ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.842ns  (logic 0.302ns (35.878%)  route 0.540ns (64.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 4993.288 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.623ns = ( 4998.207 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.383  4998.206    overlay_m1/pclk
    SLICE_X78Y114        FDPE                                         r  overlay_m1/mouse_y_d0_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDPE (Prop_fdpe_C_Q)         0.259  4998.464 r  overlay_m1/mouse_y_d0_reg[6]_P/Q
                         net (fo=1, routed)           0.242  4998.707    overlay_m1/mouse_y_d0_reg[6]_P_n_0
    SLICE_X75Y114        LUT3 (Prop_lut3_I0_O)        0.043  4998.750 r  overlay_m1/mouse_y_d0_inferred_i_6/O
                         net (fo=4, routed)           0.297  4999.047    overlay_m1/ila_0_inst/inst/ila_core_inst/probe5[6]
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.251  4993.288    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/CLK
                         clock pessimism              0.000  4993.288    
                         clock uncertainty           -0.150  4993.137    
    SLICE_X74Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  4993.090    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8
  -------------------------------------------------------------------
                         required time                       4993.090    
                         arrival time                       -4999.048    
  -------------------------------------------------------------------
                         slack                                 -5.958    

Slack (VIOLATED) :        -5.950ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.849ns  (logic 0.302ns (35.578%)  route 0.547ns (64.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 4993.288 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 4998.208 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.384  4998.207    overlay_m1/pclk
    SLICE_X74Y114        FDCE                                         r  overlay_m1/mouse_y_d0_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDCE (Prop_fdce_C_Q)         0.259  4998.465 r  overlay_m1/mouse_y_d0_reg[4]_C/Q
                         net (fo=2, routed)           0.253  4998.719    overlay_m1/mouse_y_d0_reg[4]_C_n_0
    SLICE_X74Y115        LUT3 (Prop_lut3_I2_O)        0.043  4998.762 r  overlay_m1/mouse_y_d0_inferred_i_8/O
                         net (fo=4, routed)           0.294  4999.055    overlay_m1/ila_0_inst/inst/ila_core_inst/probe5[4]
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.251  4993.288    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
                         clock pessimism              0.000  4993.288    
                         clock uncertainty           -0.150  4993.137    
    SLICE_X74Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031  4993.106    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8
  -------------------------------------------------------------------
                         required time                       4993.106    
                         arrival time                       -4999.056    
  -------------------------------------------------------------------
                         slack                                 -5.950    

Slack (VIOLATED) :        -5.950ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.850ns  (logic 0.330ns (38.842%)  route 0.520ns (61.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 4993.288 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 4998.208 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.384  4998.207    overlay_m1/pclk
    SLICE_X75Y114        FDPE                                         r  overlay_m1/mouse_y_d0_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDPE (Prop_fdpe_C_Q)         0.204  4998.411 r  overlay_m1/mouse_y_d0_reg[5]_P/Q
                         net (fo=1, routed)           0.234  4998.645    overlay_m1/mouse_y_d0_reg[5]_P_n_0
    SLICE_X75Y114        LUT3 (Prop_lut3_I0_O)        0.126  4998.771 r  overlay_m1/mouse_y_d0_inferred_i_7/O
                         net (fo=4, routed)           0.286  4999.057    overlay_m1/ila_0_inst/inst/ila_core_inst/probe5[5]
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.251  4993.288    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/CLK
                         clock pessimism              0.000  4993.288    
                         clock uncertainty           -0.150  4993.137    
    SLICE_X74Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030  4993.107    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8
  -------------------------------------------------------------------
                         required time                       4993.107    
                         arrival time                       -4999.057    
  -------------------------------------------------------------------
                         slack                                 -5.950    

Slack (VIOLATED) :        -5.947ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[10]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.844ns  (logic 0.302ns (35.774%)  route 0.542ns (64.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 4993.288 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.621ns = ( 4998.204 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.381  4998.204    overlay_m1/pclk
    SLICE_X74Y117        FDPE                                         r  overlay_m1/mouse_y_d0_reg[10]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y117        FDPE (Prop_fdpe_C_Q)         0.259  4998.462 r  overlay_m1/mouse_y_d0_reg[10]_P/Q
                         net (fo=1, routed)           0.335  4998.797    overlay_m1/mouse_y_d0_reg[10]_P_n_0
    SLICE_X73Y116        LUT3 (Prop_lut3_I0_O)        0.043  4998.840 r  overlay_m1/mouse_y_d0_inferred_i_2/O
                         net (fo=4, routed)           0.208  4999.047    overlay_m1/ila_0_inst/inst/ila_core_inst/probe5[10]
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.251  4993.288    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X74Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism              0.000  4993.288    
                         clock uncertainty           -0.150  4993.137    
    SLICE_X74Y116        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036  4993.101    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                       4993.102    
                         arrival time                       -4999.048    
  -------------------------------------------------------------------
                         slack                                 -5.947    

Slack (VIOLATED) :        -5.947ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.845ns  (logic 0.329ns (38.929%)  route 0.516ns (61.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 4998.213 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.390  4998.213    overlay_m1/pclk
    SLICE_X83Y118        FDPE                                         r  overlay_m1/mouse_x_d0_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDPE (Prop_fdpe_C_Q)         0.204  4998.417 r  overlay_m1/mouse_x_d0_reg[7]_P/Q
                         net (fo=1, routed)           0.232  4998.649    overlay_m1/mouse_x_d0_reg[7]_P_n_0
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.125  4998.774 r  overlay_m1/mouse_x_d0_inferred_i_5/O
                         net (fo=4, routed)           0.284  4999.058    overlay_m1/ila_0_inst/inst/ila_core_inst/probe3[7]
    SLICE_X82Y119        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.259  4993.295    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X82Y119        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X82Y119        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034  4993.111    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                       4993.111    
                         arrival time                       -4999.059    
  -------------------------------------------------------------------
                         slack                                 -5.947    

Slack (VIOLATED) :        -5.944ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.868ns  (logic 0.329ns (37.902%)  route 0.539ns (62.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 4993.298 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4998.214 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2763, routed)        1.391  4998.214    overlay_m1/pclk
    SLICE_X85Y119        FDPE                                         r  overlay_m1/mouse_x_d0_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDPE (Prop_fdpe_C_Q)         0.204  4998.418 r  overlay_m1/mouse_x_d0_reg[6]_P/Q
                         net (fo=1, routed)           0.232  4998.650    overlay_m1/mouse_x_d0_reg[6]_P_n_0
    SLICE_X85Y119        LUT3 (Prop_lut3_I0_O)        0.125  4998.775 r  overlay_m1/mouse_x_d0_inferred_i_6/O
                         net (fo=4, routed)           0.307  4999.082    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[6]
    SLICE_X84Y119        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.261  4993.298    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X84Y119        FDRE                                         r  overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000  4993.298    
                         clock uncertainty           -0.150  4993.147    
    SLICE_X84Y119        FDRE (Setup_fdre_C_D)       -0.009  4993.139    overlay_m1/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                       4993.138    
                         arrival time                       -4999.082    
  -------------------------------------------------------------------
                         slack                                 -5.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 overlay_m1/D2_START_Y_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.625     1.806    overlay_m1/pclk
    SLICE_X43Y116        FDPE                                         r  overlay_m1/D2_START_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.906 r  overlay_m1/D2_START_Y_reg[3]/Q
                         net (fo=2, routed)           0.062     1.969    overlay_m1/ila_0_inst/inst/ila_core_inst/probe7[3]
    SLICE_X42Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.842    -0.629    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X42Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism              0.000    -0.629    
                         clock uncertainty            0.150    -0.479    
    SLICE_X42Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.325    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.345ns  (arrival time - required time)
  Source:                 overlay_m1/D2_START_Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.625     1.806    overlay_m1/pclk
    SLICE_X43Y116        FDCE                                         r  overlay_m1/D2_START_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.100     1.906 r  overlay_m1/D2_START_Y_reg[0]/Q
                         net (fo=2, routed)           0.062     1.968    overlay_m1/ila_0_inst/inst/ila_core_inst/probe7[0]
    SLICE_X42Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.842    -0.629    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X42Y116        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism              0.000    -0.629    
                         clock uncertainty            0.150    -0.479    
    SLICE_X42Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.377    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.352ns  (arrival time - required time)
  Source:                 overlay_m1/D1_START_Y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.272%)  route 0.121ns (54.728%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.627     1.808    overlay_m1/pclk
    SLICE_X41Y115        FDCE                                         r  overlay_m1/D1_START_Y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  overlay_m1/D1_START_Y_reg[15]/Q
                         net (fo=4, routed)           0.121     2.029    overlay_m1/ila_0_inst/inst/ila_core_inst/probe6[15]
    SLICE_X42Y114        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.844    -0.627    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X42Y114        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
                         clock pessimism              0.000    -0.627    
                         clock uncertainty            0.150    -0.477    
    SLICE_X42Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.323    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.355ns  (arrival time - required time)
  Source:                 overlay_m1/D1_START_Y_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.481%)  route 0.125ns (55.519%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.627     1.808    overlay_m1/pclk
    SLICE_X41Y113        FDPE                                         r  overlay_m1/D1_START_Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDPE (Prop_fdpe_C_Q)         0.100     1.908 r  overlay_m1/D1_START_Y_reg[7]/Q
                         net (fo=5, routed)           0.125     2.033    overlay_m1/ila_0_inst/inst/ila_core_inst/probe6[7]
    SLICE_X42Y112        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X42Y112        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
                         clock pessimism              0.000    -0.626    
                         clock uncertainty            0.150    -0.476    
    SLICE_X42Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.322    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.356ns  (arrival time - required time)
  Source:                 overlay_m1/D2_START_Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.223%)  route 0.098ns (51.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.621     1.802    overlay_m1/pclk
    SLICE_X47Y118        FDCE                                         r  overlay_m1/D2_START_Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.091     1.893 r  overlay_m1/D2_START_Y_reg[19]/Q
                         net (fo=2, routed)           0.098     1.991    overlay_m1/ila_0_inst/inst/ila_core_inst/probe7[19]
    SLICE_X46Y118        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.838    -0.633    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X46Y118        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/CLK
                         clock pessimism              0.000    -0.633    
                         clock uncertainty            0.150    -0.483    
    SLICE_X46Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.365    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.356ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.245%)  route 0.126ns (55.755%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.591     1.772    overlay_m1/pclk
    SLICE_X61Y113        FDCE                                         r  overlay_m1/mouse_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.100     1.872 r  overlay_m1/mouse_y_reg[7]/Q
                         net (fo=8, routed)           0.126     1.998    overlay_m1/ila_0_inst/inst/ila_core_inst/probe4[7]
    SLICE_X62Y112        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.809    -0.662    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X62Y112        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8/CLK
                         clock pessimism              0.000    -0.662    
                         clock uncertainty            0.150    -0.512    
    SLICE_X62Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.358    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.375ns  (arrival time - required time)
  Source:                 overlay_m1/D2_START_Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.594%)  route 0.146ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.628     1.809    overlay_m1/pclk
    SLICE_X43Y110        FDCE                                         r  overlay_m1/D2_START_Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDCE (Prop_fdce_C_Q)         0.100     1.909 r  overlay_m1/D2_START_Y_reg[11]/Q
                         net (fo=2, routed)           0.146     2.056    overlay_m1/ila_0_inst/inst/ila_core_inst/probe7[11]
    SLICE_X42Y111        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.847    -0.624    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X42Y111        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/CLK
                         clock pessimism              0.000    -0.624    
                         clock uncertainty            0.150    -0.474    
    SLICE_X42Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.320    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.380ns  (arrival time - required time)
  Source:                 overlay_m1/win_pos_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][137]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (57.997%)  route 0.066ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.587     1.768    overlay_m1/pclk
    SLICE_X51Y120        FDCE                                         r  overlay_m1/win_pos_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDCE (Prop_fdce_C_Q)         0.091     1.859 r  overlay_m1/win_pos_y_reg[9]/Q
                         net (fo=6, routed)           0.066     1.925    overlay_m1/ila_0_inst/inst/ila_core_inst/probe8[9]
    SLICE_X50Y120        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][137]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.804    -0.667    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y120        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][137]_srl8/CLK
                         clock pessimism              0.000    -0.667    
                         clock uncertainty            0.150    -0.517    
    SLICE_X50Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.455    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][137]_srl8
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (arrival time - required time)
  Source:                 overlay_m1/win_pos_y_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][136]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.158%)  route 0.060ns (39.842%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.587     1.768    overlay_m1/pclk
    SLICE_X51Y120        FDPE                                         r  overlay_m1/win_pos_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDPE (Prop_fdpe_C_Q)         0.091     1.859 r  overlay_m1/win_pos_y_reg[8]/Q
                         net (fo=7, routed)           0.060     1.919    overlay_m1/ila_0_inst/inst/ila_core_inst/probe8[8]
    SLICE_X50Y120        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][136]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.804    -0.667    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y120        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][136]_srl8/CLK
                         clock pessimism              0.000    -0.667    
                         clock uncertainty            0.150    -0.517    
    SLICE_X50Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.461    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][136]_srl8
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 overlay_m1/win_pos_y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.905%)  route 0.061ns (40.095%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.587     1.768    overlay_m1/pclk
    SLICE_X51Y120        FDCE                                         r  overlay_m1/win_pos_y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDCE (Prop_fdce_C_Q)         0.091     1.859 r  overlay_m1/win_pos_y_reg[14]/Q
                         net (fo=4, routed)           0.061     1.920    overlay_m1/ila_0_inst/inst/ila_core_inst/probe8[14]
    SLICE_X50Y120        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.804    -0.667    overlay_m1/ila_0_inst/inst/ila_core_inst/clk
    SLICE_X50Y120        SRL16E                                       r  overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8/CLK
                         clock pessimism              0.000    -0.667    
                         clock uncertainty            0.150    -0.517    
    SLICE_X50Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.461    overlay_m1/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  2.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.259ns (8.459%)  route 2.803ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.803     1.040    i2c_config_m1/power_on_rst1
    SLICE_X19Y76         FDCE                                         f  i2c_config_m1/ms_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.492     8.529    i2c_config_m1/clk_out1
    SLICE_X19Y76         FDCE                                         r  i2c_config_m1/ms_cnt_reg[4]/C
                         clock pessimism             -0.611     7.918    
                         clock uncertainty           -0.066     7.851    
    SLICE_X19Y76         FDCE (Recov_fdce_C_CLR)     -0.212     7.639    i2c_config_m1/ms_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.259ns (8.498%)  route 2.789ns (91.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.789     1.026    i2c_config_m1/power_on_rst1
    SLICE_X17Y74         FDCE                                         f  i2c_config_m1/lut_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.491     8.528    i2c_config_m1/clk_out1
    SLICE_X17Y74         FDCE                                         r  i2c_config_m1/lut_index_reg[9]/C
                         clock pessimism             -0.611     7.917    
                         clock uncertainty           -0.066     7.850    
    SLICE_X17Y74         FDCE (Recov_fdce_C_CLR)     -0.212     7.638    i2c_config_m1/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.259ns (8.532%)  route 2.777ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.777     1.014    i2c_config_m1/power_on_rst1
    SLICE_X19Y77         FDCE                                         f  i2c_config_m1/ms_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.493     8.530    i2c_config_m1/clk_out1
    SLICE_X19Y77         FDCE                                         r  i2c_config_m1/ms_cnt_reg[5]/C
                         clock pessimism             -0.611     7.919    
                         clock uncertainty           -0.066     7.852    
    SLICE_X19Y77         FDCE (Recov_fdce_C_CLR)     -0.212     7.640    i2c_config_m1/ms_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.259ns (8.532%)  route 2.777ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.777     1.014    i2c_config_m1/power_on_rst1
    SLICE_X19Y77         FDCE                                         f  i2c_config_m1/ms_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.493     8.530    i2c_config_m1/clk_out1
    SLICE_X19Y77         FDCE                                         r  i2c_config_m1/ms_cnt_reg[6]/C
                         clock pessimism             -0.611     7.919    
                         clock uncertainty           -0.066     7.852    
    SLICE_X19Y77         FDCE (Recov_fdce_C_CLR)     -0.212     7.640    i2c_config_m1/ms_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.259ns (8.532%)  route 2.777ns (91.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.777     1.014    i2c_config_m1/power_on_rst1
    SLICE_X19Y77         FDCE                                         f  i2c_config_m1/ms_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.493     8.530    i2c_config_m1/clk_out1
    SLICE_X19Y77         FDCE                                         r  i2c_config_m1/ms_cnt_reg[8]/C
                         clock pessimism             -0.611     7.919    
                         clock uncertainty           -0.066     7.852    
    SLICE_X19Y77         FDCE (Recov_fdce_C_CLR)     -0.212     7.640    i2c_config_m1/ms_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.259ns (8.459%)  route 2.803ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.803     1.040    i2c_config_m1/power_on_rst1
    SLICE_X19Y76         FDPE                                         f  i2c_config_m1/ms_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.492     8.529    i2c_config_m1/clk_out1
    SLICE_X19Y76         FDPE                                         r  i2c_config_m1/ms_cnt_reg[0]/C
                         clock pessimism             -0.611     7.918    
                         clock uncertainty           -0.066     7.851    
    SLICE_X19Y76         FDPE (Recov_fdpe_C_PRE)     -0.178     7.673    i2c_config_m1/ms_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.259ns (8.459%)  route 2.803ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.803     1.040    i2c_config_m1/power_on_rst1
    SLICE_X18Y76         FDCE                                         f  i2c_config_m1/ms_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.492     8.529    i2c_config_m1/clk_out1
    SLICE_X18Y76         FDCE                                         r  i2c_config_m1/ms_cnt_reg[1]/C
                         clock pessimism             -0.611     7.918    
                         clock uncertainty           -0.066     7.851    
    SLICE_X18Y76         FDCE (Recov_fdce_C_CLR)     -0.154     7.697    i2c_config_m1/ms_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.259ns (8.459%)  route 2.803ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.803     1.040    i2c_config_m1/power_on_rst1
    SLICE_X18Y76         FDCE                                         f  i2c_config_m1/ms_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.492     8.529    i2c_config_m1/clk_out1
    SLICE_X18Y76         FDCE                                         r  i2c_config_m1/ms_cnt_reg[2]/C
                         clock pessimism             -0.611     7.918    
                         clock uncertainty           -0.066     7.851    
    SLICE_X18Y76         FDCE (Recov_fdce_C_CLR)     -0.154     7.697    i2c_config_m1/ms_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.259ns (8.459%)  route 2.803ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.803     1.040    i2c_config_m1/power_on_rst1
    SLICE_X18Y76         FDCE                                         f  i2c_config_m1/ms_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.492     8.529    i2c_config_m1/clk_out1
    SLICE_X18Y76         FDCE                                         r  i2c_config_m1/ms_cnt_reg[3]/C
                         clock pessimism             -0.611     7.918    
                         clock uncertainty           -0.066     7.851    
    SLICE_X18Y76         FDCE (Recov_fdce_C_CLR)     -0.154     7.697    i2c_config_m1/ms_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.259ns (8.498%)  route 2.789ns (91.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.642    -2.022    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.259    -1.763 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.789     1.026    i2c_config_m1/power_on_rst1
    SLICE_X16Y74         FDCE                                         f  i2c_config_m1/lut_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.491     8.528    i2c_config_m1/clk_out1
    SLICE_X16Y74         FDCE                                         r  i2c_config_m1/lut_index_reg[0]/C
                         clock pessimism             -0.611     7.917    
                         clock uncertainty           -0.066     7.850    
    SLICE_X16Y74         FDCE (Recov_fdce_C_CLR)     -0.154     7.696    i2c_config_m1/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.542%)  route 0.205ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.205    -0.199    i2c_config_m0/power_on_rst1
    SLICE_X6Y90          FDCE                                         f  i2c_config_m0/timer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y90          FDCE                                         r  i2c_config_m0/timer_cnt_reg[4]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.542%)  route 0.205ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.205    -0.199    i2c_config_m0/power_on_rst1
    SLICE_X6Y90          FDCE                                         f  i2c_config_m0/timer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y90          FDCE                                         r  i2c_config_m0/timer_cnt_reg[5]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.542%)  route 0.205ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.205    -0.199    i2c_config_m0/power_on_rst1
    SLICE_X6Y90          FDCE                                         f  i2c_config_m0/timer_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y90          FDCE                                         r  i2c_config_m0/timer_cnt_reg[6]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.542%)  route 0.205ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.205    -0.199    i2c_config_m0/power_on_rst1
    SLICE_X6Y90          FDCE                                         f  i2c_config_m0/timer_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y90          FDCE                                         r  i2c_config_m0/timer_cnt_reg[7]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.310%)  route 0.236ns (66.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.236    -0.168    i2c_config_m0/power_on_rst1
    SLICE_X6Y92          FDCE                                         f  i2c_config_m0/timer_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y92          FDCE                                         r  i2c_config_m0/timer_cnt_reg[12]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.310%)  route 0.236ns (66.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.236    -0.168    i2c_config_m0/power_on_rst1
    SLICE_X6Y92          FDCE                                         f  i2c_config_m0/timer_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y92          FDCE                                         r  i2c_config_m0/timer_cnt_reg[13]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.310%)  route 0.236ns (66.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.236    -0.168    i2c_config_m0/power_on_rst1
    SLICE_X6Y92          FDCE                                         f  i2c_config_m0/timer_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y92          FDCE                                         r  i2c_config_m0/timer_cnt_reg[14]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.310%)  route 0.236ns (66.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.236    -0.168    i2c_config_m0/power_on_rst1
    SLICE_X6Y92          FDCE                                         f  i2c_config_m0/timer_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.966    -0.505    i2c_config_m0/clk_out1
    SLICE_X6Y92          FDCE                                         r  i2c_config_m0/timer_cnt_reg[15]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.050    -0.509    i2c_config_m0/timer_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_bits_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.632    -0.585    reset_power_on_m0/clk_out1
    SLICE_X40Y102        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=855, routed)         0.231    -0.254    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X42Y103        FDCE                                         f  uart_rs_inst/uart_rx_inst/rx_bits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.849    -0.622    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X42Y103        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_bits_reg[0]/C
                         clock pessimism              0.066    -0.556    
    SLICE_X42Y103        FDCE (Remov_fdce_C_CLR)     -0.050    -0.606    uart_rs_inst/uart_rx_inst/rx_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/timer_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.118ns (31.945%)  route 0.251ns (68.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.695    -0.522    reset_power_on_m1/clk_out1
    SLICE_X8Y90          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.118    -0.404 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.251    -0.153    i2c_config_m0/power_on_rst1
    SLICE_X6Y89          FDCE                                         f  i2c_config_m0/timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.965    -0.506    i2c_config_m0/clk_out1
    SLICE_X6Y89          FDCE                                         r  i2c_config_m0/timer_cnt_reg[0]/C
                         clock pessimism              0.046    -0.460    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.050    -0.510    i2c_config_m0/timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.330ns (22.715%)  route 1.123ns (77.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.395    -2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X53Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.204    -2.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X53Y147        LUT2 (Prop_lut2_I1_O)        0.126    -1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.664    -0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X52Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.262     3.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.593     2.706    
                         clock uncertainty           -0.060     2.645    
    SLICE_X52Y145        FDPE (Recov_fdpe_C_PRE)     -0.187     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.330ns (22.715%)  route 1.123ns (77.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.395    -2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X53Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_fdre_C_Q)         0.204    -2.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X53Y147        LUT2 (Prop_lut2_I1_O)        0.126    -1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.664    -0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X52Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.262     3.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.593     2.706    
                         clock uncertainty           -0.060     2.645    
    SLICE_X52Y145        FDPE (Recov_fdpe_C_PRE)     -0.187     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.223ns (16.078%)  route 1.164ns (83.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.164    -0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.320     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.212     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.223ns (16.867%)  route 1.099ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.099    -0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.320     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X47Y147        FDCE (Recov_fdce_C_CLR)     -0.212     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.223ns (17.002%)  route 1.089ns (82.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.089    -0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.320     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X48Y148        FDCE (Recov_fdce_C_CLR)     -0.212     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.223ns (17.029%)  route 1.086ns (82.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.086    -0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.320     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X49Y148        FDCE (Recov_fdce_C_CLR)     -0.212     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.223ns (16.766%)  route 1.107ns (83.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.107    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.322     3.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.592     2.767    
                         clock uncertainty           -0.060     2.706    
    SLICE_X45Y147        FDCE (Recov_fdce_C_CLR)     -0.212     2.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          2.494    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.223ns (16.867%)  route 1.099ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.099    -0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.320     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X46Y147        FDCE (Recov_fdce_C_CLR)     -0.154     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.223ns (16.867%)  route 1.099ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.454    -2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.987 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.099    -0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.320     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.613     2.744    
                         clock uncertainty           -0.060     2.683    
    SLICE_X46Y147        FDCE (Recov_fdce_C_CLR)     -0.154     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.330ns (25.466%)  route 0.966ns (74.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 3.355 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.453    -2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.204    -2.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y136        LUT2 (Prop_lut2_I1_O)        0.126    -1.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.507    -0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X43Y138        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        1.318     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.613     2.742    
                         clock uncertainty           -0.060     2.681    
    SLICE_X43Y138        FDPE (Recov_fdpe_C_PRE)     -0.178     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.503    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDCE (Remov_fdce_C_CLR)     -0.069    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.041%)  route 0.144ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.628    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144    -0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y138        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.845    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y138        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.066    -0.560    
    SLICE_X49Y138        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.104%)  route 0.170ns (62.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.629    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.170    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.846    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.066    -0.559    
    SLICE_X46Y140        FDCE (Remov_fdce_C_CLR)     -0.050    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.821%)  route 0.143ns (57.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.597    -0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDPE (Prop_fdpe_C_Q)         0.107    -0.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.143    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y147        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2691, routed)        0.816    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.066    -0.589    
    SLICE_X52Y147        FDPE (Remov_fdpe_C_PRE)     -0.088    -0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.187    37.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.031    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.651    

Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.187    37.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.031    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.651    

Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.187    37.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.031    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.651    

Slack (MET) :             30.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.154    37.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.064    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.684    

Slack (MET) :             30.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.154    37.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.064    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.684    

Slack (MET) :             30.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.154    37.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.064    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.684    

Slack (MET) :             30.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.872%)  route 1.665ns (80.128%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 36.733 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.606     6.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.320    36.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.520    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X42Y141        FDCE (Recov_fdce_C_CLR)     -0.154    37.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.064    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 30.684    

Slack (MET) :             30.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.413ns (21.736%)  route 1.487ns (78.264%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.322    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.520    37.255    
                         clock uncertainty           -0.035    37.220    
    SLICE_X41Y141        FDCE (Recov_fdce_C_CLR)     -0.212    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 30.807    

Slack (MET) :             30.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.413ns (21.736%)  route 1.487ns (78.264%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.322    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.520    37.255    
                         clock uncertainty           -0.035    37.220    
    SLICE_X41Y141        FDCE (Recov_fdce_C_CLR)     -0.212    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 30.807    

Slack (MET) :             30.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.413ns (21.736%)  route 1.487ns (78.264%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.204     4.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.531     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X37Y135        LUT6 (Prop_lut6_I5_O)        0.123     5.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     5.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y137        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.104     5.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X41Y137        LUT1 (Prop_lut1_I0_O)        0.043     5.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     6.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.322    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.520    37.255    
                         clock uncertainty           -0.035    37.220    
    SLICE_X41Y141        FDCE (Recov_fdce_C_CLR)     -0.212    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 30.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.597     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.107     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y149        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.816     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.464     2.098    
    SLICE_X50Y149        FDPE (Remov_fdpe_C_PRE)     -0.088     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.140     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.464     2.127    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.140     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.464     2.127    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.140     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.464     2.127    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.140     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.464     2.127    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.140     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.464     2.127    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y140        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.140     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X47Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.464     2.127    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.030%)  route 0.150ns (59.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.597     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X51Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.816     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X51Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.464     2.098    
    SLICE_X51Y147        FDCE (Remov_fdce_C_CLR)     -0.069     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.030%)  route 0.150ns (59.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.597     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X51Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.816     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X51Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.464     2.098    
    SLICE_X51Y147        FDCE (Remov_fdce_C_CLR)     -0.069     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.030%)  route 0.150ns (59.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.597     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X51Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.816     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X51Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.464     2.098    
    SLICE_X51Y147        FDCE (Remov_fdce_C_CLR)     -0.069     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][6]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.302ns (16.654%)  route 1.511ns (83.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 10.913 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.392     4.632    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y103        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDPE (Prop_fdpe_C_Q)         0.259     4.891 f  plot_m1/scale_p/simu_p/y_reg[0][6]/Q
                         net (fo=7, routed)           0.765     5.656    reset_power_on_m0/y_reg[0][11][6]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.043     5.699 f  reset_power_on_m0/y_reg[0][6]_LDC_i_1/O
                         net (fo=2, routed)           0.746     6.446    plot_m1/scale_p/rst_reg_reg_33
    SLICE_X65Y106        FDPE                                         f  plot_m1/scale_p/y_reg[0][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.259    10.913    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X65Y106        FDPE                                         r  plot_m1/scale_p/y_reg[0][6]_P/C
                         clock pessimism              0.341    11.254    
                         clock uncertainty           -0.035    11.219    
    SLICE_X65Y106        FDPE (Recov_fdpe_C_PRE)     -0.178    11.041    plot_m1/scale_p/y_reg[0][6]_P
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_x_d0_reg[5]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.407ns (23.945%)  route 1.293ns (76.055%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 10.913 - 6.667 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.388     4.628    overlay_m1/pclk
    SLICE_X82Y120        FDPE                                         r  overlay_m1/mouse_x_d0_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y120        FDPE (Prop_fdpe_C_Q)         0.236     4.864 r  overlay_m1/mouse_x_d0_reg[5]_P/Q
                         net (fo=1, routed)           0.244     5.109    overlay_m1/mouse_x_d0_reg[5]_P_n_0
    SLICE_X82Y120        LUT3 (Prop_lut3_I0_O)        0.128     5.237 r  overlay_m1/mouse_x_d0_inferred_i_7/O
                         net (fo=4, routed)           0.742     5.979    overlay_m1/mouse_x_d0[5]
    SLICE_X83Y120        LUT2 (Prop_lut2_I1_O)        0.043     6.022 f  overlay_m1/mouse_x_d0_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.306     6.328    overlay_m1/mouse_x_d0_reg[5]_LDC_i_2_n_0
    SLICE_X83Y119        FDCE                                         f  overlay_m1/mouse_x_d0_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.259    10.913    overlay_m1/pclk
    SLICE_X83Y119        FDCE                                         r  overlay_m1/mouse_x_d0_reg[5]_C/C
                         clock pessimism              0.361    11.274    
                         clock uncertainty           -0.035    11.239    
    SLICE_X83Y119        FDCE (Recov_fdce_C_CLR)     -0.212    11.027    overlay_m1/mouse_x_d0_reg[5]_C
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_d0_reg[2]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.373ns (22.889%)  route 1.257ns (77.111%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 10.910 - 6.667 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.389     4.629    overlay_m1/pclk
    SLICE_X63Y112        FDPE                                         r  overlay_m1/mouse_y_d0_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.204     4.833 r  overlay_m1/mouse_y_d0_reg[2]_P/Q
                         net (fo=1, routed)           0.327     5.160    overlay_m1/mouse_y_d0_reg[2]_P_n_0
    SLICE_X63Y114        LUT3 (Prop_lut3_I0_O)        0.126     5.286 r  overlay_m1/mouse_y_d0_inferred_i_10/O
                         net (fo=4, routed)           0.460     5.746    overlay_m1/mouse_y_d0[2]
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.043     5.789 f  overlay_m1/mouse_y_d0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.470     6.259    overlay_m1/mouse_y_d0_reg[2]_LDC_i_2_n_0
    SLICE_X63Y113        FDCE                                         f  overlay_m1/mouse_y_d0_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.256    10.910    overlay_m1/pclk
    SLICE_X63Y113        FDCE                                         r  overlay_m1/mouse_y_d0_reg[2]_C/C
                         clock pessimism              0.361    11.271    
                         clock uncertainty           -0.035    11.236    
    SLICE_X63Y113        FDCE (Recov_fdce_C_CLR)     -0.212    11.024    overlay_m1/mouse_y_d0_reg[2]_C
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_d0_reg[9]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.309ns (19.879%)  route 1.245ns (80.121%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 10.904 - 6.667 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.382     4.622    overlay_m1/pclk
    SLICE_X73Y117        FDPE                                         r  overlay_m1/mouse_y_d0_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDPE (Prop_fdpe_C_Q)         0.223     4.845 r  overlay_m1/mouse_y_d0_reg[9]_P/Q
                         net (fo=1, routed)           0.275     5.120    overlay_m1/mouse_y_d0_reg[9]_P_n_0
    SLICE_X75Y116        LUT3 (Prop_lut3_I0_O)        0.043     5.163 r  overlay_m1/mouse_y_d0_inferred_i_3/O
                         net (fo=4, routed)           0.636     5.799    overlay_m1/mouse_y_d0[9]
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043     5.842 f  overlay_m1/mouse_y_d0_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.335     6.177    overlay_m1/mouse_y_d0_reg[9]_LDC_i_2_n_0
    SLICE_X75Y117        FDCE                                         f  overlay_m1/mouse_y_d0_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.250    10.904    overlay_m1/pclk
    SLICE_X75Y117        FDCE                                         r  overlay_m1/mouse_y_d0_reg[9]_C/C
                         clock pessimism              0.341    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X75Y117        FDCE (Recov_fdce_C_CLR)     -0.212    10.998    overlay_m1/mouse_y_d0_reg[9]_C
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][8]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.273ns (18.908%)  route 1.171ns (81.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 10.911 - 6.667 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.390     4.630    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y107        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDPE (Prop_fdpe_C_Q)         0.223     4.853 r  plot_m1/scale_p/simu_p/x_reg[0][8]/Q
                         net (fo=7, routed)           0.763     5.617    reset_power_on_m0/Q[8]
    SLICE_X73Y108        LUT2 (Prop_lut2_I1_O)        0.050     5.667 f  reset_power_on_m0/x_reg[0][8]_LDC_i_2/O
                         net (fo=2, routed)           0.408     6.074    plot_m1/scale_p/rst_reg_reg_6
    SLICE_X73Y109        FDCE                                         f  plot_m1/scale_p/x_reg[0][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.257    10.911    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X73Y109        FDCE                                         r  plot_m1/scale_p/x_reg[0][8]_C/C
                         clock pessimism              0.341    11.252    
                         clock uncertainty           -0.035    11.217    
    SLICE_X73Y109        FDCE (Recov_fdce_C_CLR)     -0.301    10.916    plot_m1/scale_p/x_reg[0][8]_C
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_x_d0_reg[0]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.309ns (20.571%)  route 1.193ns (79.429%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 10.897 - 6.667 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.376     4.616    overlay_m1/pclk
    SLICE_X72Y122        FDPE                                         r  overlay_m1/mouse_x_d0_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDPE (Prop_fdpe_C_Q)         0.223     4.839 r  overlay_m1/mouse_x_d0_reg[0]_P/Q
                         net (fo=1, routed)           0.323     5.162    overlay_m1/mouse_x_d0_reg[0]_P_n_0
    SLICE_X75Y122        LUT3 (Prop_lut3_I0_O)        0.043     5.205 r  overlay_m1/mouse_x_d0_inferred_i_12/O
                         net (fo=4, routed)           0.544     5.748    overlay_m1/mouse_x_d0[0]
    SLICE_X76Y124        LUT2 (Prop_lut2_I1_O)        0.043     5.791 f  overlay_m1/mouse_x_d0_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.327     6.118    overlay_m1/mouse_x_d0_reg[0]_LDC_i_2_n_0
    SLICE_X76Y124        FDCE                                         f  overlay_m1/mouse_x_d0_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.243    10.897    overlay_m1/pclk
    SLICE_X76Y124        FDCE                                         r  overlay_m1/mouse_x_d0_reg[0]_C/C
                         clock pessimism              0.341    11.238    
                         clock uncertainty           -0.035    11.203    
    SLICE_X76Y124        FDCE (Recov_fdce_C_CLR)     -0.212    10.991    overlay_m1/mouse_x_d0_reg[0]_C
  -------------------------------------------------------------------
                         required time                         10.991    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_d0_reg[8]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.372ns (24.737%)  route 1.132ns (75.263%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 10.904 - 6.667 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.382     4.622    overlay_m1/pclk
    SLICE_X76Y116        FDPE                                         r  overlay_m1/mouse_y_d0_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y116        FDPE (Prop_fdpe_C_Q)         0.204     4.826 r  overlay_m1/mouse_y_d0_reg[8]_P/Q
                         net (fo=1, routed)           0.242     5.068    overlay_m1/mouse_y_d0_reg[8]_P_n_0
    SLICE_X76Y116        LUT3 (Prop_lut3_I0_O)        0.125     5.193 r  overlay_m1/mouse_y_d0_inferred_i_4/O
                         net (fo=4, routed)           0.674     5.867    overlay_m1/mouse_y_d0[8]
    SLICE_X76Y116        LUT2 (Prop_lut2_I1_O)        0.043     5.910 f  overlay_m1/mouse_y_d0_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.216     6.126    overlay_m1/mouse_y_d0_reg[8]_LDC_i_2_n_0
    SLICE_X76Y117        FDCE                                         f  overlay_m1/mouse_y_d0_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.250    10.904    overlay_m1/pclk
    SLICE_X76Y117        FDCE                                         r  overlay_m1/mouse_y_d0_reg[8]_C/C
                         clock pessimism              0.361    11.265    
                         clock uncertainty           -0.035    11.230    
    SLICE_X76Y117        FDCE (Recov_fdce_C_CLR)     -0.212    11.018    overlay_m1/mouse_y_d0_reg[8]_C
  -------------------------------------------------------------------
                         required time                         11.018    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_d0_reg[5]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.373ns (24.882%)  route 1.126ns (75.118%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.384     4.624    overlay_m1/pclk
    SLICE_X75Y114        FDPE                                         r  overlay_m1/mouse_y_d0_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDPE (Prop_fdpe_C_Q)         0.204     4.828 r  overlay_m1/mouse_y_d0_reg[5]_P/Q
                         net (fo=1, routed)           0.234     5.062    overlay_m1/mouse_y_d0_reg[5]_P_n_0
    SLICE_X75Y114        LUT3 (Prop_lut3_I0_O)        0.126     5.188 r  overlay_m1/mouse_y_d0_inferred_i_7/O
                         net (fo=4, routed)           0.539     5.727    overlay_m1/mouse_y_d0[5]
    SLICE_X76Y114        LUT2 (Prop_lut2_I1_O)        0.043     5.770 f  overlay_m1/mouse_y_d0_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.354     6.123    overlay_m1/mouse_y_d0_reg[5]_LDC_i_2_n_0
    SLICE_X76Y114        FDCE                                         f  overlay_m1/mouse_y_d0_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.253    10.907    overlay_m1/pclk
    SLICE_X76Y114        FDCE                                         r  overlay_m1/mouse_y_d0_reg[5]_C/C
                         clock pessimism              0.361    11.268    
                         clock uncertainty           -0.035    11.233    
    SLICE_X76Y114        FDCE (Recov_fdce_C_CLR)     -0.212    11.021    overlay_m1/mouse_y_d0_reg[5]_C
  -------------------------------------------------------------------
                         required time                         11.021    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_y_d0_reg[10]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_d0_reg[10]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.345ns (23.767%)  route 1.107ns (76.233%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 10.906 - 6.667 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.381     4.621    overlay_m1/pclk
    SLICE_X74Y117        FDPE                                         r  overlay_m1/mouse_y_d0_reg[10]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y117        FDPE (Prop_fdpe_C_Q)         0.259     4.880 r  overlay_m1/mouse_y_d0_reg[10]_P/Q
                         net (fo=1, routed)           0.335     5.215    overlay_m1/mouse_y_d0_reg[10]_P_n_0
    SLICE_X73Y116        LUT3 (Prop_lut3_I0_O)        0.043     5.258 r  overlay_m1/mouse_y_d0_inferred_i_2/O
                         net (fo=4, routed)           0.531     5.789    overlay_m1/mouse_y_d0[10]
    SLICE_X75Y115        LUT2 (Prop_lut2_I1_O)        0.043     5.832 f  overlay_m1/mouse_y_d0_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.241     6.073    overlay_m1/mouse_y_d0_reg[10]_LDC_i_2_n_0
    SLICE_X75Y115        FDCE                                         f  overlay_m1/mouse_y_d0_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.252    10.906    overlay_m1/pclk
    SLICE_X75Y115        FDCE                                         r  overlay_m1/mouse_y_d0_reg[10]_C/C
                         clock pessimism              0.361    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X75Y115        FDCE (Recov_fdce_C_CLR)     -0.212    11.020    overlay_m1/mouse_y_d0_reg[10]_C
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 overlay_m1/mouse_x_d0_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_x_d0_reg[6]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.372ns (26.088%)  route 1.054ns (73.912%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 10.913 - 6.667 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2763, routed)        1.391     4.631    overlay_m1/pclk
    SLICE_X85Y119        FDPE                                         r  overlay_m1/mouse_x_d0_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDPE (Prop_fdpe_C_Q)         0.204     4.835 r  overlay_m1/mouse_x_d0_reg[6]_P/Q
                         net (fo=1, routed)           0.232     5.067    overlay_m1/mouse_x_d0_reg[6]_P_n_0
    SLICE_X85Y119        LUT3 (Prop_lut3_I0_O)        0.125     5.192 r  overlay_m1/mouse_x_d0_inferred_i_6/O
                         net (fo=4, routed)           0.432     5.624    overlay_m1/mouse_x_d0[6]
    SLICE_X83Y120        LUT2 (Prop_lut2_I1_O)        0.043     5.667 f  overlay_m1/mouse_x_d0_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.057    overlay_m1/mouse_x_d0_reg[6]_LDC_i_2_n_0
    SLICE_X81Y119        FDCE                                         f  overlay_m1/mouse_x_d0_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2763, routed)        1.259    10.913    overlay_m1/pclk
    SLICE_X81Y119        FDCE                                         r  overlay_m1/mouse_x_d0_reg[6]_C/C
                         clock pessimism              0.341    11.254    
                         clock uncertainty           -0.035    11.219    
    SLICE_X81Y119        FDCE (Recov_fdce_C_CLR)     -0.212    11.007    overlay_m1/mouse_x_d0_reg[6]_C
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][6]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.141%)  route 0.311ns (70.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.591     1.772    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y106        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.100     1.872 f  plot_m1/scale_p/simu_p/x_reg[0][6]/Q
                         net (fo=7, routed)           0.207     2.079    reset_power_on_m0/Q[6]
    SLICE_X77Y107        LUT2 (Prop_lut2_I1_O)        0.028     2.107 f  reset_power_on_m0/x_reg[0][6]_LDC_i_1/O
                         net (fo=2, routed)           0.104     2.211    plot_m1/scale_p/rst_reg_reg_9
    SLICE_X78Y107        FDPE                                         f  plot_m1/scale_p/x_reg[0][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.809     2.257    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X78Y107        FDPE                                         r  plot_m1/scale_p/x_reg[0][6]_P/C
                         clock pessimism             -0.455     1.802    
    SLICE_X78Y107        FDPE (Remov_fdpe_C_PRE)     -0.052     1.750    plot_m1/scale_p/x_reg[0][6]_P
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.315%)  route 0.294ns (69.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.591     1.772    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y106        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.100     1.872 f  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.190     2.062    reset_power_on_m0/Q[7]
    SLICE_X76Y106        LUT2 (Prop_lut2_I1_O)        0.028     2.090 f  reset_power_on_m0/x_reg[0][7]_LDC_i_1/O
                         net (fo=2, routed)           0.104     2.194    plot_m1/scale_p/rst_reg_reg_7
    SLICE_X79Y106        FDPE                                         f  plot_m1/scale_p/x_reg[0][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.810     2.258    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X79Y106        FDPE                                         r  plot_m1/scale_p/x_reg[0][7]_P/C
                         clock pessimism             -0.455     1.803    
    SLICE_X79Y106        FDPE (Remov_fdpe_C_PRE)     -0.072     1.731    plot_m1/scale_p/x_reg[0][7]_P
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][1]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.128ns (26.652%)  route 0.352ns (73.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.591     1.772    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y105        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDCE (Prop_fdce_C_Q)         0.100     1.872 f  plot_m1/scale_p/simu_p/x_reg[0][1]/Q
                         net (fo=7, routed)           0.246     2.119    reset_power_on_m0/Q[1]
    SLICE_X75Y104        LUT2 (Prop_lut2_I1_O)        0.028     2.147 f  reset_power_on_m0/x_reg[0][1]_LDC_i_1/O
                         net (fo=2, routed)           0.106     2.252    plot_m1/scale_p/rst_reg_reg_19
    SLICE_X72Y104        FDPE                                         f  plot_m1/scale_p/x_reg[0][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.812     2.260    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X72Y104        FDPE                                         r  plot_m1/scale_p/x_reg[0][1]_P/C
                         clock pessimism             -0.455     1.805    
    SLICE_X72Y104        FDPE (Remov_fdpe_C_PRE)     -0.072     1.733    plot_m1/scale_p/x_reg[0][1]_P
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_x_d0_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_x_d0_reg[3]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.156ns (32.979%)  route 0.317ns (67.021%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.579     1.760    overlay_m1/pclk
    SLICE_X75Y123        FDPE                                         r  overlay_m1/mouse_x_d0_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.860 r  overlay_m1/mouse_x_d0_reg[3]_P/Q
                         net (fo=1, routed)           0.095     1.955    overlay_m1/mouse_x_d0_reg[3]_P_n_0
    SLICE_X76Y123        LUT3 (Prop_lut3_I0_O)        0.028     1.983 r  overlay_m1/mouse_x_d0_inferred_i_9/O
                         net (fo=4, routed)           0.071     2.054    overlay_m1/mouse_x_d0[3]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.028     2.082 f  overlay_m1/mouse_x_d0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.152     2.233    overlay_m1/mouse_x_d0_reg[3]_LDC_i_2_n_0
    SLICE_X76Y123        FDCE                                         f  overlay_m1/mouse_x_d0_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.796     2.244    overlay_m1/pclk
    SLICE_X76Y123        FDCE                                         r  overlay_m1/mouse_x_d0_reg[3]_C/C
                         clock pessimism             -0.473     1.771    
    SLICE_X76Y123        FDCE (Remov_fdce_C_CLR)     -0.069     1.702    overlay_m1/mouse_x_d0_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][10]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.449%)  route 0.375ns (74.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.590     1.771    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y107        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDCE (Prop_fdce_C_Q)         0.100     1.871 f  plot_m1/scale_p/simu_p/x_reg[0][10]/Q
                         net (fo=6, routed)           0.268     2.139    reset_power_on_m0/Q[10]
    SLICE_X73Y108        LUT2 (Prop_lut2_I1_O)        0.028     2.167 f  reset_power_on_m0/x_reg[0][10]_LDC_i_1/O
                         net (fo=2, routed)           0.107     2.274    plot_m1/scale_p/rst_reg_reg_1
    SLICE_X73Y108        FDPE                                         f  plot_m1/scale_p/x_reg[0][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.811     2.259    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X73Y108        FDPE                                         r  plot_m1/scale_p/x_reg[0][10]_P/C
                         clock pessimism             -0.455     1.804    
    SLICE_X73Y108        FDPE (Remov_fdpe_C_PRE)     -0.072     1.732    plot_m1/scale_p/x_reg[0][10]_P
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][6]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.130ns (29.185%)  route 0.315ns (70.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.591     1.772    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y106        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDCE (Prop_fdce_C_Q)         0.100     1.872 r  plot_m1/scale_p/simu_p/x_reg[0][6]/Q
                         net (fo=7, routed)           0.207     2.079    reset_power_on_m0/Q[6]
    SLICE_X77Y107        LUT2 (Prop_lut2_I1_O)        0.030     2.109 f  reset_power_on_m0/x_reg[0][6]_LDC_i_2/O
                         net (fo=2, routed)           0.109     2.218    plot_m1/scale_p/rst_reg_reg_10
    SLICE_X77Y107        FDCE                                         f  plot_m1/scale_p/x_reg[0][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.810     2.258    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X77Y107        FDCE                                         r  plot_m1/scale_p/x_reg[0][6]_C/C
                         clock pessimism             -0.473     1.785    
    SLICE_X77Y107        FDCE (Remov_fdce_C_CLR)     -0.110     1.675    plot_m1/scale_p/x_reg[0][6]_C
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][1]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.146ns (28.840%)  route 0.360ns (71.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y102        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.118     1.892 f  plot_m1/scale_p/simu_p/y_reg[0][1]/Q
                         net (fo=7, routed)           0.216     2.108    reset_power_on_m0/y_reg[0][11][1]
    SLICE_X68Y103        LUT2 (Prop_lut2_I1_O)        0.028     2.136 f  reset_power_on_m0/y_reg[0][1]_LDC_i_1/O
                         net (fo=2, routed)           0.144     2.280    plot_m1/scale_p/rst_reg_reg_43
    SLICE_X64Y103        FDPE                                         f  plot_m1/scale_p/y_reg[0][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.813     2.261    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X64Y103        FDPE                                         r  plot_m1/scale_p/y_reg[0][1]_P/C
                         clock pessimism             -0.455     1.806    
    SLICE_X64Y103        FDPE (Remov_fdpe_C_PRE)     -0.072     1.734    plot_m1/scale_p/y_reg[0][1]_P
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][0]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.148ns (30.080%)  route 0.344ns (69.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.593     1.774    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y102        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.118     1.892 r  plot_m1/scale_p/simu_p/y_reg[0][0]/Q
                         net (fo=8, routed)           0.161     2.054    reset_power_on_m0/y_reg[0][11][0]
    SLICE_X68Y103        LUT2 (Prop_lut2_I1_O)        0.030     2.084 f  reset_power_on_m0/y_reg[0][0]_LDC_i_2/O
                         net (fo=2, routed)           0.183     2.266    plot_m1/scale_p/rst_reg_reg_46
    SLICE_X66Y104        FDCE                                         f  plot_m1/scale_p/y_reg[0][0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.813     2.261    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X66Y104        FDCE                                         r  plot_m1/scale_p/y_reg[0][0]_C/C
                         clock pessimism             -0.455     1.806    
    SLICE_X66Y104        FDCE (Remov_fdce_C_CLR)     -0.091     1.715    plot_m1/scale_p/y_reg[0][0]_C
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][11]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.608%)  route 0.347ns (70.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.592     1.773    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X70Y104        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDCE (Prop_fdce_C_Q)         0.118     1.891 f  plot_m1/scale_p/simu_p/y_reg[0][11]/Q
                         net (fo=5, routed)           0.208     2.099    reset_power_on_m0/y_reg[0][11][11]
    SLICE_X71Y104        LUT2 (Prop_lut2_I1_O)        0.028     2.127 f  reset_power_on_m0/y_reg[0][11]_LDC_i_1/O
                         net (fo=2, routed)           0.139     2.266    plot_m1/scale_p/rst_reg_reg_23
    SLICE_X72Y103        FDPE                                         f  plot_m1/scale_p/y_reg[0][11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.812     2.260    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X72Y103        FDPE                                         r  plot_m1/scale_p/y_reg[0][11]_P/C
                         clock pessimism             -0.473     1.787    
    SLICE_X72Y103        FDPE (Remov_fdpe_C_PRE)     -0.072     1.715    plot_m1/scale_p/y_reg[0][11]_P
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][2]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.130ns (26.690%)  route 0.357ns (73.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2763, routed)        0.591     1.772    plot_m1/scale_p/simu_p/vout1_clk_OBUF
    SLICE_X75Y105        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDPE (Prop_fdpe_C_Q)         0.100     1.872 r  plot_m1/scale_p/simu_p/x_reg[0][2]/Q
                         net (fo=7, routed)           0.201     2.073    reset_power_on_m0/Q[2]
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.030     2.103 f  reset_power_on_m0/x_reg[0][2]_LDC_i_2/O
                         net (fo=2, routed)           0.156     2.259    plot_m1/scale_p/rst_reg_reg_18
    SLICE_X73Y104        FDCE                                         f  plot_m1/scale_p/x_reg[0][2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2763, routed)        0.812     2.260    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X73Y104        FDCE                                         r  plot_m1/scale_p/x_reg[0][2]_C/C
                         clock pessimism             -0.455     1.805    
    SLICE_X73Y104        FDCE (Remov_fdce_C_CLR)     -0.109     1.696    plot_m1/scale_p/x_reg[0][2]_C
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.563    





