Classic Timing Analyzer report for hw10-1
Mon Jul 30 14:23:57 2018
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.273 ns                         ; D             ; D_latch:M|Q~1 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.585 ns                         ; D_latch:M|Q~1 ; _Q            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.749 ns                         ; clk           ; _Q            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.399 ns                        ; D             ; D_latch:M|Q~1 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 411.86 MHz ( period = 2.428 ns ) ; D_latch:M|Q~1 ; D_latch:S|Q~1 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+----------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 411.86 MHz ( period = 2.428 ns ) ; D_latch:M|Q~1 ; D_latch:S|Q~1 ; clk        ; clk      ; None                        ; None                      ; 0.397 ns                ;
+-------+----------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 1.273 ns   ; D    ; D_latch:M|Q~1 ; clk      ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 6.585 ns   ; D_latch:M|Q~1 ; _Q ; clk        ;
; N/A   ; None         ; 6.253 ns   ; D_latch:S|Q~1 ; _Q ; clk        ;
; N/A   ; None         ; 5.879 ns   ; D_latch:S|Q~1 ; Q  ; clk        ;
+-------+--------------+------------+---------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 5.749 ns        ; clk  ; _Q ;
+-------+-------------------+-----------------+------+----+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -0.399 ns ; D    ; D_latch:M|Q~1 ; clk      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 30 14:23:56 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw10-1 -c hw10-1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "D_latch:M|Q~1" is a latch
    Warning: Node "D_latch:S|Q~1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is a latch enable. Will not compute fmax for this pin.
Info: Clock "clk" has Internal fmax of 411.86 MHz between source register "D_latch:M|Q~1" and destination register "D_latch:S|Q~1" (period= 2.428 ns)
    Info: + Longest register to register delay is 0.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: 2: + IC(0.247 ns) + CELL(0.150 ns) = 0.397 ns; Loc. = LCCOMB_X1_Y32_N2; Fanout = 2; REG Node = 'D_latch:S|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.78 % )
        Info: Total interconnect delay = 0.247 ns ( 62.22 % )
    Info: - Smallest clock skew is 0.134 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.748 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.356 ns) + CELL(0.275 ns) = 2.748 ns; Loc. = LCCOMB_X1_Y32_N2; Fanout = 2; REG Node = 'D_latch:S|Q~1'
            Info: Total cell delay = 1.274 ns ( 46.36 % )
            Info: Total interconnect delay = 1.474 ns ( 53.64 % )
        Info: - Longest clock path from clock "clk" to source register is 2.614 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.347 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
            Info: Total cell delay = 1.149 ns ( 43.96 % )
            Info: Total interconnect delay = 1.465 ns ( 56.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.951 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "D_latch:M|Q~1" (data pin = "D", clock pin = "clk") is 1.273 ns
    Info: + Longest pin to register delay is 3.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(1.615 ns) + CELL(0.419 ns) = 3.013 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: Total cell delay = 1.398 ns ( 46.40 % )
        Info: Total interconnect delay = 1.615 ns ( 53.60 % )
    Info: + Micro setup delay of destination is 0.874 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.614 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.347 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: Total cell delay = 1.149 ns ( 43.96 % )
        Info: Total interconnect delay = 1.465 ns ( 56.04 % )
Info: tco from clock "clk" to destination pin "_Q" through register "D_latch:M|Q~1" is 6.585 ns
    Info: + Longest clock path from clock "clk" to source register is 2.614 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.347 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: Total cell delay = 1.149 ns ( 43.96 % )
        Info: Total interconnect delay = 1.465 ns ( 56.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: 2: + IC(0.447 ns) + CELL(0.420 ns) = 0.867 ns; Loc. = LCCOMB_X1_Y32_N0; Fanout = 1; COMB Node = 'D_latch:S|_Q~0'
        Info: 3: + IC(0.462 ns) + CELL(2.642 ns) = 3.971 ns; Loc. = PIN_F4; Fanout = 0; PIN Node = '_Q'
        Info: Total cell delay = 3.062 ns ( 77.11 % )
        Info: Total interconnect delay = 0.909 ns ( 22.89 % )
Info: Longest tpd from source pin "clk" to destination pin "_Q" is 5.749 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
    Info: 2: + IC(1.375 ns) + CELL(0.271 ns) = 2.645 ns; Loc. = LCCOMB_X1_Y32_N0; Fanout = 1; COMB Node = 'D_latch:S|_Q~0'
    Info: 3: + IC(0.462 ns) + CELL(2.642 ns) = 5.749 ns; Loc. = PIN_F4; Fanout = 0; PIN Node = '_Q'
    Info: Total cell delay = 3.912 ns ( 68.05 % )
    Info: Total interconnect delay = 1.837 ns ( 31.95 % )
Info: th for register "D_latch:M|Q~1" (data pin = "D", clock pin = "clk") is -0.399 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.614 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.347 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: Total cell delay = 1.149 ns ( 43.96 % )
        Info: Total interconnect delay = 1.465 ns ( 56.04 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(1.615 ns) + CELL(0.419 ns) = 3.013 ns; Loc. = LCCOMB_X1_Y32_N12; Fanout = 2; REG Node = 'D_latch:M|Q~1'
        Info: Total cell delay = 1.398 ns ( 46.40 % )
        Info: Total interconnect delay = 1.615 ns ( 53.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 243 megabytes
    Info: Processing ended: Mon Jul 30 14:23:57 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


