FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC_TTL";
2"GT_NIM";
3"GND\G";
4"GT_TTL_OUT";
5"GT_TTL";
6"SYNC_2_P";
7"VEE\G";
8"UN$1$MC10E116$I1$Q3";
9"UN$1$MC10E116$I1$Q3$1";
10"GT_2";
11"GT2_P";
12"VTT\G";
13"VEE\G";
14"UN$1$MMBTH81$I9$C";
15"SYNC24_2_N";
16"SYNC24_2_P";
17"SYNC_2_N";
18"SYNC24_TTL";
19"SYNC24_LVDS_N";
20"SYNC24_LVDS_P";
21"SYNC_LVDS_N";
22"SYNC_LVDS_P";
23"GND\G";
24"VCC\G";
25"VEE\G";
26"GND\G";
27"VCC\G";
28"VTT\G";
29"GND\G";
30"SYNC24_N";
31"SYNC24_P";
32"SYNC_N";
33"SYNC_P";
34"GT_N";
35"GT_P";
36"VTT\G";
37"GT2_N";
%"MC10E116"
"1","(-3075,2175)","0","ecl","I1";
;
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl"
ROOM"CAEN_DIG"
$LOCATION"U17"
CDS_LOCATION"U17"
$SEC"1"
CDS_SEC"1";
"VEE"
$PN"1"25;
"GND0"
$PN"7"26;
"VBB"
$PN"2"0;
"D0"
$PN"3"33;
"D1"
$PN"5"31;
"D2"
$PN"27"35;
"D3"
$PN"25"35;
"D4"
$PN"23"35;
"D0* \B"
$PN"4"32;
"D1* \B"
$PN"6"30;
"D2* \B"
$PN"28"34;
"D3* \B"
$PN"26"34;
"D4* \B"
$PN"24"34;
"Q0"
$PN"8"6;
"Q1"
$PN"11"16;
"Q2"
$PN"14"10;
"Q3"
$PN"17"9;
"Q4"
$PN"20"11;
"Q0* \B"
$PN"9"17;
"Q1* \B"
$PN"12"15;
"Q2* \B"
$PN"15"0;
"Q3* \B"
$PN"18"8;
"Q4* \B"
$PN"21"37;
"GND1"
$PN"10"26;
"GND2"
$PN"13"26;
"GND3"
$PN"16"26;
"GND4"
$PN"19"26;
"GND5"
$PN"22"26;
%"RSMD0805"
"1","(-1800,1275)","0","resistors","I10";
;
VALUE"1000"
PACKTYPE"0805"
POSTOL"5%"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
ROOM"CAEN_DIG"
$LOCATION"R18"
CDS_LOCATION"R18"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"3;
%"RSMD0805"
"1","(-1650,850)","0","resistors","I11";
;
VALUE"1000"
POSTOL"5%"
PACKTYPE"0805"
DIST"FLAT"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"CAEN_DIG"
$LOCATION"R19"
CDS_LOCATION"R19"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"14;
"B<0>"
$PN"2"13;
%"OUTPORT"
"1","(-1250,1625)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"DS90LV027"
"1","(-1550,2275)","0","misc","I13";
;
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"misc"
ROOM"CAEN_DIG"
$LOCATION"U20"
CDS_LOCATION"U20"
$SEC"1"
CDS_SEC"1";
"Q2* \B"
$PN"5"19;
"Q1* \B"
$PN"8"21;
"Q2"
$PN"6"20;
"Q1"
$PN"7"22;
"GND"
$PN"4"23;
"D2"
$PN"3"18;
"D1"
$PN"2"1;
"VCC"
$PN"1"24;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I15";
;
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R13"
CDS_LOCATION"R13"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"10;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-2625,2950)","1","resistors","I16";
;
VALUE"50"
TOL"1%"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R14"
CDS_LOCATION"R14"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"15;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-2600,2950)","1","resistors","I17";
;
VALUE"50"
TOL"1%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
POSTOL"5%"
PACKTYPE"0805"
ROOM"CAEN_DIG"
$LOCATION"R15"
CDS_LOCATION"R15"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-2575,2950)","1","resistors","I18";
;
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R16"
CDS_LOCATION"R16"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-2550,2950)","1","resistors","I19";
;
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
ROOM"CAEN_DIG"
$LOCATION"R17"
CDS_LOCATION"R17"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"28;
%"INPORT"
"1","(-3750,2425)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"33;
%"CSMD0603"
"1","(-2375,2675)","0","capacitors","I20";
;
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
ROOM"CAEN_DIG"
$LOCATION"C23"
CDS_LOCATION"C23"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"7;
%"CSMD0603"
"1","(-2025,2675)","0","capacitors","I21";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
ROOM"CAEN_DIG"
$LOCATION"C24"
CDS_LOCATION"C24"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"27;
"A<0>"
$PN"1"29;
%"CSMD0603"
"1","(-1625,2650)","0","capacitors","I22";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LIB"capacitors"
ROOM"CAEN_DIG"
$LOCATION"C25"
CDS_LOCATION"C25"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"23;
"A<0>"
$PN"1"24;
%"OUTPORT"
"1","(-525,2400)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"OUTPORT"
"1","(-525,2350)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-525,2275)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"OUTPORT"
"1","(-525,2225)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"CSMD0603"
"1","(-3075,2875)","0","capacitors","I27";
;
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"CAEN_DIG"
$LOCATION"C22"
CDS_LOCATION"C22"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"26;
"A<0>"
$PN"1"25;
%"OUTPORT"
"1","(-1600,1925)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(-2475,1975)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"INPORT"
"1","(-3750,2375)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"OUTPORT"
"1","(-2475,1925)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"RSMD0805"
"1","(-3600,1700)","1","resistors","I31";
;
VALUE"50"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R187"
CDS_LOCATION"R187"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"33;
%"RSMD0805"
"1","(-3575,1725)","1","resistors","I32";
;
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R188"
CDS_LOCATION"R188"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"32;
%"RSMD0805"
"1","(-3550,1725)","1","resistors","I33";
;
VALUE"50"
PACKTYPE"0805"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R189"
CDS_LOCATION"R189"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(-3525,1725)","1","resistors","I34";
;
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R190"
CDS_LOCATION"R190"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"30;
%"RSMD0805"
"1","(-3400,1700)","1","resistors","I35";
;
VALUE"50"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R191"
CDS_LOCATION"R191"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"35;
%"RSMD0805"
"1","(-3375,1725)","1","resistors","I36";
;
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CAEN_DIG"
$LOCATION"R192"
CDS_LOCATION"R192"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"34;
%"OUTPORT"
"1","(-1475,2050)","0","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"OUTPORT"
"1","(-1475,2100)","0","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"CAEN_DIG";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"RSMD0805"
"1","(-2550,1725)","1","resistors","I39";
;
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
ROOM"CAEN_DIG"
$LOCATION"R330"
CDS_LOCATION"R330"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"12;
"B<0>"
$PN"2"8;
%"INPORT"
"1","(-3750,2325)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"RSMD0805"
"1","(-2575,1725)","1","resistors","I40";
;
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
ROOM"CAEN_DIG"
$LOCATION"R329"
CDS_LOCATION"R329"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"12;
"B<0>"
$PN"2"9;
%"OUTPORT"
"1","(-1550,1825)","0","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"INPORT"
"1","(-3750,2275)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(-3750,2225)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(-3750,2175)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"CAEN_DIG";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"34;
%"MC10H125"
"1","(-2250,2225)","0","ecl","I8";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl"
ROOM"CAEN_DIG"
$LOCATION"U18"
CDS_LOCATION"U18"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"12"27;
"GND"
$PN"20"29;
"VEE"
$PN"10"7;
"Q4"
$PN"17"4;
"Q3"
$PN"15"5;
"Q2"
$PN"7"18;
"Q1"
$PN"5"1;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"8;
"D2* \B"
$PN"8"15;
"D1* \B"
$PN"3"17;
"D4"
$PN"19"0;
"D3"
$PN"14"9;
"D2"
$PN"9"16;
"D1"
$PN"4"6;
"VBB"
$PN"2"0;
%"MMBTH81"
"1","(-2150,1100)","0","transistors","I9";
;
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"transistors"
ROOM"CAEN_DIG"
$LOCATION"U19"
CDS_LOCATION"U19"
$SEC"1"
CDS_SEC"1";
"E"
$PN"2"2;
"B"
$PN"1"10;
"C"
$PN"3"14;
END.
