/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [16:0] _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_1z[0] ? celloutsig_1_7z[7] : celloutsig_1_3z);
  assign celloutsig_1_9z = !(in_data[188] ? celloutsig_1_6z[3] : celloutsig_1_6z[3]);
  assign celloutsig_0_1z = ~in_data[18];
  assign celloutsig_1_4z = ~in_data[170];
  assign celloutsig_0_10z = celloutsig_0_1z | ~(celloutsig_0_9z[1]);
  assign celloutsig_0_7z = celloutsig_0_6z[2] | celloutsig_0_4z[2];
  assign celloutsig_1_7z = { celloutsig_1_1z[5:2], _01_[3:1], celloutsig_1_3z } + in_data[177:170];
  assign celloutsig_0_3z = { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_1z } + in_data[59:57];
  assign celloutsig_1_13z = { in_data[103:99], _01_[3:1], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z } + { celloutsig_1_11z[13:4], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z, _01_[3:1], celloutsig_1_10z };
  reg [4:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _12_ <= 5'h00;
    else _12_ <= celloutsig_0_6z[7:3];
  assign out_data[36:32] = _12_;
  reg [2:0] _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 3'h0;
    else _13_ <= { celloutsig_1_1z[5:4], celloutsig_1_0z };
  assign _01_[3:1] = _13_;
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 9'h000;
    else _14_ <= { in_data[180:176], celloutsig_1_0z, _01_[3:1] };
  assign { _02_[8:2], _00_, _02_[0] } = _14_;
  assign celloutsig_1_0z = in_data[163:149] === in_data[110:96];
  assign celloutsig_0_0z = in_data[83:79] && in_data[27:23];
  assign celloutsig_1_3z = celloutsig_1_1z && in_data[172:166];
  assign celloutsig_1_16z = in_data[122:119] * { celloutsig_1_13z[9:8], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_6z = { in_data[60:52], celloutsig_0_5z } * in_data[50:41];
  assign celloutsig_1_1z = { in_data[109:104], celloutsig_1_0z } * { in_data[127:123], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { celloutsig_0_2z[8:1], celloutsig_0_3z } : in_data[74:64];
  assign celloutsig_0_17z = out_data[35] ? { celloutsig_0_4z[7:4], celloutsig_0_1z } : { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_11z = _01_[3] ? { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } : { celloutsig_1_6z[3], celloutsig_1_0z, celloutsig_1_7z, 1'h0, _01_[2:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_6z[6:5], celloutsig_0_0z } !== { in_data[56:55], celloutsig_0_1z };
  assign celloutsig_1_18z = { _02_[4:2], _00_, _02_[0] } | { celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_1z[2:0] | celloutsig_1_16z[3:1];
  assign celloutsig_0_11z = & { celloutsig_0_7z, celloutsig_0_6z[3:2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_10z = & celloutsig_1_1z[2:0];
  assign celloutsig_0_5z = | { celloutsig_0_1z, in_data[13:4], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[87:77] ~^ in_data[82:72];
  assign celloutsig_0_9z = { celloutsig_0_4z[9:7], celloutsig_0_5z } ^ celloutsig_0_6z[4:1];
  assign celloutsig_1_6z = { _01_[3:1], celloutsig_1_3z } ^ celloutsig_1_1z[3:0];
  assign { _01_[16:4], _01_[0] } = { celloutsig_1_11z[13:4], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z };
  assign _02_[1] = _00_;
  assign { out_data[132:128], out_data[98:96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
