Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift
Version: G-2012.06
Date   : Fri Jul 10 11:31:37 2015
****************************************

Operating Conditions: tt_1p8v_25c   Library: smic18_tt_1p8v_25c
Wire Load Model Mode: segmented

  Startpoint: shift[0] (input port clocked by clk)
  Endpoint: data_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shift_DW01_ash_0   reference_area_20000  smic18_tt_1p8v_25c
  shift_DW_rash_1    reference_area_20000  smic18_tt_1p8v_25c
  shift              reference_area_20000  smic18_tt_1p8v_25c
  shift_DW_rash_0    reference_area_20000  smic18_tt_1p8v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     3.00       3.00 f
  shift[0] (in)                            0.00       3.00 f
  sra_15/SH[0] (shift_DW_rash_0)           0.00       3.00 f
  sra_15/U35/Z (NOR2HD1X)                  0.81       3.81 r
  sra_15/U19/Z (INVHDPX)                   0.51       4.32 f
  sra_15/U191/Z (OAI221HDLX)               0.61       4.93 r
  sra_15/U187/Z (AOI22HD1X)                0.16       5.10 f
  sra_15/U8/Z (INVHDPX)                    0.09       5.18 r
  sra_15/U186/Z (AOI221HD1X)               0.09       5.27 f
  sra_15/U177/Z (OAI221HDLX)               0.30       5.57 r
  sra_15/B[0] (shift_DW_rash_0)            0.00       5.57 r
  U96/Z (AOI22HD1X)                        0.12       5.69 f
  U75/Z (OAI21B2HD1X)                      0.13       5.82 r
  data_out[0] (out)                        0.00       5.82 r
  data arrival time                                   5.82

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -3.00       7.00
  data required time                                  7.00
  -----------------------------------------------------------
  data required time                                  7.00
  data arrival time                                  -5.82
  -----------------------------------------------------------
  slack (MET)                                         1.18


1
