#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 31 20:00:48 2019
# Process ID: 13900
# Current directory: C:/Users/LENOVO/Desktop/project_10/project_10.runs/synth_1
# Command line: vivado.exe -log ddu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddu.tcl
# Log file: C:/Users/LENOVO/Desktop/project_10/project_10.runs/synth_1/ddu.vds
# Journal file: C:/Users/LENOVO/Desktop/project_10/project_10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ddu.tcl -notrace
Command: synth_design -top ddu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.887 ; gain = 97.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddu' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:52]
INFO: [Synth 8-6157] synthesizing module 'seg_ctrl' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:30]
INFO: [Synth 8-6155] done synthesizing module 'seg_ctrl' (1#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:21]
INFO: [Synth 8-6157] synthesizing module 'Cpu' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/LENOVO/Desktop/project_10/project_10.runs/synth_1/.Xil/Vivado-13900-LAPTOP-8P9O5NTA/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (2#1) [C:/Users/LENOVO/Desktop/project_10/project_10.runs/synth_1/.Xil/Vivado-13900-LAPTOP-8P9O5NTA/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/Regfile.v:23]
	Parameter rst_value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (3#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/Regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALU.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignedExt' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/SignedExt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignedExt' (5#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/SignedExt.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUDecoder' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALUDecoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALUDecoder.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALUDecoder' (7#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALUDecoder.v:23]
WARNING: [Synth 8-5788] Register mdr_reg in module Cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/cpu.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Cpu' (8#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/cpu.v:23]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:82]
WARNING: [Synth 8-6014] Unused sequential element inc_sig_reg was removed.  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:85]
WARNING: [Synth 8-6014] Unused sequential element dec_sig_reg was removed.  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:91]
WARNING: [Synth 8-5788] Register clk_en_reg in module ddu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:113]
WARNING: [Synth 8-5788] Register step_sig_reg in module ddu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:116]
WARNING: [Synth 8-5788] Register led_reg in module ddu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:124]
WARNING: [Synth 8-5788] Register cnt_reg in module ddu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:125]
WARNING: [Synth 8-3848] Net step in module/entity ddu does not have driver. [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:64]
INFO: [Synth 8-6155] done synthesizing module 'ddu' (9#1) [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ddu.v:52]
WARNING: [Synth 8-3331] design ddu has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 496.707 ; gain = 151.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 496.707 ; gain = 151.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 496.707 ; gain = 151.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu/MEM'
Finished Parsing XDC File [c:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu/MEM'
Parsing XDC File [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 848.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/MEM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALU.v:33]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "seg_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [C:/Users/LENOVO/Desktop/project_10/project_10.srcs/sources_1/imports/new/ALU.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	   8 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ddu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 9     
Module ALUDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Cpu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "seg_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ddu has unconnected port en
INFO: [Synth 8-3333] propagating constant 0 across sequential element (step_sig_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[15] )
WARNING: [Synth 8-3332] Sequential element (led_reg[15]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[14]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[13]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[12]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[11]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[10]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[9]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[8]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[7]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[6]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[5]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[4]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[3]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[2]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[1]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (led_reg[0]) is unused and will be removed from module ddu.
WARNING: [Synth 8-3332] Sequential element (step_sig_reg) is unused and will be removed from module ddu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 848.512 ; gain = 503.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     2|
|3     |CARRY4         |    21|
|4     |LUT1           |     3|
|5     |LUT2           |    30|
|6     |LUT3           |    14|
|7     |LUT4           |    32|
|8     |LUT5           |   104|
|9     |LUT6           |   815|
|10    |MUXF7          |   261|
|11    |FDCE           |  1196|
|12    |FDPE           |    10|
|13    |FDRE           |    57|
|14    |LD             |    32|
|15    |IBUF           |     9|
|16    |OBUF           |    31|
+------+---------------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |  2681|
|2     |  cpu       |Cpu      |  2572|
|3     |    alu     |ALU      |    53|
|4     |    control |Control  |   353|
|5     |    regfile |Regfile  |  1856|
|6     |  seg_ctrl  |seg_ctrl |     7|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 880.605 ; gain = 535.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 880.605 ; gain = 183.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 880.605 ; gain = 535.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 880.605 ; gain = 546.652
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Desktop/project_10/project_10.runs/synth_1/ddu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ddu_utilization_synth.rpt -pb ddu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 880.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 31 20:01:49 2019...
