#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-642.11.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Thu May 04 16:24:35 CDT 2017
# hostname  : koopa
# pid       : 24146
# arguments : '-label' 'session_0' '-console' 'koopa:41805' '-style' 'windows' '-proj' '/home/ecelrc/students/aqazi/Verif/Project/Project_submission/Jasper_files/tb/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/aqazi/Verif/Project/Project_submission/Jasper_files/tb/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/aqazi/Verif/Project/Project_submission/Jasper_files/tb/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/aqazi/.config/jasper/jaspergold.conf".
% source jasper_run.tcl
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] ../rtl/mesi_isc_basic_fifo.v(47): analyzing included file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] ../rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] ../rtl/mesi_isc_breq_fifos.v(66): analyzing included file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc_broad_cntl.v
[INFO (VERI-1328)] ../rtl/mesi_isc_broad_cntl.v(46): analyzing included file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc_broad.v
[INFO (VERI-1328)] ../rtl/mesi_isc_broad.v(46): analyzing included file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file ../rtl/mesi_isc.v
[INFO (VERI-1328)] ../rtl/mesi_isc.v(46): analyzing included file ../rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_assertion.sv
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] ../rtl/mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] ../rtl/mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] ../rtl/mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1018)] ../rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] ../rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ../rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] ../rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] ../rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] ../rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] ../rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] ../rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] mesi_isc_assertion.sv(1): compiling module MESI_assertions
[WARN (VERI-1142)] mesi_isc_assertion.sv(136): system task display ignored for synthesis
[INFO (VERI-8000)] mesi_isc_assertion.sv(764): Creating net mesi_isc_inst.mesi_isc_breq_fifos.fifo_status_full_array
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
WARNING (WNL021): mesi_isc_assertion.sv(764): external reference "mesi_isc_inst.mesi_isc_breq_fifos.fifo_status_full_array" remains unresolved and will be treated as a free net.
mesi_isc
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
