{
    "name": "neorv32-verilog",
    "folder": "neorv32-verilog",
    "sim_files": [
        "sim/testbench.v",
        "sim/uart_sim_receiver.v",
        "neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd",
        "neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd",
        "neorv32/rtl/test_setups/neorv32_test_setup_on_chip_debugger.vhd",
        "neorv32/sim/neorv32_tb.vhd",
        "neorv32/sim/sim_uart_rx.vhd",
        "neorv32/sim/xbus_gateway.vhd",
        "neorv32/sim/xbus_memory.vhd"
    ],
    "files": [
        "neorv32/rtl/core/neorv32_application_image.vhd",
        "neorv32/rtl/core/neorv32_boot_rom.vhd",
        "neorv32/rtl/core/neorv32_bootloader_image.vhd",
        "neorv32/rtl/core/neorv32_bus.vhd",
        "neorv32/rtl/core/neorv32_cache.vhd",
        "neorv32/rtl/core/neorv32_cfs.vhd",
        "neorv32/rtl/core/neorv32_clockgate.vhd",
        "neorv32/rtl/core/neorv32_cpu.vhd",
        "neorv32/rtl/core/neorv32_cpu_alu.vhd",
        "neorv32/rtl/core/neorv32_cpu_control.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_cond.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_crypto.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd",
        "neorv32/rtl/core/neorv32_cpu_decompressor.vhd",
        "neorv32/rtl/core/neorv32_cpu_lsu.vhd",
        "neorv32/rtl/core/neorv32_cpu_pmp.vhd",
        "neorv32/rtl/core/neorv32_cpu_regfile.vhd",
        "neorv32/rtl/core/neorv32_crc.vhd",
        "neorv32/rtl/core/neorv32_debug_auth.vhd",
        "neorv32/rtl/core/neorv32_debug_dm.vhd",
        "neorv32/rtl/core/neorv32_debug_dtm.vhd",
        "neorv32/rtl/core/neorv32_dma.vhd",
        "neorv32/rtl/core/neorv32_dmem.vhd",
        "neorv32/rtl/core/neorv32_fifo.vhd",
        "neorv32/rtl/core/neorv32_gpio.vhd",
        "neorv32/rtl/core/neorv32_gptmr.vhd",
        "neorv32/rtl/core/neorv32_imem.vhd",
        "neorv32/rtl/core/neorv32_mtime.vhd",
        "neorv32/rtl/core/neorv32_neoled.vhd",
        "neorv32/rtl/core/neorv32_onewire.vhd",
        "neorv32/rtl/core/neorv32_package.vhd",
        "neorv32/rtl/core/neorv32_pwm.vhd",
        "neorv32/rtl/core/neorv32_sdi.vhd",
        "neorv32/rtl/core/neorv32_slink.vhd",
        "neorv32/rtl/core/neorv32_spi.vhd",
        "neorv32/rtl/core/neorv32_sys.vhd",
        "neorv32/rtl/core/neorv32_sysinfo.vhd",
        "neorv32/rtl/core/neorv32_top.vhd",
        "neorv32/rtl/core/neorv32_trng.vhd",
        "neorv32/rtl/core/neorv32_twd.vhd",
        "neorv32/rtl/core/neorv32_twi.vhd",
        "neorv32/rtl/core/neorv32_uart.vhd",
        "neorv32/rtl/core/neorv32_wdt.vhd",
        "neorv32/rtl/core/neorv32_xbus.vhd",
        "neorv32/rtl/core/neorv32_xip.vhd",
        "neorv32/rtl/core/neorv32_xirq.vhd",
        "neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd",
        "neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd",
        "neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd",
        "neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd",
        "neorv32/rtl/system_integration/neorv32_vivado_ip.vhd",
        "neorv32/rtl/system_integration/xbus2ahblite_bridge.vhd",
        "neorv32/rtl/system_integration/xbus2axi4lite_bridge.vhd",
        "src/neorv32_verilog_wrapper.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/stnolting/neorv32-verilog",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "neorv32_verilog_tb",
            "file": "sim/testbench.v"
        },
        {
            "module": "uart_sim_receiver",
            "file": "sim/uart_sim_receiver.v"
        },
        {
            "module": "neorv32_boot_rom",
            "file": "neorv32/rtl/core/neorv32_boot_rom.vhd"
        },
        {
            "module": "configuration",
            "file": "neorv32/rtl/core/neorv32_bus.vhd"
        },
        {
            "module": "neorv32_bus_switch",
            "file": "neorv32/rtl/core/neorv32_bus.vhd"
        },
        {
            "module": "neorv32_bus_gateway",
            "file": "neorv32/rtl/core/neorv32_bus.vhd"
        },
        {
            "module": "neorv32_bus_io_switch",
            "file": "neorv32/rtl/core/neorv32_bus.vhd"
        },
        {
            "module": "neorv32_bus_reservation_set",
            "file": "neorv32/rtl/core/neorv32_bus.vhd"
        },
        {
            "module": "interface",
            "file": "neorv32/rtl/core/neorv32_cache.vhd"
        },
        {
            "module": "neorv32_cache",
            "file": "neorv32/rtl/core/neorv32_cache.vhd"
        },
        {
            "module": "neorv32_cache_host",
            "file": "neorv32/rtl/core/neorv32_cache.vhd"
        },
        {
            "module": "neorv32_cache_memory",
            "file": "neorv32/rtl/core/neorv32_cache.vhd"
        },
        {
            "module": "neorv32_cache_bus",
            "file": "neorv32/rtl/core/neorv32_cache.vhd"
        },
        {
            "module": "provides",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "and",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "and",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "needs",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "also",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "is",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "neorv32_cfs",
            "file": "neorv32/rtl/core/neorv32_cfs.vhd"
        },
        {
            "module": "by",
            "file": "neorv32/rtl/core/neorv32_clockgate.vhd"
        },
        {
            "module": "neorv32_clockgate",
            "file": "neorv32/rtl/core/neorv32_clockgate.vhd"
        },
        {
            "module": "extension",
            "file": "neorv32/rtl/core/neorv32_cpu.vhd"
        },
        {
            "module": "extension",
            "file": "neorv32/rtl/core/neorv32_cpu.vhd"
        },
        {
            "module": "neorv32_cpu",
            "file": "neorv32/rtl/core/neorv32_cpu.vhd"
        },
        {
            "module": "neorv32_cpu_alu",
            "file": "neorv32/rtl/core/neorv32_cpu_alu.vhd"
        },
        {
            "module": "extension",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "end",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "CSRs",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "implemented",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "fires",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "CSRs",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "CSRs",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "csr",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "debug_ctrl",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "neorv32_cpu_control",
            "file": "neorv32/rtl/core/neorv32_cpu_control.vhd"
        },
        {
            "module": "neorv32_cpu_cp_bitmanip",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd"
        },
        {
            "module": "has",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd"
        },
        {
            "module": "neorv32_cpu_cp_cfu",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd"
        },
        {
            "module": "neorv32_cpu_cp_cond",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_cond.vhd"
        },
        {
            "module": "neorv32_cpu_cp_crypto",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_crypto.vhd"
        },
        {
            "module": "neorv32_cpu_cp_fpu",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd"
        },
        {
            "module": "neorv32_cpu_cp_fpu_normalizer",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd"
        },
        {
            "module": "neorv32_cpu_cp_fpu_f2i",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd"
        },
        {
            "module": "neorv32_cpu_cp_muldiv",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd"
        },
        {
            "module": "neorv32_cpu_cp_shifter",
            "file": "neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd"
        },
        {
            "module": "neorv32_cpu_decompressor",
            "file": "neorv32/rtl/core/neorv32_cpu_decompressor.vhd"
        },
        {
            "module": "neorv32_cpu_lsu",
            "file": "neorv32/rtl/core/neorv32_cpu_lsu.vhd"
        },
        {
            "module": "neorv32_cpu_pmp",
            "file": "neorv32/rtl/core/neorv32_cpu_pmp.vhd"
        },
        {
            "module": "neorv32_cpu_regfile",
            "file": "neorv32/rtl/core/neorv32_cpu_regfile.vhd"
        },
        {
            "module": "neorv32_crc",
            "file": "neorv32/rtl/core/neorv32_crc.vhd"
        },
        {
            "module": "to",
            "file": "neorv32/rtl/core/neorv32_debug_auth.vhd"
        },
        {
            "module": "neorv32_debug_auth",
            "file": "neorv32/rtl/core/neorv32_debug_auth.vhd"
        },
        {
            "module": "when",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "interface",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "DMI",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "controller",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "control",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "status",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "control",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "select",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "neorv32_debug_dm",
            "file": "neorv32/rtl/core/neorv32_debug_dm.vhd"
        },
        {
            "module": "interface",
            "file": "neorv32/rtl/core/neorv32_debug_dtm.vhd"
        },
        {
            "module": "interface",
            "file": "neorv32/rtl/core/neorv32_debug_dtm.vhd"
        },
        {
            "module": "interface",
            "file": "neorv32/rtl/core/neorv32_debug_dtm.vhd"
        },
        {
            "module": "neorv32_debug_dtm",
            "file": "neorv32/rtl/core/neorv32_debug_dtm.vhd"
        },
        {
            "module": "neorv32_dma",
            "file": "neorv32/rtl/core/neorv32_dma.vhd"
        },
        {
            "module": "neorv32_dmem",
            "file": "neorv32/rtl/core/neorv32_dmem.vhd"
        },
        {
            "module": "neorv32_fifo",
            "file": "neorv32/rtl/core/neorv32_fifo.vhd"
        },
        {
            "module": "neorv32_gpio",
            "file": "neorv32/rtl/core/neorv32_gpio.vhd"
        },
        {
            "module": "neorv32_gptmr",
            "file": "neorv32/rtl/core/neorv32_gptmr.vhd"
        },
        {
            "module": "neorv32_imem",
            "file": "neorv32/rtl/core/neorv32_imem.vhd"
        },
        {
            "module": "neorv32_mtime",
            "file": "neorv32/rtl/core/neorv32_mtime.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_neoled.vhd"
        },
        {
            "module": "neorv32_neoled",
            "file": "neorv32/rtl/core/neorv32_neoled.vhd"
        },
        {
            "module": "enabled",
            "file": "neorv32/rtl/core/neorv32_onewire.vhd"
        },
        {
            "module": "is",
            "file": "neorv32/rtl/core/neorv32_onewire.vhd"
        },
        {
            "module": "neorv32_onewire",
            "file": "neorv32/rtl/core/neorv32_onewire.vhd"
        },
        {
            "module": "registers",
            "file": "neorv32/rtl/core/neorv32_package.vhd"
        },
        {
            "module": "neorv32_pwm",
            "file": "neorv32/rtl/core/neorv32_pwm.vhd"
        },
        {
            "module": "neorv32_pwm_channel",
            "file": "neorv32/rtl/core/neorv32_pwm.vhd"
        },
        {
            "module": "neorv32_sdi",
            "file": "neorv32/rtl/core/neorv32_sdi.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_slink.vhd"
        },
        {
            "module": "neorv32_slink",
            "file": "neorv32/rtl/core/neorv32_slink.vhd"
        },
        {
            "module": "neorv32_spi",
            "file": "neorv32/rtl/core/neorv32_spi.vhd"
        },
        {
            "module": "generates",
            "file": "neorv32/rtl/core/neorv32_sys.vhd"
        },
        {
            "module": "neorv32_sys_reset",
            "file": "neorv32/rtl/core/neorv32_sys.vhd"
        },
        {
            "module": "neorv32_sys_clock",
            "file": "neorv32/rtl/core/neorv32_sys.vhd"
        },
        {
            "module": "implemented",
            "file": "neorv32/rtl/core/neorv32_sysinfo.vhd"
        },
        {
            "module": "neorv32_sysinfo",
            "file": "neorv32/rtl/core/neorv32_sysinfo.vhd"
        },
        {
            "module": "interface",
            "file": "neorv32/rtl/core/neorv32_top.vhd"
        },
        {
            "module": "disabled",
            "file": "neorv32/rtl/core/neorv32_top.vhd"
        },
        {
            "module": "neorv32_top",
            "file": "neorv32/rtl/core/neorv32_top.vhd"
        },
        {
            "module": "clock",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "reset",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "clock",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "reset",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "neorv32_trng",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "neoTRNG",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "neoTRNG_cell",
            "file": "neorv32/rtl/core/neorv32_trng.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_twd.vhd"
        },
        {
            "module": "neorv32_twd",
            "file": "neorv32/rtl/core/neorv32_twd.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_twi.vhd"
        },
        {
            "module": "enabled",
            "file": "neorv32/rtl/core/neorv32_twi.vhd"
        },
        {
            "module": "neorv32_twi",
            "file": "neorv32/rtl/core/neorv32_twi.vhd"
        },
        {
            "module": "neorv32_uart",
            "file": "neorv32/rtl/core/neorv32_uart.vhd"
        },
        {
            "module": "neorv32_wdt",
            "file": "neorv32/rtl/core/neorv32_wdt.vhd"
        },
        {
            "module": "neorv32_xbus",
            "file": "neorv32/rtl/core/neorv32_xbus.vhd"
        },
        {
            "module": "allows",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "enable",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "neorv32_xip",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "neorv32_xip_phy",
            "file": "neorv32/rtl/core/neorv32_xip.vhd"
        },
        {
            "module": "neorv32_xirq",
            "file": "neorv32/rtl/core/neorv32_xirq.vhd"
        },
        {
            "module": "neorv32_ProcessorTop_Minimal",
            "file": "neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd"
        },
        {
            "module": "neorv32_ProcessorTop_MinimalBoot",
            "file": "neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd"
        },
        {
            "module": "can",
            "file": "neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd"
        },
        {
            "module": "neorv32_ProcessorTop_UP5KDemo",
            "file": "neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd"
        },
        {
            "module": "parameters",
            "file": "neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd"
        },
        {
            "module": "neorv32_litex_core_complex",
            "file": "neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd"
        },
        {
            "module": "neorv32_vivado_ip",
            "file": "neorv32/rtl/system_integration/neorv32_vivado_ip.vhd"
        },
        {
            "module": "xbus2ahblite_bridge",
            "file": "neorv32/rtl/system_integration/xbus2ahblite_bridge.vhd"
        },
        {
            "module": "xbus2axi4lite_bridge",
            "file": "neorv32/rtl/system_integration/xbus2axi4lite_bridge.vhd"
        },
        {
            "module": "neorv32_test_setup_approm",
            "file": "neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd"
        },
        {
            "module": "neorv32_test_setup_bootloader",
            "file": "neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd"
        },
        {
            "module": "neorv32_test_setup_on_chip_debugger",
            "file": "neorv32/rtl/test_setups/neorv32_test_setup_on_chip_debugger.vhd"
        },
        {
            "module": "can",
            "file": "neorv32/sim/neorv32_tb.vhd"
        },
        {
            "module": "neorv32_tb",
            "file": "neorv32/sim/neorv32_tb.vhd"
        },
        {
            "module": "sim_uart_rx",
            "file": "neorv32/sim/sim_uart_rx.vhd"
        },
        {
            "module": "configuration",
            "file": "neorv32/sim/xbus_gateway.vhd"
        },
        {
            "module": "xbus_gateway",
            "file": "neorv32/sim/xbus_gateway.vhd"
        },
        {
            "module": "xbus_memory",
            "file": "neorv32/sim/xbus_memory.vhd"
        },
        {
            "module": "neorv32_verilog_wrapper",
            "file": "src/neorv32_verilog_wrapper.vhd"
        }
    ],
    "module_graph": {
        "neorv32_verilog_tb": [],
        "uart_sim_receiver": [
            "neorv32_verilog_tb"
        ],
        "neorv32_boot_rom": [],
        "configuration": [],
        "neorv32_bus_switch": [],
        "neorv32_bus_gateway": [],
        "neorv32_bus_io_switch": [],
        "neorv32_bus_reservation_set": [],
        "interface": [],
        "neorv32_cache": [],
        "neorv32_cache_host": [],
        "neorv32_cache_memory": [],
        "neorv32_cache_bus": [],
        "provides": [],
        "and": [
            "implemented",
            "implemented"
        ],
        "needs": [],
        "also": [],
        "is": [
            "configuration",
            "configuration",
            "configuration",
            "configuration",
            "interface",
            "interface",
            "provides",
            "extension",
            "extension",
            "extension",
            "extension",
            "extension",
            "extension",
            "extension",
            "when",
            "when",
            "registers",
            "implemented",
            "interface",
            "interface",
            "interface",
            "clock",
            "parameters",
            "configuration",
            "configuration",
            "configuration"
        ],
        "neorv32_cfs": [],
        "by": [
            "extension"
        ],
        "neorv32_clockgate": [],
        "extension": [],
        "neorv32_cpu": [],
        "neorv32_cpu_alu": [],
        "end": [],
        "CSRs": [],
        "implemented": [],
        "fires": [],
        "csr": [],
        "debug_ctrl": [],
        "neorv32_cpu_control": [],
        "neorv32_cpu_cp_bitmanip": [],
        "has": [],
        "neorv32_cpu_cp_cfu": [],
        "neorv32_cpu_cp_cond": [],
        "neorv32_cpu_cp_crypto": [],
        "neorv32_cpu_cp_fpu": [],
        "neorv32_cpu_cp_fpu_normalizer": [],
        "neorv32_cpu_cp_fpu_f2i": [],
        "neorv32_cpu_cp_muldiv": [],
        "neorv32_cpu_cp_shifter": [],
        "neorv32_cpu_decompressor": [],
        "neorv32_cpu_lsu": [],
        "neorv32_cpu_pmp": [],
        "neorv32_cpu_regfile": [],
        "neorv32_crc": [],
        "to": [
            "allows",
            "allows"
        ],
        "neorv32_debug_auth": [],
        "when": [
            "when"
        ],
        "DMI": [],
        "controller": [],
        "control": [],
        "status": [
            "interface",
            "extension",
            "when",
            "interface"
        ],
        "select": [],
        "neorv32_debug_dm": [],
        "neorv32_debug_dtm": [],
        "neorv32_dma": [],
        "neorv32_dmem": [],
        "neorv32_fifo": [],
        "neorv32_gpio": [],
        "neorv32_gptmr": [],
        "neorv32_imem": [],
        "neorv32_mtime": [],
        "enable": [
            "generates"
        ],
        "neorv32_neoled": [],
        "enabled": [],
        "neorv32_onewire": [],
        "registers": [],
        "neorv32_pwm": [],
        "neorv32_pwm_channel": [],
        "neorv32_sdi": [],
        "neorv32_slink": [],
        "neorv32_spi": [],
        "generates": [],
        "neorv32_sys_reset": [],
        "neorv32_sys_clock": [],
        "neorv32_sysinfo": [],
        "disabled": [],
        "neorv32_top": [],
        "clock": [
            "enabled"
        ],
        "reset": [],
        "neorv32_trng": [],
        "neoTRNG": [],
        "neoTRNG_cell": [
            "clock"
        ],
        "neorv32_twd": [],
        "neorv32_twi": [],
        "neorv32_uart": [],
        "neorv32_wdt": [],
        "neorv32_xbus": [],
        "allows": [],
        "neorv32_xip": [],
        "neorv32_xip_phy": [
            "allows"
        ],
        "neorv32_xirq": [],
        "neorv32_ProcessorTop_Minimal": [],
        "neorv32_ProcessorTop_MinimalBoot": [],
        "can": [],
        "neorv32_ProcessorTop_UP5KDemo": [],
        "parameters": [],
        "neorv32_litex_core_complex": [],
        "neorv32_vivado_ip": [],
        "xbus2ahblite_bridge": [],
        "xbus2axi4lite_bridge": [],
        "neorv32_test_setup_approm": [],
        "neorv32_test_setup_bootloader": [],
        "neorv32_test_setup_on_chip_debugger": [],
        "neorv32_tb": [],
        "sim_uart_rx": [],
        "xbus_gateway": [],
        "xbus_memory": [],
        "neorv32_verilog_wrapper": [
            "neorv32_verilog_tb"
        ]
    },
    "module_graph_inverse": {
        "neorv32_verilog_tb": [
            "neorv32_verilog_wrapper",
            "uart_sim_receiver"
        ],
        "uart_sim_receiver": [],
        "neorv32_boot_rom": [],
        "configuration": [
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is"
        ],
        "neorv32_bus_switch": [],
        "neorv32_bus_gateway": [],
        "neorv32_bus_io_switch": [],
        "neorv32_bus_reservation_set": [],
        "interface": [
            "is",
            "is",
            "status",
            "status",
            "is",
            "is",
            "is"
        ],
        "neorv32_cache": [],
        "neorv32_cache_host": [],
        "neorv32_cache_memory": [],
        "neorv32_cache_bus": [],
        "provides": [
            "is"
        ],
        "and": [],
        "needs": [],
        "also": [],
        "is": [],
        "neorv32_cfs": [],
        "by": [],
        "neorv32_clockgate": [],
        "extension": [
            "is",
            "status",
            "is",
            "is",
            "is",
            "is",
            "is",
            "is",
            "by"
        ],
        "neorv32_cpu": [],
        "neorv32_cpu_alu": [],
        "end": [],
        "CSRs": [],
        "implemented": [
            "and",
            "and",
            "is"
        ],
        "fires": [],
        "csr": [],
        "debug_ctrl": [],
        "neorv32_cpu_control": [],
        "neorv32_cpu_cp_bitmanip": [],
        "has": [],
        "neorv32_cpu_cp_cfu": [],
        "neorv32_cpu_cp_cond": [],
        "neorv32_cpu_cp_crypto": [],
        "neorv32_cpu_cp_fpu": [],
        "neorv32_cpu_cp_fpu_normalizer": [],
        "neorv32_cpu_cp_fpu_f2i": [],
        "neorv32_cpu_cp_muldiv": [],
        "neorv32_cpu_cp_shifter": [],
        "neorv32_cpu_decompressor": [],
        "neorv32_cpu_lsu": [],
        "neorv32_cpu_pmp": [],
        "neorv32_cpu_regfile": [],
        "neorv32_crc": [],
        "to": [],
        "neorv32_debug_auth": [],
        "when": [
            "status",
            "is",
            "is",
            "when"
        ],
        "DMI": [],
        "controller": [],
        "control": [],
        "status": [],
        "select": [],
        "neorv32_debug_dm": [],
        "neorv32_debug_dtm": [],
        "neorv32_dma": [],
        "neorv32_dmem": [],
        "neorv32_fifo": [],
        "neorv32_gpio": [],
        "neorv32_gptmr": [],
        "neorv32_imem": [],
        "neorv32_mtime": [],
        "enable": [],
        "neorv32_neoled": [],
        "enabled": [
            "clock"
        ],
        "neorv32_onewire": [],
        "registers": [
            "is"
        ],
        "neorv32_pwm": [],
        "neorv32_pwm_channel": [],
        "neorv32_sdi": [],
        "neorv32_slink": [],
        "neorv32_spi": [],
        "generates": [
            "enable"
        ],
        "neorv32_sys_reset": [],
        "neorv32_sys_clock": [],
        "neorv32_sysinfo": [],
        "disabled": [],
        "neorv32_top": [],
        "clock": [
            "neoTRNG_cell",
            "is"
        ],
        "reset": [],
        "neorv32_trng": [],
        "neoTRNG": [],
        "neoTRNG_cell": [],
        "neorv32_twd": [],
        "neorv32_twi": [],
        "neorv32_uart": [],
        "neorv32_wdt": [],
        "neorv32_xbus": [],
        "allows": [
            "neorv32_xip_phy",
            "to",
            "to"
        ],
        "neorv32_xip": [],
        "neorv32_xip_phy": [],
        "neorv32_xirq": [],
        "neorv32_ProcessorTop_Minimal": [],
        "neorv32_ProcessorTop_MinimalBoot": [],
        "can": [],
        "neorv32_ProcessorTop_UP5KDemo": [],
        "parameters": [
            "is"
        ],
        "neorv32_litex_core_complex": [],
        "neorv32_vivado_ip": [],
        "xbus2ahblite_bridge": [],
        "xbus2axi4lite_bridge": [],
        "neorv32_test_setup_approm": [],
        "neorv32_test_setup_bootloader": [],
        "neorv32_test_setup_on_chip_debugger": [],
        "neorv32_tb": [],
        "sim_uart_rx": [],
        "xbus_gateway": [],
        "xbus_memory": [],
        "neorv32_verilog_wrapper": []
    },
    "non_tb_files": [
        "neorv32/rtl/core/neorv32_application_image.vhd",
        "neorv32/rtl/core/neorv32_boot_rom.vhd",
        "neorv32/rtl/core/neorv32_bootloader_image.vhd",
        "neorv32/rtl/core/neorv32_bus.vhd",
        "neorv32/rtl/core/neorv32_cache.vhd",
        "neorv32/rtl/core/neorv32_cfs.vhd",
        "neorv32/rtl/core/neorv32_clockgate.vhd",
        "neorv32/rtl/core/neorv32_cpu.vhd",
        "neorv32/rtl/core/neorv32_cpu_alu.vhd",
        "neorv32/rtl/core/neorv32_cpu_control.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_cond.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_crypto.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd",
        "neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd",
        "neorv32/rtl/core/neorv32_cpu_decompressor.vhd",
        "neorv32/rtl/core/neorv32_cpu_lsu.vhd",
        "neorv32/rtl/core/neorv32_cpu_pmp.vhd",
        "neorv32/rtl/core/neorv32_cpu_regfile.vhd",
        "neorv32/rtl/core/neorv32_crc.vhd",
        "neorv32/rtl/core/neorv32_debug_auth.vhd",
        "neorv32/rtl/core/neorv32_debug_dm.vhd",
        "neorv32/rtl/core/neorv32_debug_dtm.vhd",
        "neorv32/rtl/core/neorv32_dma.vhd",
        "neorv32/rtl/core/neorv32_dmem.vhd",
        "neorv32/rtl/core/neorv32_fifo.vhd",
        "neorv32/rtl/core/neorv32_gpio.vhd",
        "neorv32/rtl/core/neorv32_gptmr.vhd",
        "neorv32/rtl/core/neorv32_imem.vhd",
        "neorv32/rtl/core/neorv32_mtime.vhd",
        "neorv32/rtl/core/neorv32_neoled.vhd",
        "neorv32/rtl/core/neorv32_onewire.vhd",
        "neorv32/rtl/core/neorv32_package.vhd",
        "neorv32/rtl/core/neorv32_pwm.vhd",
        "neorv32/rtl/core/neorv32_sdi.vhd",
        "neorv32/rtl/core/neorv32_slink.vhd",
        "neorv32/rtl/core/neorv32_spi.vhd",
        "neorv32/rtl/core/neorv32_sys.vhd",
        "neorv32/rtl/core/neorv32_sysinfo.vhd",
        "neorv32/rtl/core/neorv32_top.vhd",
        "neorv32/rtl/core/neorv32_trng.vhd",
        "neorv32/rtl/core/neorv32_twd.vhd",
        "neorv32/rtl/core/neorv32_twi.vhd",
        "neorv32/rtl/core/neorv32_uart.vhd",
        "neorv32/rtl/core/neorv32_wdt.vhd",
        "neorv32/rtl/core/neorv32_xbus.vhd",
        "neorv32/rtl/core/neorv32_xip.vhd",
        "neorv32/rtl/core/neorv32_xirq.vhd",
        "neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd",
        "neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd",
        "neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd",
        "neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd",
        "neorv32/rtl/system_integration/neorv32_vivado_ip.vhd",
        "neorv32/rtl/system_integration/xbus2ahblite_bridge.vhd",
        "neorv32/rtl/system_integration/xbus2axi4lite_bridge.vhd",
        "src/neorv32_verilog_wrapper.vhd"
    ]
}