#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f38112ef90 .scope module, "fpga_xor" "fpga_xor" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f7eca59f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f381150100_0 .net "a", 0 0, o0x7f7eca59f018;  0 drivers
v0x55f3811501a0_0 .net "anot", 0 0, v0x55f38114d110_0;  1 drivers
o0x7f7eca59f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f3811502f0_0 .net "b", 0 0, o0x7f7eca59f4f8;  0 drivers
v0x55f381150390_0 .net "bnot", 0 0, v0x55f38114e530_0;  1 drivers
v0x55f3811504c0_0 .net "out", 0 0, v0x55f38114fa80_0;  1 drivers
v0x55f381150560_0 .net "w1", 0 0, v0x55f38114a850_0;  1 drivers
v0x55f381150690_0 .net "w2", 0 0, v0x55f38114bc80_0;  1 drivers
S_0x55f38112ec80 .scope module, "and0" "fpga_and" 2 11, 3 3 0, S_0x55f38112ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A0";
    .port_info 1 /INPUT 1 "B0";
    .port_info 2 /OUTPUT 1 "out";
v0x55f38114ac90_0 .net "A0", 0 0, o0x7f7eca59f018;  alias, 0 drivers
v0x55f38114ad50_0 .net "B0", 0 0, v0x55f38114e530_0;  alias, 1 drivers
v0x55f38114adf0_0 .net "out", 0 0, v0x55f38114a850_0;  alias, 1 drivers
S_0x55f38112e940 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x55f38112ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x7f7eca556498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f7eca5564e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55f3811511c0 .functor OR 1, L_0x7f7eca556498, L_0x7f7eca5564e0, C4<0>, C4<0>;
L_0x55f381151260 .functor AND 1, o0x7f7eca59f018, v0x55f38114e530_0, C4<1>, C4<1>;
L_0x55f381151410 .functor BUFZ 1, L_0x55f381151260, C4<0>, C4<0>, C4<0>;
L_0x55f381151620 .functor BUFZ 1, L_0x55f3811511c0, C4<0>, C4<0>, C4<0>;
v0x55f381129fe0_0 .net "A0", 0 0, o0x7f7eca59f018;  alias, 0 drivers
v0x55f38114a090_0 .net "A1", 0 0, L_0x7f7eca556498;  1 drivers
v0x55f38114a150_0 .net "B0", 0 0, v0x55f38114e530_0;  alias, 1 drivers
v0x55f38114a1f0_0 .net "B1", 0 0, L_0x7f7eca5564e0;  1 drivers
v0x55f38114a2b0_0 .net *"_ivl_12", 0 0, L_0x55f381151620;  1 drivers
v0x55f38114a3e0_0 .net *"_ivl_7", 0 0, L_0x55f381151410;  1 drivers
L_0x7f7eca556378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114a4c0_0 .net "d0", 0 0, L_0x7f7eca556378;  1 drivers
L_0x7f7eca5563c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114a580_0 .net "d1", 0 0, L_0x7f7eca5563c0;  1 drivers
L_0x7f7eca556408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114a640_0 .net "d2", 0 0, L_0x7f7eca556408;  1 drivers
L_0x7f7eca556450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114a790_0 .net "d3", 0 0, L_0x7f7eca556450;  1 drivers
v0x55f38114a850_0 .var "out", 0 0;
v0x55f38114a910_0 .net "s0", 0 0, L_0x55f381151260;  1 drivers
v0x55f38114a9d0_0 .net "s1", 0 0, L_0x55f3811511c0;  1 drivers
v0x55f38114aa90_0 .net "sel", 1 0, L_0x55f381151500;  1 drivers
E_0x55f381120800 .event edge, v0x55f38114aa90_0;
L_0x55f381151500 .concat8 [ 1 1 0 0], L_0x55f381151620, L_0x55f381151410;
S_0x55f38114ae90 .scope module, "and1" "fpga_and" 2 12, 3 3 0, S_0x55f38112ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A0";
    .port_info 1 /INPUT 1 "B0";
    .port_info 2 /OUTPUT 1 "out";
v0x55f38114c0c0_0 .net "A0", 0 0, o0x7f7eca59f4f8;  alias, 0 drivers
v0x55f38114c180_0 .net "B0", 0 0, v0x55f38114d110_0;  alias, 1 drivers
v0x55f38114c250_0 .net "out", 0 0, v0x55f38114bc80_0;  alias, 1 drivers
S_0x55f38114b070 .scope module, "c2_instance" "c2" 3 5, 4 1 0, S_0x55f38114ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x7f7eca556648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f7eca556690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55f381151940 .functor OR 1, L_0x7f7eca556648, L_0x7f7eca556690, C4<0>, C4<0>;
L_0x55f3811519e0 .functor AND 1, o0x7f7eca59f4f8, v0x55f38114d110_0, C4<1>, C4<1>;
L_0x55f381151b90 .functor BUFZ 1, L_0x55f3811519e0, C4<0>, C4<0>, C4<0>;
L_0x55f381151da0 .functor BUFZ 1, L_0x55f381151940, C4<0>, C4<0>, C4<0>;
v0x55f38114b3e0_0 .net "A0", 0 0, o0x7f7eca59f4f8;  alias, 0 drivers
v0x55f38114b4c0_0 .net "A1", 0 0, L_0x7f7eca556648;  1 drivers
v0x55f38114b580_0 .net "B0", 0 0, v0x55f38114d110_0;  alias, 1 drivers
v0x55f38114b620_0 .net "B1", 0 0, L_0x7f7eca556690;  1 drivers
v0x55f38114b6e0_0 .net *"_ivl_12", 0 0, L_0x55f381151da0;  1 drivers
v0x55f38114b810_0 .net *"_ivl_7", 0 0, L_0x55f381151b90;  1 drivers
L_0x7f7eca556528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114b8f0_0 .net "d0", 0 0, L_0x7f7eca556528;  1 drivers
L_0x7f7eca556570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114b9b0_0 .net "d1", 0 0, L_0x7f7eca556570;  1 drivers
L_0x7f7eca5565b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114ba70_0 .net "d2", 0 0, L_0x7f7eca5565b8;  1 drivers
L_0x7f7eca556600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114bbc0_0 .net "d3", 0 0, L_0x7f7eca556600;  1 drivers
v0x55f38114bc80_0 .var "out", 0 0;
v0x55f38114bd40_0 .net "s0", 0 0, L_0x55f3811519e0;  1 drivers
v0x55f38114be00_0 .net "s1", 0 0, L_0x55f381151940;  1 drivers
v0x55f38114bec0_0 .net "sel", 1 0, L_0x55f381151c80;  1 drivers
E_0x55f381120cd0 .event edge, v0x55f38114bec0_0;
L_0x55f381151c80 .concat8 [ 1 1 0 0], L_0x55f381151da0, L_0x55f381151b90;
S_0x55f38114c350 .scope module, "not0" "fpga_not" 2 8, 5 3 0, S_0x55f38112ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55f38114d580_0 .net "A1", 0 0, o0x7f7eca59f018;  alias, 0 drivers
v0x55f38114d6d0_0 .net "out", 0 0, v0x55f38114d110_0;  alias, 1 drivers
S_0x55f38114c510 .scope module, "c2_instance" "c2" 5 5, 4 1 0, S_0x55f38114c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55f381150800 .functor OR 1, o0x7f7eca59f018, o0x7f7eca59f018, C4<0>, C4<0>;
L_0x7f7eca556138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7eca556180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55f381150870 .functor AND 1, L_0x7f7eca556138, L_0x7f7eca556180, C4<1>, C4<1>;
L_0x55f381150900 .functor BUFZ 1, L_0x55f381150870, C4<0>, C4<0>, C4<0>;
L_0x55f381150a10 .functor BUFZ 1, L_0x55f381150800, C4<0>, C4<0>, C4<0>;
v0x55f38114c860_0 .net "A0", 0 0, L_0x7f7eca556138;  1 drivers
v0x55f38114c940_0 .net "A1", 0 0, o0x7f7eca59f018;  alias, 0 drivers
v0x55f38114ca50_0 .net "B0", 0 0, L_0x7f7eca556180;  1 drivers
v0x55f38114caf0_0 .net "B1", 0 0, o0x7f7eca59f018;  alias, 0 drivers
v0x55f38114cb90_0 .net *"_ivl_12", 0 0, L_0x55f381150a10;  1 drivers
v0x55f38114cca0_0 .net *"_ivl_7", 0 0, L_0x55f381150900;  1 drivers
L_0x7f7eca556018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114cd80_0 .net "d0", 0 0, L_0x7f7eca556018;  1 drivers
L_0x7f7eca556060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114ce40_0 .net "d1", 0 0, L_0x7f7eca556060;  1 drivers
L_0x7f7eca5560a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114cf00_0 .net "d2", 0 0, L_0x7f7eca5560a8;  1 drivers
L_0x7f7eca5560f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114d050_0 .net "d3", 0 0, L_0x7f7eca5560f0;  1 drivers
v0x55f38114d110_0 .var "out", 0 0;
v0x55f38114d1b0_0 .net "s0", 0 0, L_0x55f381150870;  1 drivers
v0x55f38114d270_0 .net "s1", 0 0, L_0x55f381150800;  1 drivers
v0x55f38114d330_0 .net "sel", 1 0, L_0x55f381150970;  1 drivers
E_0x55f38112dd50 .event edge, v0x55f38114d330_0;
L_0x55f381150970 .concat8 [ 1 1 0 0], L_0x55f381150a10, L_0x55f381150900;
S_0x55f38114d7d0 .scope module, "not1" "fpga_not" 2 9, 5 3 0, S_0x55f38112ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55f38114e9a0_0 .net "A1", 0 0, o0x7f7eca59f4f8;  alias, 0 drivers
v0x55f38114eaf0_0 .net "out", 0 0, v0x55f38114e530_0;  alias, 1 drivers
S_0x55f38114d960 .scope module, "c2_instance" "c2" 5 5, 4 1 0, S_0x55f38114d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55f381150c50 .functor OR 1, o0x7f7eca59f4f8, o0x7f7eca59f4f8, C4<0>, C4<0>;
L_0x7f7eca5562e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7eca556330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55f381150cc0 .functor AND 1, L_0x7f7eca5562e8, L_0x7f7eca556330, C4<1>, C4<1>;
L_0x55f381150d60 .functor BUFZ 1, L_0x55f381150cc0, C4<0>, C4<0>, C4<0>;
L_0x55f381150f70 .functor BUFZ 1, L_0x55f381150c50, C4<0>, C4<0>, C4<0>;
v0x55f38114dc80_0 .net "A0", 0 0, L_0x7f7eca5562e8;  1 drivers
v0x55f38114dd60_0 .net "A1", 0 0, o0x7f7eca59f4f8;  alias, 0 drivers
v0x55f38114de70_0 .net "B0", 0 0, L_0x7f7eca556330;  1 drivers
v0x55f38114df10_0 .net "B1", 0 0, o0x7f7eca59f4f8;  alias, 0 drivers
v0x55f38114dfb0_0 .net *"_ivl_12", 0 0, L_0x55f381150f70;  1 drivers
v0x55f38114e0c0_0 .net *"_ivl_7", 0 0, L_0x55f381150d60;  1 drivers
L_0x7f7eca5561c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114e1a0_0 .net "d0", 0 0, L_0x7f7eca5561c8;  1 drivers
L_0x7f7eca556210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114e260_0 .net "d1", 0 0, L_0x7f7eca556210;  1 drivers
L_0x7f7eca556258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114e320_0 .net "d2", 0 0, L_0x7f7eca556258;  1 drivers
L_0x7f7eca5562a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114e470_0 .net "d3", 0 0, L_0x7f7eca5562a0;  1 drivers
v0x55f38114e530_0 .var "out", 0 0;
v0x55f38114e5d0_0 .net "s0", 0 0, L_0x55f381150cc0;  1 drivers
v0x55f38114e690_0 .net "s1", 0 0, L_0x55f381150c50;  1 drivers
v0x55f38114e750_0 .net "sel", 1 0, L_0x55f381150e50;  1 drivers
E_0x55f38112f5f0 .event edge, v0x55f38114e750_0;
L_0x55f381150e50 .concat8 [ 1 1 0 0], L_0x55f381150f70, L_0x55f381150d60;
S_0x55f38114ebf0 .scope module, "or0" "fpga_or" 2 14, 6 3 0, S_0x55f38112ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "B1";
    .port_info 2 /OUTPUT 1 "out";
v0x55f38114fec0_0 .net "A1", 0 0, v0x55f38114a850_0;  alias, 1 drivers
v0x55f38114ff80_0 .net "B1", 0 0, v0x55f38114bc80_0;  alias, 1 drivers
v0x55f381150040_0 .net "out", 0 0, v0x55f38114fa80_0;  alias, 1 drivers
S_0x55f38114edd0 .scope module, "c2_instance" "c2" 6 5, 4 1 0, S_0x55f38114ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55f381151fb0 .functor OR 1, v0x55f38114a850_0, v0x55f38114bc80_0, C4<0>, C4<0>;
L_0x7f7eca5567f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7eca556840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55f381152020 .functor AND 1, L_0x7f7eca5567f8, L_0x7f7eca556840, C4<1>, C4<1>;
L_0x55f3811520f0 .functor BUFZ 1, L_0x55f381152020, C4<0>, C4<0>, C4<0>;
L_0x55f381152300 .functor BUFZ 1, L_0x55f381151fb0, C4<0>, C4<0>, C4<0>;
v0x55f38114f180_0 .net "A0", 0 0, L_0x7f7eca5567f8;  1 drivers
v0x55f38114f260_0 .net "A1", 0 0, v0x55f38114a850_0;  alias, 1 drivers
v0x55f38114f370_0 .net "B0", 0 0, L_0x7f7eca556840;  1 drivers
v0x55f38114f410_0 .net "B1", 0 0, v0x55f38114bc80_0;  alias, 1 drivers
v0x55f38114f500_0 .net *"_ivl_12", 0 0, L_0x55f381152300;  1 drivers
v0x55f38114f610_0 .net *"_ivl_7", 0 0, L_0x55f3811520f0;  1 drivers
L_0x7f7eca5566d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114f6f0_0 .net "d0", 0 0, L_0x7f7eca5566d8;  1 drivers
L_0x7f7eca556720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114f7b0_0 .net "d1", 0 0, L_0x7f7eca556720;  1 drivers
L_0x7f7eca556768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f38114f870_0 .net "d2", 0 0, L_0x7f7eca556768;  1 drivers
L_0x7f7eca5567b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f38114f9c0_0 .net "d3", 0 0, L_0x7f7eca5567b0;  1 drivers
v0x55f38114fa80_0 .var "out", 0 0;
v0x55f38114fb40_0 .net "s0", 0 0, L_0x55f381152020;  1 drivers
v0x55f38114fc00_0 .net "s1", 0 0, L_0x55f381151fb0;  1 drivers
v0x55f38114fcc0_0 .net "sel", 1 0, L_0x55f3811521e0;  1 drivers
E_0x55f38114f100 .event edge, v0x55f38114fcc0_0;
L_0x55f3811521e0 .concat8 [ 1 1 0 0], L_0x55f381152300, L_0x55f3811520f0;
    .scope S_0x55f38114c510;
T_0 ;
    %wait E_0x55f38112dd50;
    %load/vec4 v0x55f38114d330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x55f38114cd80_0;
    %assign/vec4 v0x55f38114d110_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x55f38114ce40_0;
    %assign/vec4 v0x55f38114d110_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x55f38114cf00_0;
    %assign/vec4 v0x55f38114d110_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x55f38114d050_0;
    %assign/vec4 v0x55f38114d110_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f38114d960;
T_1 ;
    %wait E_0x55f38112f5f0;
    %load/vec4 v0x55f38114e750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55f38114e1a0_0;
    %assign/vec4 v0x55f38114e530_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55f38114e260_0;
    %assign/vec4 v0x55f38114e530_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55f38114e320_0;
    %assign/vec4 v0x55f38114e530_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55f38114e470_0;
    %assign/vec4 v0x55f38114e530_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f38112e940;
T_2 ;
    %wait E_0x55f381120800;
    %load/vec4 v0x55f38114aa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55f38114a4c0_0;
    %assign/vec4 v0x55f38114a850_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55f38114a580_0;
    %assign/vec4 v0x55f38114a850_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55f38114a640_0;
    %assign/vec4 v0x55f38114a850_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55f38114a790_0;
    %assign/vec4 v0x55f38114a850_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f38114b070;
T_3 ;
    %wait E_0x55f381120cd0;
    %load/vec4 v0x55f38114bec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55f38114b8f0_0;
    %assign/vec4 v0x55f38114bc80_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55f38114b9b0_0;
    %assign/vec4 v0x55f38114bc80_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55f38114ba70_0;
    %assign/vec4 v0x55f38114bc80_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55f38114bbc0_0;
    %assign/vec4 v0x55f38114bc80_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f38114edd0;
T_4 ;
    %wait E_0x55f38114f100;
    %load/vec4 v0x55f38114fcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55f38114f6f0_0;
    %assign/vec4 v0x55f38114fa80_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55f38114f7b0_0;
    %assign/vec4 v0x55f38114fa80_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55f38114f870_0;
    %assign/vec4 v0x55f38114fa80_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55f38114f9c0_0;
    %assign/vec4 v0x55f38114fa80_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "xor.v";
    "./and.v";
    "./c2.v";
    "./not.v";
    "./or.v";
