leon3 design with a trace interface and a pcore to capture multiple trace information
the pcore is in the standalone library "trace"
trace pcore has a BUFG on trace clock input

this design doesn't have a Ethernet module. You can add it into the desgin by using xgrlib tool.