pr_debug	,	F_2
mpidr	,	V_20
cluster	,	V_2
tries	,	V_15
A7_CONF	,	V_30
v7_exit_coherency_flush	,	F_14
SYS_INFO	,	V_31
POLL_MSEC	,	V_17
msleep	,	F_25
tc2_pm_cluster_powerup	,	F_6
cci_disable_port_by_cpu	,	F_17
read_cpuid_mpidr	,	F_18
"%s(cpu=%u, cluster=%u): RESET_CTRL = 0x%08X\n"	,	L_3
scc	,	V_13
u32	,	T_1
tc2_pm_power_up_setup	,	F_29
TC2_MAX_CPUS_PER_CLUSTER	,	V_8
tc2_pm_cpu_powerdown_prepare	,	F_8
tc2_pm_wait_for_powerdown	,	F_23
tc2_nr_cpus	,	V_5
tc2_pm_cpu_powerup	,	F_1
__naked	,	T_2
ve_spc_init	,	F_34
all	,	V_11
ret	,	V_21
ARM_CPU_PART_CORTEX_A15	,	V_10
affinity_level	,	V_19
cpu	,	V_1
tc2_pm_cluster_cache_disable	,	F_15
TIMEOUT_MSEC	,	V_16
__pa_symbol	,	F_4
a15_cluster_id	,	V_23
ETIMEDOUT	,	V_18
readl_relaxed	,	F_22
__func__	,	V_3
irq_of_parse_and_map	,	F_33
pr_err	,	F_37
TC2_CLUSTERS	,	V_4
tc2_pm_cluster_is_up	,	F_28
ENODEV	,	V_28
RESET_CTRL	,	V_14
sys_info	,	V_25
np	,	V_27
ve_spc_global_wakeup_irq	,	F_12
ve_spc_cpu_in_wfi	,	F_24
mcpm_entry_point	,	V_7
ve_spc_cpu_wakeup_irq	,	F_5
BUG_ON	,	F_9
SPC_BASE	,	V_32
gic_cpu_if_down	,	F_10
device_node	,	V_26
RESET_A7_NCORERESET	,	F_20
of_find_compatible_node	,	F_31
read_cpuid_part	,	F_16
tc2_pm_cpu_is_up	,	F_27
louis	,	V_9
"TC2 power management initialized\n"	,	L_6
mask	,	V_12
RESET_A15_NCORERESET	,	F_21
mcpm_sync_init	,	F_39
tc2_pm_cpu_suspend_prepare	,	F_26
ve_spc_set_resume_addr	,	F_3
pr_info	,	F_41
tc2_pm_cpu_cache_disable	,	F_13
"%s: cpu %u cluster %u\n"	,	L_1
cci_probed	,	F_35
irq	,	V_22
a7_cluster_id	,	V_24
mcpm_platform_register	,	F_38
tc2_pm_init	,	F_30
MPIDR_AFFINITY_LEVEL	,	F_36
EINVAL	,	V_6
tc2_pm_power_ops	,	V_33
tc2_pm_cluster_powerdown_prepare	,	F_11
tc2_core_in_reset	,	F_19
"arm,vexpress-scc,v2p-ca15_a7"	,	L_4
"%s: boot CPU is out of bound!\n"	,	L_5
A15_CONF	,	V_29
ve_spc_powerdown	,	F_7
__init	,	T_3
of_iomap	,	F_32
"%s: cluster %u\n"	,	L_2
mcpm_loopback	,	F_40
