# 1 "arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi" 1





/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 9 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/k3.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2

/ {
 model = "Texas Instruments K3 J721E SoC";
 compatible = "ti,j721e";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &wkup_uart0;
  serial1 = &mcu_uart0;
  serial2 = &main_uart0;
  serial3 = &main_uart1;
  serial4 = &main_uart2;
  serial5 = &main_uart3;
  serial6 = &main_uart4;
  serial7 = &main_uart5;
  serial8 = &main_uart6;
  serial9 = &main_uart7;
  serial10 = &main_uart8;
  serial11 = &main_uart9;
 };

 chosen { };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
   };

  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a72";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a72";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-level = <2>;
  cache-size = <0x100000>;
  cache-line-size = <64>;
  cache-sets = <1024>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a72_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,armv8-pmuv3";

  interrupts = <1 7 4>;
 };

 cbass_main: interconnect@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>,
    <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>,
    <0x00 0x00A40000 0x00 0x00A40000 0x00 0x00000800>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>,
    <0x00 0x30800000 0x00 0x30800000 0x00 0x0bc00000>,
    <0x00 0x0d000000 0x00 0x0d000000 0x00 0x01000000>,
    <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>,
    <0x00 0x64800000 0x00 0x64800000 0x00 0x00800000>,
    <0x4d 0x80800000 0x4d 0x80800000 0x00 0x00800000>,
    <0x4d 0x81800000 0x4d 0x81800000 0x00 0x00800000>,
    <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>,


    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
    <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  cbass_mcu_wakeup: interconnect@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
     <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
     <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
     <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
     <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
  };
 };
};


# 1 "arch/arm64/boot/dts/ti/k3-j721e-main.dtsi" 1







&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x0 0x70000000 0x0 0x800000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x70000000 0x800000>;

  atf-sram@0 {
   reg = <0x0 0x20000>;
  };
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x10000>,
        <0x00 0x01900000 0x00 0x100000>;


  interrupts = <1 9 4>;

  gic_its: gic-its@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 smmu0: smmu@36600000 {
  compatible = "arm,smmu-v3";
  reg = <0x0 0x36600000 0x0 0x100000>;
  power-domains = <&k3_pds 229 1>;
  interrupt-parent = <&gic500>;
  interrupts = <0 772 1>,
        <0 768 1>;
  interrupt-names = "eventq", "gerror";
  #iommu-cells = <1>;
 };

 main_gpio_intr: interrupt-controller0 {
  compatible = "ti,sci-intr";
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <2>;
  ti,sci = <&dmsc>;
  ti,sci-dst-id = <14>;
  ti,sci-rm-range-girq = <0x1>;
 };

 cbass_main_navss: interconnect0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  main_navss_intr: interrupt-controller1 {
   compatible = "ti,sci-intr";
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <2>;
   ti,sci = <&dmsc>;
   ti,sci-dst-id = <14>;
   ti,sci-rm-range-girq = <0>, <2>;
  };

  main_udmass_inta: interrupt-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x0 0x33d00000 0x0 0x100000>;
   interrupt-controller;
   interrupt-parent = <&main_navss_intr>;
   msi-controller;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <209>;
   ti,sci-rm-range-vint = <0xa>;
   ti,sci-rm-range-global-event = <0xd>;
  };

  hwspinlock: spinlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };
 };

 secure_proxy_main: mailbox@32c00000 {
  compatible = "ti,am654-secure-proxy";
  #mbox-cells = <1>;
  reg-names = "target_data", "rt", "scfg";
  reg = <0x00 0x32c00000 0x00 0x100000>,
        <0x00 0x32400000 0x00 0x100000>,
        <0x00 0x32800000 0x00 0x100000>;
  interrupt-names = "rx_011";
  interrupts = <0 37 4>;
 };

 main_pmx0: pinmux@11c000 {
  compatible = "pinctrl-single";

  reg = <0x0 0x11c000 0x0 0x2b4>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 main_uart0: serial@2800000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 192 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 146 1>;
  clocks = <&k3_clks 146 0>;
  clock-names = "fclk";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 193 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 278 1>;
  clocks = <&k3_clks 278 0>;
  clock-names = "fclk";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 194 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 279 1>;
  clocks = <&k3_clks 279 0>;
  clock-names = "fclk";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 195 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 280 1>;
  clocks = <&k3_clks 280 0>;
  clock-names = "fclk";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 196 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 281 1>;
  clocks = <&k3_clks 281 0>;
  clock-names = "fclk";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 197 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 282 1>;
  clocks = <&k3_clks 282 0>;
  clock-names = "fclk";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 198 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 283 1>;
  clocks = <&k3_clks 283 0>;
  clock-names = "fclk";
 };

 main_uart7: serial@2870000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02870000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 199 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 284 1>;
  clocks = <&k3_clks 284 0>;
  clock-names = "fclk";
 };

 main_uart8: serial@2880000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02880000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 248 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 285 1>;
  clocks = <&k3_clks 285 0>;
  clock-names = "fclk";
 };

 main_uart9: serial@2890000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02890000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 249 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 286 1>;
  clocks = <&k3_clks 286 0>;
  clock-names = "fclk";
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00600000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <105 0>, <105 1>, <105 2>, <105 3>,
        <105 4>, <105 5>, <105 6>, <105 7>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 105 1>;
  clocks = <&k3_clks 105 0>;
  clock-names = "gpio";
 };

 main_gpio1: gpio@601000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00601000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <106 0>, <106 1>, <106 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 106 1>;
  clocks = <&k3_clks 106 0>;
  clock-names = "gpio";
 };

 main_gpio2: gpio@610000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00610000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <107 0>, <107 1>, <107 2>, <107 3>,
        <107 4>, <107 5>, <107 6>, <107 7>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 107 1>;
  clocks = <&k3_clks 107 0>;
  clock-names = "gpio";
 };

 main_gpio3: gpio@611000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00611000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <108 0>, <108 1>, <108 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 108 1>;
  clocks = <&k3_clks 108 0>;
  clock-names = "gpio";
 };

 main_gpio4: gpio@620000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00620000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <109 0>, <109 1>, <109 2>, <109 3>,
        <109 4>, <109 5>, <109 6>, <109 7>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 109 1>;
  clocks = <&k3_clks 109 0>;
  clock-names = "gpio";
 };

 main_gpio5: gpio@621000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00621000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <110 0>, <110 1>, <110 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 110 1>;
  clocks = <&k3_clks 110 0>;
  clock-names = "gpio";
 };

 main_gpio6: gpio@630000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00630000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <111 0>, <111 1>, <111 2>, <111 3>,
        <111 4>, <111 5>, <111 6>, <111 7>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 111 1>;
  clocks = <&k3_clks 111 0>;
  clock-names = "gpio";
 };

 main_gpio7: gpio@631000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00631000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <112 0>, <112 1>, <112 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 112 1>;
  clocks = <&k3_clks 112 0>;
  clock-names = "gpio";
 };
};
# 178 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi" 1







&cbass_mcu_wakeup {
 dmsc: dmsc@44083000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;

  mbox-names = "rx", "tx";

  mboxes= <&secure_proxy_main 11>,
   <&secure_proxy_main 13>;

  reg-names = "debug_messages";
  reg = <0x00 0x44083000 0x0 0x1000>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clocks {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 wkup_pmx0: pinmux@4301c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c000 0x00 0x178>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x100000>;
  ranges = <0x0 0x00 0x41c00000 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x42300000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 897 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 287 1>;
  clocks = <&k3_clks 287 0>;
  clock-names = "fclk";
 };

 mcu_uart0: serial@40a00000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x40a00000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 846 4>;
  clock-frequency = <96000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 149 1>;
  clocks = <&k3_clks 149 0>;
  clock-names = "fclk";
 };

 wkup_gpio_intr: interrupt-controller2 {
  compatible = "ti,sci-intr";
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <2>;
  ti,sci = <&dmsc>;
  ti,sci-dst-id = <14>;
  ti,sci-rm-range-girq = <0x5>;
 };

 wkup_gpio0: gpio@42110000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x42110000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <113 0>, <113 1>, <113 2>,
        <113 3>, <113 4>, <113 5>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <84>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 113 1>;
  clocks = <&k3_clks 113 0>;
  clock-names = "gpio";
 };

 wkup_gpio1: gpio@42100000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x42100000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <114 0>, <114 1>, <114 2>,
        <114 3>, <114 4>, <114 5>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <84>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 114 1>;
  clocks = <&k3_clks 114 0>;
  clock-names = "gpio";
 };
};
# 178 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 9 "arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi" 2

/ {
 memory@80000000 {
  device_type = "memory";

  reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
        <0x00000008 0x80000000 0x00000000 0x80000000>;
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   alignment = <0x1000>;
   no-map;
  };
 };
};
# 9 "arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts" 2

/ {
 chosen {
  stdout-path = "serial2:115200n8";
  bootargs = "console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x02800000";
 };

 gpio_keys: gpio-keys {
  compatible = "gpio-keys";
  autorepeat;
  pinctrl-names = "default";
  pinctrl-0 = <&sw10_button_pins_default &sw11_button_pins_default>;

  sw10: sw10 {
   label = "GPIO Key USER1";
   linux,code = <0x100>;
   gpios = <&main_gpio0 0 1>;
  };

  sw11: sw11 {
   label = "GPIO Key USER2";
   linux,code = <0x101>;
   gpios = <&wkup_gpio0 7 1>;
  };
 };
};

&main_pmx0 {
 sw10_button_pins_default: sw10_button_pins_default {
  pinctrl-single,pins = <
   (((0x0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&wkup_pmx0 {
 sw11_button_pins_default: sw11_button_pins_default {
  pinctrl-single,pins = <
   (((0xcc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&wkup_uart0 {

 status = "disabled";
};

&main_uart0 {
 power-domains = <&k3_pds 146 0>;
};

&main_uart3 {

 status = "disabled";
};

&main_uart5 {

 status = "disabled";
};

&main_uart6 {

 status = "disabled";
};

&main_uart7 {

 status = "disabled";
};

&main_uart8 {

 status = "disabled";
};

&main_uart9 {

 status = "disabled";
};

&main_gpio2 {
 status = "disabled";
};

&main_gpio3 {
 status = "disabled";
};

&main_gpio4 {
 status = "disabled";
};

&main_gpio5 {
 status = "disabled";
};

&main_gpio6 {
 status = "disabled";
};

&main_gpio7 {
 status = "disabled";
};

&wkup_gpio1 {
 status = "disabled";
};
