 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 04:01:45 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_REG_FILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.40       0.40 r
  U0_REG_FILE/U5/Y (INVX12M)                              0.09       0.49 f
  U0_REG_FILE/U6/Y (CLKINVX40M)                           0.10       0.59 r
  U0_REG_FILE/REG0[7] (RegFile_WIDTH8_ADDR4)              0.00       0.59 r
  U0_ALU/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.59 r
  U0_ALU/U76/Y (AOI221X2M)                                0.22       0.81 f
  U0_ALU/U74/Y (AOI31X2M)                                 0.54       1.35 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       1.35 r
  data arrival time                                                  1.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_REG_FILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.40       0.40 r
  U0_REG_FILE/U5/Y (INVX12M)                              0.09       0.49 f
  U0_REG_FILE/U6/Y (CLKINVX40M)                           0.10       0.59 r
  U0_REG_FILE/REG0[7] (RegFile_WIDTH8_ADDR4)              0.00       0.59 r
  U0_ALU/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.59 r
  U0_ALU/U125/Y (AOI221X2M)                               0.24       0.83 f
  U0_ALU/U123/Y (AOI31X2M)                                0.54       1.37 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       1.37 r
  data arrival time                                                  1.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_REG_FILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.35       0.35 f
  U0_REG_FILE/U5/Y (INVX12M)                              0.13       0.48 r
  U0_REG_FILE/U6/Y (CLKINVX40M)                           0.12       0.59 f
  U0_REG_FILE/REG0[7] (RegFile_WIDTH8_ADDR4)              0.00       0.59 f
  U0_ALU/A[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.59 f
  U0_ALU/U38/Y (INVX8M)                                   0.23       0.82 r
  U0_ALU/U134/Y (AOI2BB2X2M)                              0.43       1.25 r
  U0_ALU/U132/Y (AOI21X2M)                                0.29       1.54 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.54 f
  data arrival time                                                  1.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U0_REG_FILE/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][4]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][4]/Q (DFFRHQX8M)              0.55       0.55 f
  U0_REG_FILE/REG0[4] (RegFile_WIDTH8_ADDR4)              0.00       0.55 f
  U0_ALU/A[4] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.55 f
  U0_ALU/U117/Y (AOI222X2M)                               0.60       1.15 r
  U0_ALU/U114/Y (AOI31X2M)                                0.41       1.56 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       1.56 f
  data arrival time                                                  1.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_REG_FILE/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][4]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][4]/Q (DFFRHQX8M)              0.55       0.55 f
  U0_REG_FILE/REG0[4] (RegFile_WIDTH8_ADDR4)              0.00       0.55 f
  U0_ALU/A[4] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.55 f
  U0_ALU/U110/Y (AOI221X2M)                               0.67       1.22 r
  U0_ALU/U108/Y (AOI31X2M)                                0.39       1.61 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       1.61 f
  data arrival time                                                  1.61

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: U0_REG_FILE/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][2]/Q (DFFRHQX8M)              0.40       0.40 r
  U0_REG_FILE/U3/Y (BUFX32M)                              0.22       0.62 r
  U0_REG_FILE/REG1[2] (RegFile_WIDTH8_ADDR4)              0.00       0.62 r
  U0_ALU/B[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.62 r
  U0_ALU/U162/Y (OAI222X1M)                               0.42       1.04 f
  U0_ALU/U102/Y (AOI221X2M)                               0.57       1.61 r
  U0_ALU/U100/Y (AOI31X2M)                                0.39       2.00 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.00 f
  data arrival time                                                  2.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: U0_REG_FILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][0]/Q (DFFRQX2M)               0.75       0.75 f
  U0_REG_FILE/REG0[0] (RegFile_WIDTH8_ADDR4)              0.00       0.75 f
  U0_ALU/A[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.75 f
  U0_ALU/U41/Y (BUFX6M)                                   0.57       1.33 f
  U0_ALU/U13/Y (AOI222X4M)                                0.48       1.81 r
  U0_ALU/U8/Y (AND3X6M)                                   0.27       2.08 r
  U0_ALU/U7/Y (NOR2X8M)                                   0.08       2.16 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       2.16 f
  data arrival time                                                  2.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: U0_REG_FILE/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][1]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][1]/Q (DFFRHQX8M)              0.59       0.59 f
  U0_REG_FILE/REG1[1] (RegFile_WIDTH8_ADDR4)              0.00       0.59 f
  U0_ALU/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.59 f
  U0_ALU/U168/Y (OAI2B2X1M)                               0.51       1.10 f
  U0_ALU/U99/Y (AOI211X2M)                                0.65       1.76 r
  U0_ALU/U11/Y (AOI31X2M)                                 0.41       2.17 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       2.17 f
  data arrival time                                                  2.17

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: U0_REG_FILE/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][5]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][5]/Q (DFFRHQX8M)              0.59       0.59 f
  U0_REG_FILE/REG1[5] (RegFile_WIDTH8_ADDR4)              0.00       0.59 f
  U0_ALU/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.59 f
  U0_ALU/add_43/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       0.59 f
  U0_ALU/add_43/U1_5/S (ADDFX2M)                          0.69       1.29 f
  U0_ALU/add_43/SUM[5] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                                          0.00       1.29 f
  U0_ALU/U120/Y (AOI22X1M)                                0.56       1.85 r
  U0_ALU/U119/Y (AOI31X2M)                                0.43       2.28 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.28 f
  data arrival time                                                  2.28

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX4M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX4M)              0.81       0.81 f
  U0_DATA_SYNC/enable_pulse (Data_Sync_BUS_WIDTH8)        0.00       0.81 f
  U0_SYS_CTRL/RX_D_VLD (sys_ctrl)                         0.00       0.81 f
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.61       1.42 r
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.35       1.77 f
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.53       2.30 r
  U0_SYS_CTRL/U116/Y (NAND2X4M)                           0.49       2.80 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.80 f
  U0_ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       2.80 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       2.80 f
  data arrival time                                                  2.80

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                        2.80


  Startpoint: U0_REG_FILE/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][7]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][7]/Q (DFFRHQX8M)              0.60       0.60 f
  U0_REG_FILE/REG1[7] (RegFile_WIDTH8_ADDR4)              0.00       0.60 f
  U0_ALU/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.60 f
  U0_ALU/mult_49/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.60 f
  U0_ALU/mult_49/U36/Y (CLKINVX4M)                        0.83       1.43 r
  U0_ALU/mult_49/U25/Y (NOR2X2M)                          0.48       1.92 f
  U0_ALU/mult_49/U9/Y (AND2X2M)                           0.39       2.30 f
  U0_ALU/mult_49/FS_1/B[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       2.30 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.38       2.68 f
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       2.68 f
  U0_ALU/mult_49/PRODUCT[15] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       2.68 f
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.40       3.08 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       3.08 f
  data arrival time                                                  3.08

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: U0_REG_FILE/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][1]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][1]/Q (DFFRHQX8M)              0.59       0.59 f
  U0_REG_FILE/REG1[1] (RegFile_WIDTH8_ADDR4)              0.00       0.59 f
  U0_ALU/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.59 f
  U0_ALU/mult_49/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.59 f
  U0_ALU/mult_49/U35/Y (CLKINVX4M)                        0.82       1.41 r
  U0_ALU/mult_49/U67/Y (NOR2X1M)                          0.47       1.88 f
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.76       2.64 f
  U0_ALU/mult_49/U41/Y (AND2X2M)                          0.44       3.09 f
  U0_ALU/mult_49/FS_1/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.09 f
  U0_ALU/mult_49/FS_1/U10/Y (CLKXOR2X2M)                  0.47       3.56 f
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.56 f
  U0_ALU/mult_49/PRODUCT[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       3.56 f
  U0_ALU/U61/Y (OAI2BB1X2M)                               0.40       3.96 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       3.96 f
  data arrival time                                                  3.96

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                        3.92


  Startpoint: U0_REG_FILE/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][7]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][7]/Q (DFFRHQX8M)              0.60       0.60 f
  U0_REG_FILE/REG1[7] (RegFile_WIDTH8_ADDR4)              0.00       0.60 f
  U0_ALU/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.60 f
  U0_ALU/mult_49/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.60 f
  U0_ALU/mult_49/U36/Y (CLKINVX4M)                        0.83       1.43 r
  U0_ALU/mult_49/U25/Y (NOR2X2M)                          0.48       1.92 f
  U0_ALU/mult_49/U50/Y (CLKXOR2X2M)                       0.85       2.76 r
  U0_ALU/mult_49/FS_1/A[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       2.76 r
  U0_ALU/mult_49/FS_1/U25/Y (XOR3XLM)                     0.76       3.52 f
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.52 f
  U0_ALU/mult_49/PRODUCT[14] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       3.52 f
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.44       3.97 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       3.97 f
  data arrival time                                                  3.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX4M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX4M)              0.81       0.81 f
  U0_DATA_SYNC/enable_pulse (Data_Sync_BUS_WIDTH8)        0.00       0.81 f
  U0_SYS_CTRL/RX_D_VLD (sys_ctrl)                         0.00       0.81 f
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.61       1.42 r
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.35       1.77 f
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.53       2.30 r
  U0_SYS_CTRL/U116/Y (NAND2X4M)                           0.49       2.80 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.80 f
  U0_ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       2.80 f
  U0_ALU/U83/Y (NAND2X4M)                                 0.82       3.61 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.36       3.97 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       3.97 f
  data arrival time                                                  3.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX4M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX4M)              0.81       0.81 f
  U0_DATA_SYNC/enable_pulse (Data_Sync_BUS_WIDTH8)        0.00       0.81 f
  U0_SYS_CTRL/RX_D_VLD (sys_ctrl)                         0.00       0.81 f
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.61       1.42 r
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.35       1.77 f
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.53       2.30 r
  U0_SYS_CTRL/U116/Y (NAND2X4M)                           0.49       2.80 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.80 f
  U0_ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       2.80 f
  U0_ALU/U83/Y (NAND2X4M)                                 0.82       3.61 r
  U0_ALU/U58/Y (OAI2BB1X2M)                               0.36       3.97 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       3.97 f
  data arrival time                                                  3.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX4M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX4M)              0.81       0.81 f
  U0_DATA_SYNC/enable_pulse (Data_Sync_BUS_WIDTH8)        0.00       0.81 f
  U0_SYS_CTRL/RX_D_VLD (sys_ctrl)                         0.00       0.81 f
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.61       1.42 r
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.35       1.77 f
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.53       2.30 r
  U0_SYS_CTRL/U116/Y (NAND2X4M)                           0.49       2.80 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.80 f
  U0_ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       2.80 f
  U0_ALU/U83/Y (NAND2X4M)                                 0.82       3.61 r
  U0_ALU/U60/Y (OAI2BB1X2M)                               0.36       3.97 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       3.97 f
  data arrival time                                                  3.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.93


  Startpoint: U0_DATA_SYNC/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX4M)             0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_reg/Q (DFFRQX4M)              0.81       0.81 f
  U0_DATA_SYNC/enable_pulse (Data_Sync_BUS_WIDTH8)        0.00       0.81 f
  U0_SYS_CTRL/RX_D_VLD (sys_ctrl)                         0.00       0.81 f
  U0_SYS_CTRL/U60/Y (INVX4M)                              0.61       1.42 r
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.35       1.77 f
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.53       2.30 r
  U0_SYS_CTRL/U116/Y (NAND2X4M)                           0.49       2.80 f
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       2.80 f
  U0_ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       2.80 f
  U0_ALU/U83/Y (NAND2X4M)                                 0.82       3.61 r
  U0_ALU/U59/Y (OAI2BB1X2M)                               0.36       3.97 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       3.97 f
  data arrival time                                                  3.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.93


  Startpoint: RST_SYNC_1/flops_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/flops_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/flops_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RST_SYNC_1/flops_reg[0]/Q (DFFRQX2M)                    0.57       0.57 f
  RST_SYNC_1/flops_reg[1]/D (DFFRQX2M)                    0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/flops_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][0]/CK (DFFRQX2M)      0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][0]/Q (DFFRQX2M)       0.57       0.57 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][1]/D (DFFRQX2M)       0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][0]/CK (DFFRQX2M)      0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][0]/Q (DFFRQX2M)       0.57       0.57 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][1]/D (DFFRQX2M)       0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][0]/CK (DFFRQX2M)      0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][0]/Q (DFFRQX2M)       0.57       0.57 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][1]/D (DFFRQX2M)       0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][0]/CK (DFFRQX2M)      0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][0]/Q (DFFRQX2M)       0.57       0.57 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][1]/D (DFFRQX2M)       0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_DATA_SYNC/flops_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/flops_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/flops_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_DATA_SYNC/flops_reg[0]/Q (DFFRQX2M)                  0.57       0.57 f
  U0_DATA_SYNC/flops_reg[1]/D (DFFRQX2M)                  0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/flops_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_DATA_SYNC/flops_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/flops_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_DATA_SYNC/flops_reg[1]/Q (DFFRQX2M)                  0.67       0.67 f
  U0_DATA_SYNC/enable_flop_reg/D (DFFRQX2M)               0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_flop_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_REG_FILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][6]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][6]/Q (DFFRHQX8M)              0.50       0.50 r
  U0_REG_FILE/U251/Y (OAI2BB2X1M)                         0.43       0.93 r
  U0_REG_FILE/regArr_reg[1][6]/D (DFFRHQX8M)              0.00       0.93 r
  data arrival time                                                  0.93

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[1][6]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_REG_FILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.40       0.40 r
  U0_REG_FILE/U5/Y (INVX12M)                              0.09       0.49 f
  U0_REG_FILE/U6/Y (CLKINVX40M)                           0.10       0.59 r
  U0_REG_FILE/U260/Y (OAI2BB2X1M)                         0.40       0.99 r
  U0_REG_FILE/regArr_reg[0][7]/D (DFFRHQX8M)              0.00       0.99 r
  data arrival time                                                  0.99

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_REG_FILE/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][3]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][3]/Q (DFFRHQX8M)              0.40       0.40 r
  U0_REG_FILE/U4/Y (BUFX32M)                              0.21       0.61 r
  U0_REG_FILE/U264/Y (OAI2BB2X1M)                         0.41       1.02 r
  U0_REG_FILE/regArr_reg[1][3]/D (DFFRHQX8M)              0.00       1.02 r
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[1][3]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_REG_FILE/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][2]/Q (DFFRHQX8M)              0.40       0.40 r
  U0_REG_FILE/U3/Y (BUFX32M)                              0.22       0.62 r
  U0_REG_FILE/U263/Y (OAI2BB2X1M)                         0.41       1.03 r
  U0_REG_FILE/regArr_reg[1][2]/D (DFFRHQX8M)              0.00       1.03 r
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U0_REG_FILE/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/RdData_VLD_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_REG_FILE/RdData_VLD_reg/Q (DFFRQX2M)                 0.67       0.67 f
  U0_REG_FILE/U280/Y (OAI2BB1X2M)                         0.39       1.06 f
  U0_REG_FILE/RdData_VLD_reg/D (DFFRQX2M)                 0.00       1.06 f
  data arrival time                                                  1.06

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/RdData_VLD_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: FIFO/U_FIFO_WR/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_WR/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_WR/wptr_reg[2]/CK (DFFRQX4M)                0.00       0.00 r
  FIFO/U_FIFO_WR/wptr_reg[2]/Q (DFFRQX4M)                 0.76       0.76 f
  FIFO/U_FIFO_WR/U14/Y (XNOR2X2M)                         0.33       1.09 f
  FIFO/U_FIFO_WR/wptr_reg[2]/D (DFFRQX4M)                 0.00       1.09 f
  data arrival time                                                  1.09

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_WR/wptr_reg[2]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_REG_FILE/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][4]/CK (DFFRHQX8M)             0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][4]/Q (DFFRHQX8M)              0.55       0.55 f
  U0_REG_FILE/U259/Y (OAI2BB2X1M)                         0.53       1.07 f
  U0_REG_FILE/regArr_reg[0][4]/D (DFFRHQX8M)              0.00       1.07 f
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[0][4]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  FIFO/U_FIFO_MEM_CTRL/U63/Y (OAI2BB2X1M)                 0.50       1.16 f
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  FIFO/U_FIFO_MEM_CTRL/U62/Y (OAI2BB2X1M)                 0.50       1.16 f
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][3]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  FIFO/U_FIFO_MEM_CTRL/U61/Y (OAI2BB2X1M)                 0.50       1.16 f
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][3]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][2]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  FIFO/U_FIFO_MEM_CTRL/U60/Y (OAI2BB2X1M)                 0.50       1.16 f
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][2]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][1]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  FIFO/U_FIFO_MEM_CTRL/U59/Y (OAI2BB2X1M)                 0.50       1.16 f
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.67       0.67 f
  FIFO/U_FIFO_MEM_CTRL/U58/Y (OAI2BB2X1M)                 0.50       1.16 f
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][0]/D (DFFRQX2M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: RST_SYNC_2/flops_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/flops_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/flops_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RST_SYNC_2/flops_reg[0]/Q (DFFRQX2M)                    0.59       0.59 f
  RST_SYNC_2/flops_reg[1]/D (DFFRQX2M)                    0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/flops_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][0]/CK (DFFRQX1M)      0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][0]/Q (DFFRQX1M)       0.68       0.68 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][1]/D (DFFRQX1M)       0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]/CK (DFFRQX1M)      0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]/Q (DFFRQX1M)       0.68       0.68 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]/D (DFFRQX1M)       0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]/CK (DFFRQX1M)      0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]/Q (DFFRQX1M)       0.68       0.68 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]/D (DFFRQX1M)       0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]/CK (DFFRQX1M)      0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]/Q (DFFRQX1M)       0.68       0.68 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]/D (DFFRQX1M)       0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                  0.83       0.83 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                  0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_TX/U_FSM/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_FSM/busy_reg/CK (DFFRX1M)                       0.00       0.00 r
  U0_TX/U_FSM/busy_reg/Q (DFFRX1M)                        0.84       0.84 f
  U0_TX/U_FSM/busy (TX_FSM)                               0.00       0.84 f
  U0_TX/busy (UART_TX_top)                                0.00       0.84 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.84 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                  0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_FIFO_RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX4M)                0.00       0.00 r
  FIFO/U_FIFO_RD/rptr_reg[2]/Q (DFFRQX4M)                 0.77       0.77 f
  FIFO/U_FIFO_RD/U16/Y (XNOR2X2M)                         0.33       1.10 f
  FIFO/U_FIFO_RD/rptr_reg[2]/D (DFFRQX4M)                 0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_CLK_DIV_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV_RX/div_clk_reg/Q (DFFRQX2M)                  0.68       0.68 f
  U0_CLK_DIV_RX/U31/Y (CLKXOR2X2M)                        0.41       1.10 f
  U0_CLK_DIV_RX/div_clk_reg/D (DFFRQX2M)                  0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_CLK_DIV_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV_TX/div_clk_reg/Q (DFFRQX2M)                  0.69       0.69 f
  U0_CLK_DIV_TX/U31/Y (CLKXOR2X2M)                        0.41       1.10 f
  U0_CLK_DIV_TX/div_clk_reg/D (DFFRQX2M)                  0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_FIFO_RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_RD/rptr_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  FIFO/U_FIFO_RD/rptr_reg[1]/Q (DFFRQX4M)                 0.77       0.77 f
  FIFO/U_FIFO_RD/U15/Y (CLKXOR2X2M)                       0.43       1.20 f
  FIFO/U_FIFO_RD/rptr_reg[1]/D (DFFRQX4M)                 0.00       1.20 f
  data arrival time                                                  1.20

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_RD/rptr_reg[1]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_CLK_DIV_TX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.00 r
  U0_CLK_DIV_TX/odd_edge_tog_reg/Q (DFFSQX2M)             0.67       0.67 f
  U0_CLK_DIV_TX/U34/Y (XNOR2X1M)                          0.43       1.10 f
  U0_CLK_DIV_TX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_CLK_DIV_RX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.00 r
  U0_CLK_DIV_RX/odd_edge_tog_reg/Q (DFFSQX2M)             0.67       0.67 f
  U0_CLK_DIV_RX/U34/Y (XNOR2X1M)                          0.43       1.10 f
  U0_CLK_DIV_RX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_FIFO_RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  FIFO/U_FIFO_RD/rptr_reg[3]/Q (DFFRQX2M)                 0.77       0.77 f
  FIFO/U_FIFO_RD/U11/Y (CLKXOR2X2M)                       0.44       1.22 f
  FIFO/U_FIFO_RD/rptr_reg[3]/D (DFFRQX2M)                 0.00       1.22 f
  data arrival time                                                  1.22

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_FIFO_RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 0.85       0.85 f
  FIFO/U_FIFO_RD/U17/Y (XNOR2X2M)                         0.38       1.22 f
  FIFO/U_FIFO_RD/rptr_reg[0]/D (DFFRQX2M)                 0.00       1.22 f
  data arrival time                                                  1.22

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_CLK_DIV_TX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[0]/Q (DFFRQX4M)                 0.77       0.77 f
  U0_CLK_DIV_TX/U8/Y (AO22XLM)                            0.59       1.36 f
  U0_CLK_DIV_TX/count_reg[0]/D (DFFRQX4M)                 0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_TX/count_reg[0]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U0_CLK_DIV_RX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[0]/Q (DFFRQX4M)                 0.77       0.77 f
  U0_CLK_DIV_RX/U9/Y (AO22XLM)                            0.59       1.36 f
  U0_CLK_DIV_RX/count_reg[0]/D (DFFRQX4M)                 0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_RX/count_reg[0]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U0_CLK_DIV_TX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[6]/Q (DFFRQX2M)                 0.85       0.85 f
  U0_CLK_DIV_TX/U7/Y (AO22XLM)                            0.65       1.49 f
  U0_CLK_DIV_TX/count_reg[6]/D (DFFRQX2M)                 0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_TX/count_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_CLK_DIV_RX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[6]/Q (DFFRQX2M)                 0.85       0.85 f
  U0_CLK_DIV_RX/U8/Y (AO22XLM)                            0.65       1.49 f
  U0_CLK_DIV_RX/count_reg[6]/D (DFFRQX2M)                 0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_RX/count_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_CLK_DIV_RX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[3]/Q (DFFRQX2M)                 0.85       0.85 f
  U0_CLK_DIV_RX/U12/Y (AO22XLM)                           0.65       1.50 f
  U0_CLK_DIV_RX/count_reg[3]/D (DFFRQX2M)                 0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV_RX/count_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_TX/U_SERIALIZER/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[2]/CK (DFFRX4M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[2]/Q (DFFRX4M)             0.76       0.76 f
  U0_TX/U_SERIALIZER/U32/Y (OAI2BB2X1M)                   0.46       1.23 f
  U0_TX/U_SERIALIZER/count_reg[2]/D (DFFRX4M)             0.00       1.23 f
  data arrival time                                                  1.23

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/count_reg[2]/CK (DFFRX4M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[6]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[6]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U11/Y (AO2B2X2M)                    0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[6]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[6]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[5]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[5]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U10/Y (AO2B2X2M)                    0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[5]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[5]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[1]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[1]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U6/Y (AO2B2X2M)                     0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[1]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[4]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[4]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U9/Y (AO2B2X2M)                     0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[4]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[4]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[0]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[0]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U5/Y (AO2B2X2M)                     0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[0]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[2]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[2]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U7/Y (AO2B2X2M)                     0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[2]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[3]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U8/Y (AO2B2X2M)                     0.43       1.27 f
  U0_TX/U_PARITY_CALC/par_data_reg[3]/D (DFFRX1M)         0.00       1.27 f
  data arrival time                                                  1.27

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[3]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_TX/U_SERIALIZER/data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[6]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[6]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U26/Y (OAI2BB1X2M)                   0.42       1.26 f
  U0_TX/U_SERIALIZER/data_reg[6]/D (DFFRX1M)              0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[6]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_TX/U_SERIALIZER/data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[5]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[5]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U24/Y (OAI2BB1X2M)                   0.42       1.26 f
  U0_TX/U_SERIALIZER/data_reg[5]/D (DFFRX1M)              0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[5]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_TX/U_SERIALIZER/data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[4]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[4]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U22/Y (OAI2BB1X2M)                   0.42       1.26 f
  U0_TX/U_SERIALIZER/data_reg[4]/D (DFFRX1M)              0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[4]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_TX/U_SERIALIZER/data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[3]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[3]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U19/Y (OAI2BB1X2M)                   0.42       1.26 f
  U0_TX/U_SERIALIZER/data_reg[3]/D (DFFRX1M)              0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[3]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_TX/U_SERIALIZER/data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[2]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[2]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U17/Y (OAI2BB1X2M)                   0.42       1.26 f
  U0_TX/U_SERIALIZER/data_reg[2]/D (DFFRX1M)              0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[2]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[7]/CK (DFFRX1M)        0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[7]/Q (DFFRX1M)         0.84       0.84 f
  U0_TX/U_PARITY_CALC/U12/Y (AO2B2X2M)                    0.43       1.28 f
  U0_TX/U_PARITY_CALC/par_data_reg[7]/D (DFFRX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[7]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_TX/U_SERIALIZER/data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[1]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U15/Y (OAI2BB1X2M)                   0.45       1.29 f
  U0_TX/U_SERIALIZER/data_reg[1]/D (DFFRX1M)              0.00       1.29 f
  data arrival time                                                  1.29

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[1]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_TX/U_SERIALIZER/data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[0]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U13/Y (OAI2BB1X2M)                   0.46       1.30 f
  U0_TX/U_SERIALIZER/data_reg[0]/D (DFFRX1M)              0.00       1.30 f
  data arrival time                                                  1.30

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[0]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (DFFRX4M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (DFFRX4M)             0.97       0.97 r
  U0_TX/U_SERIALIZER/U31/Y (NOR2X2M)                      0.37       1.33 f
  U0_TX/U_SERIALIZER/count_reg[0]/D (DFFRX4M)             0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/count_reg[0]/CK (DFFRX4M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U0_TX/U_PARITY_CALC/par_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_bit_reg/CK (DFFRX1M)            0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_bit_reg/Q (DFFRX1M)             0.84       0.84 f
  U0_TX/U_PARITY_CALC/U14/Y (OAI2BB2X1M)                  0.56       1.41 f
  U0_TX/U_PARITY_CALC/par_bit_reg/D (DFFRX1M)             0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_bit_reg/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U0_TX/U_SERIALIZER/data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[7]/CK (DFFRX1M)             0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[7]/Q (DFFRX1M)              0.84       0.84 f
  U0_TX/U_SERIALIZER/U28/Y (AO22X1M)                      0.59       1.42 f
  U0_TX/U_SERIALIZER/data_reg[7]/D (DFFRX1M)              0.00       1.42 f
  data arrival time                                                  1.42

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[7]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U0_TX/U_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_FSM/current_state_reg[0]/CK (DFFRX4M)           0.00       0.00 r
  U0_TX/U_FSM/current_state_reg[0]/QN (DFFRX4M)           0.71       0.71 f
  U0_TX/U_FSM/U15/Y (AOI31X2M)                            0.57       1.28 r
  U0_TX/U_FSM/U14/Y (INVX2M)                              0.22       1.50 f
  U0_TX/U_FSM/current_state_reg[1]/D (DFFRX1M)            0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_FSM/current_state_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


1
