/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [14:0] celloutsig_0_33z;
  wire [14:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  reg [14:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = ~((celloutsig_0_13z | celloutsig_0_10z) & (celloutsig_0_37z | celloutsig_0_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_1z[3] | celloutsig_1_6z) & (celloutsig_1_3z | celloutsig_1_1z[3]));
  assign celloutsig_0_32z = ~(celloutsig_0_15z ^ celloutsig_0_12z[5]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ in_data[88]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z ^ celloutsig_1_14z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[1] ^ celloutsig_0_7z);
  assign celloutsig_0_13z = ~(celloutsig_0_11z ^ celloutsig_0_5z);
  assign celloutsig_0_15z = ~(celloutsig_0_14z ^ celloutsig_0_2z);
  assign celloutsig_0_1z = ~(in_data[60] ^ in_data[78]);
  assign celloutsig_0_39z = celloutsig_0_23z[8:1] & { celloutsig_0_19z[3:1], celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_51z = { celloutsig_0_35z, celloutsig_0_40z, celloutsig_0_44z } & celloutsig_0_50z[8:6];
  assign celloutsig_0_18z = { in_data[32:17], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z } & { celloutsig_0_12z[5:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_33z = { celloutsig_0_23z[6:2], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_27z } / { 1'h1, celloutsig_0_22z[9:0], celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_24z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_12z[4:2], celloutsig_0_1z } / { 1'h1, celloutsig_0_12z[7:5] };
  assign celloutsig_0_23z = { celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, celloutsig_0_18z[20:16], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_1_5z[4] = celloutsig_1_3z ? celloutsig_1_0z[0] : in_data[171];
  assign celloutsig_1_19z = celloutsig_1_15z ? { celloutsig_1_11z[10:7], celloutsig_1_9z } : { celloutsig_1_9z[2], celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_3z, 1'h0, celloutsig_1_6z };
  assign celloutsig_0_22z = celloutsig_0_14z ? { celloutsig_0_12z[6:4], celloutsig_0_19z, 2'h3, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z } : { celloutsig_0_18z[8:1], celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_28z = celloutsig_0_5z ? { celloutsig_0_12z[5:3], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_21z } : { in_data[51:45], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z, 1'h0 };
  assign celloutsig_0_30z = celloutsig_0_23z[5:3] != { celloutsig_0_12z[0], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_35z = celloutsig_0_12z[3:0] != { celloutsig_0_28z[4], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_36z = { celloutsig_0_28z[9:0], celloutsig_0_5z } != celloutsig_0_18z[18:8];
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z } != { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_14z = { in_data[44:41], celloutsig_0_9z } != celloutsig_0_12z[8:4];
  assign celloutsig_0_40z = | { celloutsig_0_33z[4:2], celloutsig_0_1z };
  assign celloutsig_1_13z = | { celloutsig_1_2z[3:1], celloutsig_1_7z };
  assign celloutsig_0_16z = | { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_20z = | celloutsig_0_18z[12:7];
  assign celloutsig_0_26z = | { celloutsig_0_23z[9:8], celloutsig_0_0z };
  assign celloutsig_0_3z = ~^ { in_data[10], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_52z = ~^ { celloutsig_0_34z[8:2], celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_14z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z[6:0], celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ celloutsig_1_0z[6:1];
  assign celloutsig_1_14z = ~^ { celloutsig_1_5z[4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z[4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_9z = ~^ { in_data[69:59], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_2z = ~^ { in_data[20:15], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_23z[8:2], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_0_34z = in_data[40:26] <<< { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[146:143] <<< celloutsig_1_0z[7:4];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z } <<< in_data[167:165];
  assign celloutsig_1_11z = { celloutsig_1_0z[8:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z } <<< in_data[133:114];
  always_latch
    if (clkin_data[64]) celloutsig_0_50z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_50z = { in_data[47:35], celloutsig_0_3z, celloutsig_0_26z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[164:155];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_2z = celloutsig_1_0z[5:2];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_12z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_12z = { in_data[91], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_0z = ~((in_data[29] & in_data[87]) | (in_data[16] & in_data[20]));
  assign celloutsig_0_31z = ~((celloutsig_0_6z[0] & in_data[80]) | (celloutsig_0_0z & celloutsig_0_13z));
  assign celloutsig_0_37z = ~((celloutsig_0_16z & celloutsig_0_11z) | (celloutsig_0_14z & celloutsig_0_28z[5]));
  assign celloutsig_0_5z = ~((in_data[85] & celloutsig_0_4z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[0] & in_data[119]) | (celloutsig_1_0z[0] & celloutsig_1_2z[0]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_2z[3]) | (celloutsig_1_2z[0] & celloutsig_1_4z));
  assign celloutsig_1_15z = ~((celloutsig_1_1z[3] & celloutsig_1_7z) | (in_data[110] & celloutsig_1_0z[8]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z & in_data[40]) | (celloutsig_0_2z & in_data[85]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_3z) | (celloutsig_0_5z & celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_13z & celloutsig_0_7z) | (celloutsig_0_6z[0] & celloutsig_0_11z));
  assign celloutsig_0_21z = ~((celloutsig_0_19z[3] & celloutsig_0_18z[16]) | (celloutsig_0_2z & celloutsig_0_14z));
  assign celloutsig_0_24z = ~((celloutsig_0_1z & celloutsig_0_11z) | (celloutsig_0_21z & celloutsig_0_2z));
  assign celloutsig_1_5z[3:0] = celloutsig_1_1z;
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
