0.7
2020.2
May 22 2024
19:03:11
C:/Users/ADMIN/Documents/GitHub/tt10-uart-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-uart-8bit/SPI/spi_master/spi_master.srcs/sim_1/new/tb_spi_master_slave_ver2.sv,1737231822,systemVerilog,,,,tb_spi_master_slave_ver2,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-uart-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_master_slave_ver2.sv,1737231783,systemVerilog,,C:/Users/ADMIN/Documents/GitHub/tt10-uart-8bit/SPI/spi_master/spi_master.srcs/sim_1/new/tb_spi_master_slave_ver2.sv,,spi_master_slave_ver2,,uvm,,,,,,
