Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  9 10:23:05 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                14634        0.071        0.000                      0                14634        1.858        0.000                       0                  3448  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
CLK_IN_D_0_clk_p[0]  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN_D_0_clk_p[0]        0.113        0.000                      0                14634        0.071        0.000                      0                14634        1.858        0.000                       0                  3448  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               CLK_IN_D_0_clk_p[0]                       
(none)                                    CLK_IN_D_0_clk_p[0]  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  CLK_IN_D_0_clk_p[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.236ns (5.103%)  route 4.388ns (94.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 9.312 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.388     9.135    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X20Y126        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.321     9.312    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X20Y126        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.232     9.545    
                         clock uncertainty           -0.035     9.509    
    SLICE_X20Y126        FDRE (Setup_fdre_C_CE)      -0.261     9.248    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.236ns (5.103%)  route 4.388ns (94.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 9.312 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.388     9.135    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X20Y126        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.321     9.312    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X20Y126        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.545    
                         clock uncertainty           -0.035     9.509    
    SLICE_X20Y126        FDRE (Setup_fdre_C_CE)      -0.261     9.248    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.236ns (5.151%)  route 4.346ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.346     9.093    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.328     9.319    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.232     9.552    
                         clock uncertainty           -0.035     9.516    
    SLICE_X21Y116        FDRE (Setup_fdre_C_CE)      -0.284     9.232    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.236ns (5.151%)  route 4.346ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.346     9.093    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.328     9.319    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.552    
                         clock uncertainty           -0.035     9.516    
    SLICE_X21Y116        FDRE (Setup_fdre_C_CE)      -0.284     9.232    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.236ns (5.151%)  route 4.346ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.346     9.093    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.328     9.319    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.552    
                         clock uncertainty           -0.035     9.516    
    SLICE_X21Y116        FDRE (Setup_fdre_C_CE)      -0.284     9.232    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.236ns (5.151%)  route 4.346ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.346     9.093    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.328     9.319    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y116        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.552    
                         clock uncertainty           -0.035     9.516    
    SLICE_X21Y116        FDRE (Setup_fdre_C_CE)      -0.284     9.232    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.236ns (5.173%)  route 4.326ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.326     9.073    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.327     9.318    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.232     9.551    
                         clock uncertainty           -0.035     9.515    
    SLICE_X21Y132        FDRE (Setup_fdre_C_CE)      -0.284     9.231    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.236ns (5.173%)  route 4.326ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.326     9.073    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.327     9.318    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.551    
                         clock uncertainty           -0.035     9.515    
    SLICE_X21Y132        FDRE (Setup_fdre_C_CE)      -0.284     9.231    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[31].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.236ns (5.173%)  route 4.326ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.326     9.073    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.327     9.318    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.232     9.551    
                         clock uncertainty           -0.035     9.515    
    SLICE_X21Y132        FDRE (Setup_fdre_C_CE)      -0.284     9.231    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.236ns (5.173%)  route 4.326ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.287     4.511    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X12Y211        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_fdre_C_Q)         0.236     4.747 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.326     9.073    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.327     9.318    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y132        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.551    
                         clock uncertainty           -0.035     9.515    
    SLICE_X21Y132        FDRE (Setup_fdre_C_CE)      -0.284     9.231    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[23][1]_srl24/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.333%)  route 0.136ns (57.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.644     2.120    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y149        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     2.220 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.136     2.357    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][1]_0
    SLICE_X14Y149        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[23][1]_srl24/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.864     2.494    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/aclk
    SLICE_X14Y149        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[23][1]_srl24/CLK
                         clock pessimism             -0.362     2.131    
    SLICE_X14Y149        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.285    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[23][1]_srl24
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.029%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.696     2.172    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y99         FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.100     2.272 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/Q
                         net (fo=5, routed)           0.156     2.429    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[10]_108[0]
    SLICE_X14Y100        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.864     2.494    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X14Y100        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
                         clock pessimism             -0.181     2.312    
    SLICE_X14Y100        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     2.353    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.029%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.696     2.172    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y99         FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.100     2.272 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/Q
                         net (fo=5, routed)           0.156     2.429    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[10]_108[0]
    SLICE_X14Y100        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.864     2.494    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X14Y100        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CLK
                         clock pessimism             -0.181     2.312    
    SLICE_X14Y100        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     2.353    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[29].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.192%)  route 0.143ns (58.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.573     2.049    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y212        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y212        FDRE (Prop_fdre_C_Q)         0.100     2.149 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.143     2.292    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[38][0]_0
    SLICE_X20Y212        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.777     2.407    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/aclk
    SLICE_X20Y212        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CLK
                         clock pessimism             -0.346     2.060    
    SLICE_X20Y212        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.214    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.871%)  route 0.109ns (52.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.591     2.067    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y195        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y195        FDRE (Prop_fdre_C_Q)         0.100     2.167 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.109     2.276    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[32][0]_0
    SLICE_X18Y195        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.791     2.421    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/aclk
    SLICE_X18Y195        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CLK
                         clock pessimism             -0.321     2.099    
    SLICE_X18Y195        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.198    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[11].g_sym_cntrl.g_reg.cntrl_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.570%)  route 0.159ns (61.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.696     2.172    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y99         FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.100     2.272 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.cntrl_reg[10][6]/Q
                         net (fo=5, routed)           0.159     2.432    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_108[6]
    SLICE_X13Y103        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[11].g_sym_cntrl.g_reg.cntrl_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.863     2.493    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y103        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[11].g_sym_cntrl.g_reg.cntrl_reg[11][6]/C
                         clock pessimism             -0.181     2.311    
    SLICE_X13Y103        FDRE (Hold_fdre_C_D)         0.040     2.351    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[11].g_sym_cntrl.g_reg.cntrl_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.541%)  route 0.147ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.641     2.117    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y139        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.100     2.217 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.147     2.364    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[18][1]_0
    SLICE_X12Y136        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.858     2.488    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/aclk
    SLICE_X12Y136        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18/CLK
                         clock pessimism             -0.359     2.128    
    SLICE_X12Y136        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.282    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.573     2.049    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X13Y214        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y214        FDRE (Prop_fdre_C_Q)         0.100     2.149 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/Q
                         net (fo=1, routed)           0.095     2.244    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[1]
    SLICE_X12Y213        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.778     2.408    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X12Y213        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
                         clock pessimism             -0.345     2.062    
    SLICE_X12Y213        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.160    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.707%)  route 0.114ns (53.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.695     2.171    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y96         FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.100     2.271 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[34].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.114     2.386    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][1]_0
    SLICE_X16Y95         SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.935     2.565    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_data_casc_dly/aclk
    SLICE_X16Y95         SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][1]_srl4/CLK
                         clock pessimism             -0.361     2.203    
    SLICE_X16Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.301    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.480%)  route 0.153ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.590     2.066    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y158        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.100     2.166 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.153     2.320    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][1]_0
    SLICE_X14Y154        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.791     2.421    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/aclk
    SLICE_X14Y154        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27/CLK
                         clock pessimism             -0.339     2.081    
    SLICE_X14Y154        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.235    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN_D_0_clk_p[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_IN_D_0_clk_p[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y43   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y42   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y40   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y40   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y43   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y41   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y42   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y61   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y63   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg11_reg/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y201  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y201  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y199  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y199  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y200  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y200  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y201  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y201  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X18Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y199  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y199  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y202  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y200  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y200  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.595ns (61.331%)  route 2.267ns (38.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.288     4.512    top_i/terminal_0/inst/clk
    SLICE_X10Y180        FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.259     4.771 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           2.267     7.037    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         3.336    10.373 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.373    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.561ns (61.765%)  route 0.967ns (38.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.583     2.059    top_i/terminal_0/inst/clk
    SLICE_X10Y180        FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.118     2.177 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           0.967     3.144    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         1.443     4.588 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_IN_D_0_clk_p[0]

Max Delay          1646 Endpoints
Min Delay          1646 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.613ns (21.191%)  route 5.998ns (78.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.905     7.610    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y159        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.090     4.081    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y159        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[5]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.613ns (21.191%)  route 5.998ns (78.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.905     7.610    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y159        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.090     4.081    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y159        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[5]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg14_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.613ns (21.191%)  route 5.998ns (78.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.905     7.610    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y159        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg14_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.090     4.081    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y159        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg14_reg[5]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.613ns (21.431%)  route 5.912ns (78.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.820     7.525    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y158        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.090     4.081    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y158        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[5]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg15_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.613ns (21.431%)  route 5.912ns (78.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.820     7.525    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y158        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg15_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.090     4.081    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y158        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg15_reg[5]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.436ns  (logic 1.613ns (21.689%)  route 5.823ns (78.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.730     7.436    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y157        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.091     4.082    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y157        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.436ns  (logic 1.613ns (21.689%)  route 5.823ns (78.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.730     7.436    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y157        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.091     4.082    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y157        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.436ns  (logic 1.613ns (21.689%)  route 5.823ns (78.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.730     7.436    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y157        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.091     4.082    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y157        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.436ns  (logic 1.613ns (21.689%)  route 5.823ns (78.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.730     7.436    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X52Y157        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.091     4.082    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X52Y157        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg14_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.436ns  (logic 1.613ns (21.689%)  route 5.823ns (78.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.093     3.662    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X20Y187        LUT1 (Prop_lut1_I0_O)        0.043     3.705 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         3.730     7.436    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X53Y157        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg14_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        1.091     4.082    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X53Y157        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg14_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_0/inst/dataTemp_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.524ns (40.432%)  route 0.772ns (59.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/PolarityShift_0/inst/rst_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.030     1.153 f  top_i/PolarityShift_0/inst/dataTemp[7]_i_1/O
                         net (fo=2, routed)           0.143     1.296    top_i/PolarityShift_0/inst/dataTemp[7]_i_1_n_0
    SLICE_X11Y212        FDCE                                         f  top_i/PolarityShift_0/inst/dataTemp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.779     2.409    top_i/PolarityShift_0/inst/clk
    SLICE_X11Y212        FDCE                                         r  top_i/PolarityShift_0/inst/dataTemp_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_0/inst/dataTemp_reg[7]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.524ns (40.432%)  route 0.772ns (59.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/PolarityShift_0/inst/rst_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.030     1.153 f  top_i/PolarityShift_0/inst/dataTemp[7]_i_1/O
                         net (fo=2, routed)           0.143     1.296    top_i/PolarityShift_0/inst/dataTemp[7]_i_1_n_0
    SLICE_X11Y212        FDCE                                         f  top_i/PolarityShift_0/inst/dataTemp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.779     2.409    top_i/PolarityShift_0/inst/clk
    SLICE_X11Y212        FDCE                                         r  top_i/PolarityShift_0/inst/dataTemp_reg[7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1038/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1038/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1038/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1039/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1039/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1039/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1040/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1040/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1040/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1041/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1041/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1041/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1042/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1042/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1042/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1043/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1043/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1043/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1044/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1044/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1044/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1045/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.522ns (39.878%)  route 0.787ns (60.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.629     1.123    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.151 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.158     1.309    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X8Y211         FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1045/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3447, routed)        0.781     2.411    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X8Y211         FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg_c_1045/C





