WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2529176 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5029176 heartbeat IPC: 4 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6279177 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6279177 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10939276 heartbeat IPC: 1.692 cumulative IPC: 1.073 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_275.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 19938725 heartbeat IPC: 1.111 cumulative IPC: 1.098 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 31113570 heartbeat IPC: 0.8949 cumulative IPC: 1.007 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 40226609 heartbeat IPC: 1.097 cumulative IPC: 1.031 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 49301476 heartbeat IPC: 1.102 cumulative IPC: 1.046 (Simulation time: 00 hr 03 min 46 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_275.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000000 cycles: 60731517 heartbeat IPC: 0.8749 cumulative IPC: 1.01 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 69714957 heartbeat IPC: 1.113 cumulative IPC: 1.025 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 78691680 heartbeat IPC: 1.114 cumulative IPC: 1.036 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_275.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 87738754 heartbeat IPC: 1.105 cumulative IPC: 1.043 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 98830706 heartbeat IPC: 0.9016 cumulative IPC: 1.026 (Simulation time: 00 hr 07 min 14 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 97326740 cumulative IPC: 1.027 (Simulation time: 00 hr 07 min 34 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 97326740 cumulative IPC: 1.027 (Simulation time: 00 hr 07 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_275.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.027 instructions: 100000004 cycles: 97326740
CPU 0 Branch Prediction Accuracy: 82.8% MPKI: 26.61 Average ROB Occupancy at Mispredict: 17.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0175
BRANCH_INDIRECT: 0.644
BRANCH_CONDITIONAL: 25.9
BRANCH_DIRECT_CALL: 0.0483
BRANCH_INDIRECT_CALL: 0.0169
BRANCH_RETURN: 0.0273

LLC TOTAL        ACCESS:     635184 HIT:     215209 MISS:     419975
LLC LOAD         ACCESS:     280073 HIT:      13231 MISS:     266842
LLC RFO          ACCESS:     170958 HIT:      21695 MISS:     149263
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     181472 HIT:     179933 MISS:       1539
LLC TRANSLATION  ACCESS:       2681 HIT:        350 MISS:       2331
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 242.5 cycles
cpu0_DTLB TOTAL        ACCESS:   19167607 HIT:   19126887 MISS:      40720
cpu0_DTLB LOAD         ACCESS:   19167607 HIT:   19126887 MISS:      40720
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.1 cycles
cpu0_ITLB TOTAL        ACCESS:     137460 HIT:     127680 MISS:       9780
cpu0_ITLB LOAD         ACCESS:     137460 HIT:     127680 MISS:       9780
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 22.08 cycles
cpu0_L1D TOTAL        ACCESS:   21691747 HIT:   20076375 MISS:    1615372
cpu0_L1D LOAD         ACCESS:   13824907 HIT:   12982520 MISS:     842387
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7857726 HIT:    7089224 MISS:     768502
cpu0_L1D TRANSLATION  ACCESS:       9114 HIT:       4631 MISS:       4483
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 63.39 cycles
cpu0_L1I TOTAL        ACCESS:     153000 HIT:     106268 MISS:      46732
cpu0_L1I LOAD         ACCESS:     153000 HIT:     106268 MISS:      46732
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 92.91 cycles
cpu0_L2C TOTAL        ACCESS:     749410 HIT:     292948 MISS:     456462
cpu0_L2C LOAD         ACCESS:     368951 HIT:      88878 MISS:     280073
cpu0_L2C RFO          ACCESS:     178106 HIT:       7148 MISS:     170958
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     197886 HIT:     195136 MISS:       2750
cpu0_L2C TRANSLATION  ACCESS:       4467 HIT:       1786 MISS:       2681
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 244 cycles
cpu0_STLB TOTAL        ACCESS:      20874 HIT:      12125 MISS:       8749
cpu0_STLB LOAD         ACCESS:      20874 HIT:      12125 MISS:       8749
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 107.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     217964
  ROW_BUFFER_MISS:     200445
 AVG DBUS CONGESTED CYCLE: 3.945
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      26999
  FULL:     142517
