# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.000256 2048 4.58953e-41 3310 93696 8.91718 536.527 262.118 807.617 807.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.000256 2048 4.56305e-41 3310 93672 8.90624 648.239 262.049 919.245 919.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.000256 2048 4.56165e-41 3310 93680 8.94256 671.719 261.941 942.654 942.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.000256 2048 4.56053e-41 3310 93696 8.90102 628.276 261.952 899.18 899.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.000256 2048 4.58421e-41 3310 93700 8.91037 637.804 262.025 908.792 908.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.000256 2048 4.56431e-41 3310 93632 8.91632 654.856 262.061 925.885 925.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.000256 2048 4.56487e-41 3310 93600 8.89798 657.39 262.047 928.387 928.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.000256 2048 4.56459e-41 3310 93568 8.89853 634.489 261.947 905.387 905.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.000256 2048 4.58631e-41 3310 93504 8.92493 641.884 261.948 912.809 912.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.000256 2048 4.56123e-41 3310 93600 8.9063 689.242 262.253 960.452 960.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.000256 2048 4.55758e-41 3310 93440 8.88666 803.148 261.98 1074.07 1074.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 0.000256 2048 4.56949e-41 3315 93760 8.91738 553.935 262.04 824.943 825.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 0.000256 2048 4.58505e-41 3315 93760 8.9111 562.641 262.22 833.826 833.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 0.000256 2048 4.55912e-41 3315 93744 8.90266 555.445 262.253 826.65 826.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.000256 2048 4.57804e-41 3315 93744 8.96717 570.102 262.002 841.12 841.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.000256 2048 4.5566e-41 3315 93696 8.91997 554.037 262.119 825.127 825.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.000256 2048 4.5765e-41 3315 93672 8.89798 661.637 262.095 932.683 932.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 0.000256 2048 4.58267e-41 3315 93680 8.93706 647.674 262.136 918.797 918.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.000256 2048 4.58967e-41 3315 93696 8.93952 689.154 262.26 960.406 960.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.000256 2048 4.58407e-41 3315 93700 8.91494 683.966 262.244 955.176 955.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.000256 2048 4.56039e-41 3315 93632 8.90675 687.993 262.126 959.075 959.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.000256 2048 4.56403e-41 3315 93600 8.90304 675.297 261.812 946.063 946.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.000256 2048 4.57496e-41 3315 93568 8.94976 647.006 261.931 917.938 917.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.000256 2048 4.55674e-41 3315 93504 8.8984 758.938 261.942 1029.83 1029.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.000256 2048 4.57118e-41 3315 93600 8.9136 763.818 262.242 1035.03 1035.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.000256 2048 4.55562e-41 3315 93440 8.91776 695.056 261.999 966.023 966.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 0.000256 2048 4.57874e-41 3320 93760 8.90877 525.624 261.954 796.537 796.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 0.000256 2048 4.58112e-41 3320 93760 8.92115 592.933 262.286 864.193 864.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 0.000256 2048 4.56725e-41 3320 93744 8.95795 552.106 262.025 823.14 823.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.000256 2048 4.56837e-41 3320 93744 8.91242 560.382 262.203 831.546 831.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.000256 2048 4.56375e-41 3320 93696 8.90819 532.907 262.183 804.047 804.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.000256 2048 4.56501e-41 3320 93672 8.91302 698.008 261.893 968.868 968.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.000256 2048 4.57062e-41 3320 93600 8.91824 485.878 262.135 756.98 757.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.000256 2048 4.58169e-41 3320 93680 8.95171 670.252 262.187 941.441 941.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.000256 2048 4.56151e-41 3320 93600 8.92525 470.141 262.183 741.302 741.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.000256 2048 4.58169e-41 3320 93696 8.90688 625.046 262.239 896.243 896.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.000256 2048 4.56417e-41 3320 93504 8.91507 449.434 261.982 720.381 720.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.000256 2048 4.58841e-41 3320 93700 8.9088 657.6 262.236 928.793 928.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.000256 2048 4.57818e-41 3320 93600 8.92928 463.767 262.009 734.753 734.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.000256 2048 4.58112e-41 3320 93632 8.92656 839.154 262.144 1110.28 1110.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.000256 2048 4.58295e-41 3320 93408 8.90691 544.504 261.632 815.092 815.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.000256 2048 4.56809e-41 3320 93600 8.91024 802.866 261.824 1073.65 1073.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.000256 2048 4.58407e-41 3320 93360 8.9111 543.321 261.507 813.791 813.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.000256 2048 4.57524e-41 3320 93568 8.89725 777.959 261.763 1048.67 1048.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.000256 2048 4.58561e-41 3320 93440 8.89242 524.861 261.983 795.788 795.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.000256 2048 4.5716e-41 3320 93504 8.90266 683.158 261.986 954.099 954.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.000256 2048 4.58953e-41 3320 93312 8.89856 477.78 261.761 748.49 748.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.000256 2048 4.58701e-41 3320 93600 8.91066 707.864 262.076 978.902 978.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.000256 2048 4.56445e-41 3320 93200 8.9065 507.281 261.69 777.926 777.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 0.000256 2048 4.56207e-41 3312 93760 8.90547 516.342 262.214 787.514 787.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 0.000256 2048 4.55814e-41 3312 93760 8.90883 548.876 262.183 820.02 820.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.000256 2048 4.58953e-41 3312 93744 8.99654 542.759 261.996 813.804 813.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 0.000256 2048 4.5772e-41 3312 93696 8.9129 349.28 261.994 620.235 620.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.000256 2048 4.5737e-41 3312 93744 8.91952 625.945 261.989 896.905 896.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 0.000256 2048 4.57258e-41 3312 93632 8.90675 396.429 262.113 667.498 667.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.000256 2048 4.58589e-41 3312 93696 8.91088 572.649 261.902 843.516 843.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.000256 2048 4.58645e-41 3312 93568 8.90115 368.566 261.702 639.219 639.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.000256 2048 4.59107e-41 3312 93672 8.8967 665.015 262.112 936.077 936.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.000256 2048 4.58056e-41 3312 93600 8.91261 468.226 261.799 738.99 739.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.000256 2048 4.57454e-41 3312 93680 8.91494 629.393 262.156 900.516 900.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.000256 2048 4.57454e-41 3312 93600 8.9129 453.392 262.098 724.458 724.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.000256 2048 4.58421e-41 3312 93696 8.97888 811.862 261.997 1082.89 1082.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.000256 2048 4.56431e-41 3312 93504 8.90368 515.857 261.808 786.619 786.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.000256 2048 4.5793e-41 3312 93700 8.9305 797.865 262.01 1068.86 1068.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.000256 2048 4.57272e-41 3312 93600 8.9137 540.779 261.986 811.732 811.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.000256 2048 4.57748e-41 3312 93632 8.90048 780.794 261.865 1051.61 1051.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.000256 2048 4.55576e-41 3312 93408 8.89498 516.507 261.6 787.055 787.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.000256 2048 4.56417e-41 3312 93600 8.90806 757.607 262.025 1028.59 1028.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.000256 2048 4.58169e-41 3312 93360 8.8928 490.496 261.696 761.138 761.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.000256 2048 4.58127e-41 3312 93568 8.89491 724.653 261.917 995.515 995.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.000256 2048 4.57902e-41 3312 93440 8.89626 489.73 261.929 760.611 760.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 0.000256 2048 4.55898e-41 3325 93760 8.92518 587.781 262.229 858.986 859.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 0.000256 2048 4.56949e-41 3325 93720 8.90022 529.756 261.943 800.649 800.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 0.000256 2048 4.5786e-41 3325 93680 8.90246 342.954 261.946 613.854 613.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.000256 2048 4.58827e-41 3325 93744 8.92013 563.892 262.211 835.076 835.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 0.000256 2048 4.58519e-41 3325 93696 8.95549 364.261 262.067 635.337 635.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.000256 2048 4.5786e-41 3325 93688 8.90982 602.991 262.131 874.081 874.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 0.000256 2048 4.56963e-41 3325 93632 8.9088 382.627 261.906 653.493 653.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.000256 2048 4.58309e-41 3325 93696 8.90694 603.087 261.99 874.037 874.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.000256 2048 4.56907e-41 3325 93568 8.89299 383.284 262.021 654.25 654.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.000256 2048 4.56991e-41 3325 93672 8.90557 666.587 261.907 937.451 937.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.000256 2048 4.58421e-41 3325 93600 8.91293 481.266 262.16 752.387 752.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.000256 2048 4.58295e-41 3325 93680 8.90845 648.913 261.976 919.849 919.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 0.000256 2048 4.58084e-41 3325 93600 8.90582 457.316 262.17 728.445 728.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.000256 2048 4.55744e-41 3325 93696 8.92928 793.18 262.282 1064.45 1064.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.000256 2048 4.57874e-41 3325 93504 8.88749 528.02 261.962 798.92 798.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.000256 2048 4.57426e-41 3325 93600 8.88115 791.351 262.006 1062.29 1062.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 0.000256 2048 4.56865e-41 3325 93400 8.88013 532.343 261.771 803.043 803.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.000256 2048 4.58995e-41 3325 93632 8.99059 767.909 262.159 1039.11 1039.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.000256 2048 4.56319e-41 3325 93408 8.88627 503.989 261.855 774.779 774.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.000256 2048 4.56851e-41 3325 93600 8.89539 743.258 261.876 1014.08 1014.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.000256 2048 4.58603e-41 3325 93360 8.88627 492.036 261.491 762.466 762.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.000256 2048 4.57776e-41 3325 93568 8.93165 711.615 262.005 982.606 982.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.000256 2048 4.5786e-41 3325 93440 8.89789 501.068 261.779 771.806 771.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 0.000256 2048 4.58533e-41 3328 93760 8.91158 516.651 262.29 787.906 787.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 0.000256 2048 4.58098e-41 3328 93696 8.89037 333.07 261.929 603.939 603.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 0.000256 2048 4.56515e-41 3328 93720 8.90227 527.471 262.207 798.632 798.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 0.000256 2048 4.57272e-41 3328 93680 8.89037 340.296 262.152 611.386 611.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.000256 2048 4.56529e-41 3328 93744 8.90966 573.764 262.259 844.984 845.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 0.000256 2048 4.56585e-41 3328 93696 8.94976 368.705 262.297 640.003 640.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.000256 2048 4.58715e-41 3328 93688 8.93494 564.948 261.886 835.82 835.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.000256 2048 4.58141e-41 3328 93632 8.91754 360.935 262.169 632.076 632.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 0.000256 2048 4.58897e-41 3328 93576 8.9384 296.809 261.888 567.687 567.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.000256 2048 4.56921e-41 3328 93696 8.88627 544.957 261.956 815.85 815.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.000256 2048 4.58028e-41 3328 93568 9.0655 349.158 262.03 620.306 620.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 0.000256 2048 4.58673e-41 3328 93504 8.89587 292.369 262.036 563.349 563.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.000256 2048 4.56851e-41 3328 93672 8.91693 818.776 262.117 1089.86 1089.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.000256 2048 4.58771e-41 3328 93600 8.90067 516.657 261.917 787.526 787.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.000256 2048 4.58084e-41 3328 93528 8.91581 426.947 262.136 698.051 698.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.000256 2048 4.58309e-41 3328 93680 8.90208 761.039 262.203 1032.2 1032.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.000256 2048 4.58449e-41 3328 93600 8.88637 514.05 261.886 784.875 784.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.000256 2048 4.58743e-41 3328 93360 8.88243 427.743 261.716 698.396 698.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.000256 2048 4.55898e-41 3328 93696 8.8967 722.259 262.27 993.477 993.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.000256 2048 4.58028e-41 3328 93504 8.88832 466.924 261.786 737.647 737.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.000256 2048 4.57398e-41 3328 93312 8.87693 407.598 261.757 678.284 678.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.000256 2048 4.56109e-41 3328 93600 8.92637 713.009 262.019 984.006 984.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.000256 2048 4.56823e-41 3328 93400 8.89101 492.839 261.749 763.531 763.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.000256 2048 4.58351e-41 3328 93300 8.87978 410.532 261.527 680.99 681.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.000256 2048 4.56165e-41 3328 93632 8.91904 690.352 262.134 961.457 961.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.000256 2048 4.57538e-41 3328 93408 8.87664 481.379 261.653 751.96 752.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.000256 2048 4.56193e-41 3328 93408 8.90061 395.971 262.137 667.06 667.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.000256 2048 4.57118e-41 3328 93600 8.87923 677.848 261.786 948.566 948.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.000256 2048 4.57202e-41 3328 93360 8.88806 484.973 261.571 755.48 755.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.000256 2048 4.58169e-41 3328 93240 8.91904 400.368 261.596 670.934 670.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.000256 2048 4.58169e-41 3328 93568 8.88266 681.801 261.793 952.528 952.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.000256 2048 4.57482e-41 3328 93440 8.91904 462.801 262.004 733.773 733.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.000256 2048 4.57832e-41 3328 93312 8.8928 418.507 261.786 689.239 689.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 0.000256 2048 4.56053e-41 3320 93760 8.92115 525.437 261.969 796.38 796.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 0.000256 2048 4.58659e-41 3320 93696 8.90973 336.139 262.152 607.254 607.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 0.000256 2048 4.58533e-41 3320 93760 8.92422 587.904 264.601 861.478 861.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 0.000256 2048 4.58351e-41 3320 93680 8.93814 381.712 262.161 652.861 652.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 0.000256 2048 4.57496e-41 3320 93600 8.9248 311.886 262.047 582.905 582.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.000256 2048 4.573e-41 3320 93744 8.91699 549.366 262.011 820.343 820.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 0.000256 2048 4.57019e-41 3320 93696 8.91699 360.671 262.24 631.878 631.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 0.000256 2048 4.558e-41 3320 93600 8.9088 297.209 262.144 568.311 568.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.000256 2048 4.56921e-41 3320 93744 8.92314 788.905 262.08 1059.97 1060.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.000256 2048 4.56011e-41 3320 93632 8.90698 497.107 261.927 767.993 768.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 0.000256 2048 4.57846e-41 3320 93576 8.90938 404.529 262.116 675.604 675.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.000256 2048 4.55562e-41 3320 93696 8.96902 725.385 262.12 996.529 996.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.000256 2048 4.56417e-41 3320 93568 8.94266 443.449 261.767 714.208 714.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.000256 2048 4.58953e-41 3320 93504 8.90061 365.86 261.984 636.792 636.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.000256 2048 4.59079e-41 3320 93672 8.91619 752.492 262.08 1023.54 1023.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.000256 2048 4.58379e-41 3320 93600 8.91629 492.061 261.831 762.859 762.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.000256 2048 4.57706e-41 3320 93528 8.90397 432.048 261.91 702.914 702.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.000256 2048 4.58112e-41 3320 93312 8.90768 383.385 261.508 653.851 653.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.000256 2048 4.56599e-41 3320 93680 8.92333 707.78 262.134 978.893 978.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.000256 2048 4.57552e-41 3320 93600 8.97725 479.656 261.933 750.618 750.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.000256 2048 4.55983e-41 3320 93360 8.88589 402.292 261.444 672.672 672.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.000256 2048 4.59093e-41 3320 93440 8.92672 394.33 261.934 665.241 665.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.000256 2048 4.58505e-41 3320 93696 8.95971 667.339 262.054 938.405 938.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.000256 2048 4.58197e-41 3320 93504 8.90051 473.635 261.763 744.352 744.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.000256 2048 4.55912e-41 3320 93312 8.92726 390.747 261.511 661.239 661.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.000256 2048 4.56627e-41 3320 93312 8.92314 367.29 262.017 638.286 638.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.000256 2048 4.56011e-41 3320 93700 8.92851 691.083 262.008 962.07 962.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.000256 2048 4.56683e-41 3320 93600 8.91018 472.476 261.978 743.416 743.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.000256 2048 4.56389e-41 3320 93300 8.89709 410.362 261.546 680.859 680.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.000256 2048 4.56025e-41 3320 93200 8.88605 374.124 261.511 644.567 644.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 0.000256 2048 4.56473e-41 3312 93760 8.91475 568.563 262.185 839.713 839.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 0.000256 2048 4.558e-41 3312 93696 9.02554 364.568 262.125 635.769 635.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 0.000256 2048 4.5793e-41 3312 93696 8.91328 302.09 261.998 573.053 573.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 0.000256 2048 4.56501e-41 3312 93760 8.93542 546.036 262.208 817.235 817.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 0.000256 2048 4.58785e-41 3312 93680 8.92928 359.871 261.913 630.765 630.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 0.000256 2048 4.57202e-41 3312 93600 8.91699 293.63 261.806 564.404 564.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.000256 2048 4.5807e-41 3312 93744 8.93232 765.805 262.216 1037.01 1037.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 0.000256 2048 4.56753e-41 3312 93696 8.90742 482.287 262.242 753.487 753.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 0.000256 2048 4.55969e-41 3312 93600 8.89878 388.176 261.866 658.993 659.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 0.000256 2048 4.56151e-41 3312 93504 8.89322 328.257 261.987 599.188 599.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.000256 2048 4.59023e-41 3312 93744 8.93747 707.497 262.225 978.712 978.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.000256 2048 4.57944e-41 3312 93632 8.90259 447.212 261.84 718.005 718.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.000256 2048 4.56109e-41 3312 93576 8.90282 368.69 264.716 642.36 642.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 0.000256 2048 4.56725e-41 3312 93408 8.89261 330.808 261.564 601.315 601.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.000256 2048 4.5573e-41 3312 93696 8.91699 661.843 261.908 932.719 932.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.000256 2048 4.56697e-41 3312 93568 8.91453 419.904 261.738 690.607 690.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.000256 2048 4.57146e-41 3312 93504 8.89619 344.365 261.951 615.264 615.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.000256 2048 4.56319e-41 3312 93440 8.90509 306.518 261.954 577.43 577.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.000256 2048 4.55702e-41 3312 93672 8.91904 671.07 262.114 942.156 942.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.000256 2048 4.56305e-41 3312 93600 8.91347 469.699 261.905 740.569 740.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.000256 2048 4.56963e-41 3312 93528 8.92371 397.119 262.057 668.152 668.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.000256 2048 4.58084e-41 3312 93312 8.88806 396.397 261.415 666.753 666.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.000256 2048 4.57328e-41 3312 93680 8.91747 664.971 262.095 936.036 936.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.000256 2048 4.56249e-41 3312 93600 8.91238 475.947 261.912 746.825 746.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.000256 2048 4.56501e-41 3312 93360 8.89446 393.248 261.702 663.892 663.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.000256 2048 4.57902e-41 3312 93440 8.91286 367.639 261.903 638.505 638.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 0.000256 2048 4.57342e-41 3350 93728 8.9129 598.54 262.246 869.748 869.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 0.000256 2048 4.5772e-41 3350 93696 8.90653 381.966 262.063 652.985 653.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 0.000256 2048 4.57734e-41 3350 93600 8.92224 313.683 262.101 584.757 584.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 0.000256 2048 4.55702e-41 3350 93720 8.91786 557.13 262.273 828.374 828.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 0.000256 2048 4.58967e-41 3350 93680 8.91696 358.767 262.019 629.754 629.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 0.000256 2048 4.56879e-41 3350 93600 8.91117 298.762 261.863 569.587 569.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 0.000256 2048 4.58631e-41 3350 93600 8.95107 258.212 261.96 529.175 529.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.000256 2048 4.57552e-41 3350 93696 8.9015 761.333 262.022 1032.31 1032.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 0.000256 2048 4.57692e-41 3350 93600 8.90643 474.35 261.834 745.139 745.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 0.000256 2048 4.58014e-41 3350 93600 8.9047 386.837 262.238 658.03 658.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 0.000256 2048 4.58112e-41 3350 93504 8.90285 329.56 261.853 600.367 600.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.000256 2048 4.56473e-41 3350 93688 8.9031 697.014 261.933 967.901 967.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.000256 2048 4.58967e-41 3350 93632 8.89862 444.041 262.23 715.222 715.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.000256 2048 4.56081e-41 3350 93576 8.90627 365.048 262.202 636.207 636.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 0.000256 2048 4.5807e-41 3350 93408 8.91142 328.107 261.87 598.938 598.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.000256 2048 4.56025e-41 3350 93696 8.92518 669.884 262.241 941.099 941.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.000256 2048 4.56823e-41 3350 93568 8.90502 437.416 262.073 708.443 708.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.000256 2048 4.58169e-41 3350 93504 8.9048 359.51 262.105 630.57 630.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.000256 2048 4.55786e-41 3350 93440 8.90506 313.72 261.895 584.57 584.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.000256 2048 4.59023e-41 3350 93672 8.90486 711.258 262.232 982.451 982.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.000256 2048 4.58e-41 3350 93600 8.94086 506.376 261.99 777.358 777.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.000256 2048 4.56389e-41 3350 93528 8.90947 417.866 261.929 688.756 688.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.000256 2048 4.59051e-41 3350 93312 8.9047 395.35 261.846 666.149 666.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.000256 2048 4.57412e-41 3350 93240 8.89363 362.312 261.535 632.79 632.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.000256 2048 4.58421e-41 3350 93680 8.9473 686.278 262.064 957.34 957.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.000256 2048 4.55562e-41 3350 93600 8.93549 475.142 262.248 746.378 746.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.000256 2048 4.58042e-41 3350 93360 8.90842 401.879 261.822 672.663 672.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.000256 2048 4.56235e-41 3350 93440 8.9327 371.088 262.279 642.353 642.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.000256 2048 4.57538e-41 3350 93200 8.89651 354.433 261.789 625.169 625.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 0.000256 2048 4.58112e-41 3360 93696 8.89603 551.003 262.223 822.171 822.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 0.000256 2048 4.57174e-41 3360 93632 8.92323 362.762 261.894 633.629 633.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 0.000256 2048 4.56893e-41 3360 93600 8.9271 294.255 262.101 565.334 565.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 0.000256 2048 4.55562e-41 3360 93568 8.9105 255.101 261.885 525.946 526.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 0.000256 2048 4.56949e-41 3360 93680 8.95523 764.008 262.142 1035.16 1035.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 0.000256 2048 4.55716e-41 3360 93600 8.93894 476.176 261.883 747.047 747.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 0.000256 2048 4.57454e-41 3360 93600 8.90285 388.215 262.146 659.316 659.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 0.000256 2048 4.56711e-41 3360 93440 8.90538 329.974 261.627 600.557 600.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.000256 2048 4.56921e-41 3360 93696 8.91491 699.945 262.189 971.098 971.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.000256 2048 4.56515e-41 3360 93600 8.92205 442.603 262.142 713.719 713.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 0.000256 2048 4.58981e-41 3360 93600 8.92557 363.715 262.262 634.954 635.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 0.000256 2048 4.5758e-41 3360 93504 8.91933 326.339 261.928 597.238 597.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 0.000256 2048 4.56305e-41 3360 93360 8.89856 282.884 261.624 553.457 553.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.000256 2048 4.56529e-41 3360 93688 8.90675 668.812 262.015 939.783 939.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.000256 2048 4.57146e-41 3360 93632 8.9209 426.787 262.211 697.967 698.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.000256 2048 4.58407e-41 3360 93576 8.91085 357.029 262.225 628.217 628.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.000256 2048 4.57033e-41 3360 93408 8.90342 314.446 261.909 585.308 585.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 0.000256 2048 4.55632e-41 3360 93240 8.88509 277.201 261.455 547.592 547.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.000256 2048 4.57468e-41 3360 93632 8.90669 604.556 261.89 875.403 875.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.000256 2048 4.55983e-41 3360 93568 8.90842 407.201 262.109 678.268 678.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.000256 2048 4.57048e-41 3360 93504 8.90941 336.858 261.923 607.743 607.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.000256 2048 4.58785e-41 3360 93440 8.92771 300.899 261.926 571.806 571.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.000256 2048 4.58967e-41 3360 93120 8.90061 274.445 261.445 544.84 544.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 0.000256 2048 4.56991e-41 3328 93760 8.89558 539.577 262.238 810.762 810.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 0.000256 2048 4.57188e-41 3328 93696 8.90061 347.747 262.177 618.874 618.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 0.000256 2048 4.58183e-41 3328 93696 8.9088 286.697 262.296 557.956 558.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 0.000256 2048 4.55786e-41 3328 93568 8.88448 247.402 261.779 518.116 518.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 0.000256 2048 4.5559e-41 3328 93720 8.90262 729.489 261.997 1000.44 1000.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 0.000256 2048 4.58519e-41 3328 93680 8.91552 446.22 262.155 717.344 717.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 0.000256 2048 4.59079e-41 3328 93600 8.90493 368.653 261.78 639.391 639.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 0.000256 2048 4.57426e-41 3328 93600 8.89242 316.005 262.209 587.156 587.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 0.000256 2048 4.56431e-41 3328 93400 8.89312 287.586 264.041 560.572 560.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.000256 2048 4.56613e-41 3328 93744 8.91994 669.997 262.238 941.206 941.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.000256 2048 4.56977e-41 3328 93696 8.91398 420.285 264.558 693.809 693.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 0.000256 2048 4.58225e-41 3328 93600 8.92819 345.851 262.167 617.007 617.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 0.000256 2048 4.58112e-41 3328 93504 8.94352 307.299 261.732 578.026 578.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 0.000256 2048 4.57692e-41 3328 93360 8.90285 269.568 261.568 540.088 540.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.000256 2048 4.58042e-41 3328 93688 8.92221 631.884 262.131 902.986 903.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.000256 2048 4.55814e-41 3328 93632 8.93648 401.036 261.88 671.902 671.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.000256 2048 4.56935e-41 3328 93576 9.05325 342.149 262.162 613.416 613.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.000256 2048 4.58659e-41 3328 93408 8.89213 298.702 261.863 569.509 569.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 0.000256 2048 4.56053e-41 3328 93240 8.86384 263.129 261.53 533.575 533.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.000256 2048 4.5559e-41 3328 93696 8.8937 601.78 261.997 872.724 872.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.000256 2048 4.56879e-41 3328 93568 8.89245 391.437 261.722 662.101 662.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.000256 2048 4.58631e-41 3328 93504 8.88861 322.519 262.038 593.499 593.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.000256 2048 4.57902e-41 3328 93440 8.89603 287.611 261.977 558.534 558.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.000256 2048 4.58953e-41 3328 93440 8.91091 266.116 261.958 537.038 537.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 0.000256 2048 4.57174e-41 3328 93312 8.91802 243.681 261.77 514.422 514.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1100 0.000256 2048 4.56025e-41 3328 93776 8.90099 537.234 262.262 808.452 808.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 0.000256 2048 4.58281e-41 3328 93760 8.92499 604.32 262.083 875.378 875.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 0.000256 2048 4.57258e-41 3328 93696 8.88426 390.732 262.249 661.918 661.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 0.000256 2048 4.57272e-41 3328 93696 8.92051 318.796 262.005 589.775 589.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 0.000256 2048 4.56823e-41 3328 93568 8.91494 284.418 262.035 555.416 555.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 0.000256 2048 4.57706e-41 3328 93600 8.89414 262.112 261.996 533.051 533.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 0.000256 2048 4.5716e-41 3328 93504 8.89414 241.87 261.823 512.64 512.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 0.000256 2048 4.57496e-41 3328 93408 8.8792 228.202 261.594 498.725 498.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 0.000256 2048 4.56865e-41 3328 93440 8.91872 216.396 261.736 487.102 487.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1100 0.000256 2048 4.5587e-41 3360 93408 8.95763 211.896 261.961 482.867 482.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1100 0.000256 2048 4.57033e-41 3328 93408 8.91155 206.414 261.863 477.239 477.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1100 0.000256 2048 4.56655e-41 3350 93240 8.89651 213.705 261.573 484.226 484.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1100 0.000256 2048 4.58014e-41 3312 93520 8.93693 209.904 262.018 480.911 480.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1100 0.000256 2048 4.58351e-41 3328 93568 8.9064 240.723 262.039 511.719 511.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1100 0.000256 2048 4.56095e-41 3328 93120 8.89651 364.21 261.569 634.729 634.786
