Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  7 17:57:03 2024
| Host         : 102-010 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    587         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (587)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1399)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (587)
--------------------------
 There are 522 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1399)
---------------------------------------------------
 There are 1399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.190        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.190        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.664ns (28.796%)  route 4.115ns (71.204%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          1.037    11.042    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.332    11.374 r  joystick_test/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.374    joystick_test/count[8]_i_1__0_n_0
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[8]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.032    15.564    joystick_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.664ns (28.896%)  route 4.095ns (71.104%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          1.017    11.022    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.332    11.354 r  joystick_test/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.354    joystick_test/count[6]_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[6]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.031    15.563    joystick_test/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.664ns (29.087%)  route 4.057ns (70.913%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.979    10.984    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.332    11.316 r  joystick_test/count[5]_i_1/O
                         net (fo=1, routed)           0.000    11.316    joystick_test/count[5]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[5]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    15.563    joystick_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.664ns (29.108%)  route 4.053ns (70.892%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.975    10.980    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.332    11.312 r  joystick_test/count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.312    joystick_test/count[1]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  joystick_test/count_reg[1]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    15.561    joystick_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.664ns (28.981%)  route 4.078ns (71.019%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          1.000    11.005    joystick_test/count[23]_i_5_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I4_O)        0.332    11.337 r  joystick_test/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    11.337    joystick_test/count[0]_i_1__3_n_0
    SLICE_X0Y36          FDRE                                         r  joystick_test/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  joystick_test/count_reg[0]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)        0.081    15.613    joystick_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.676ns (29.370%)  route 4.030ns (70.630%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 r  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.310     8.653    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.777 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.712     9.489    joystick_test/count[23]_i_4_n_0
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.124     9.613 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.598    10.210    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.334 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.263    10.597    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.124    10.721 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.457    11.178    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124    11.302 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.302    joystick_test/spi_master_0_n_5
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.081    15.617    joystick_test/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 1.676ns (29.427%)  route 4.019ns (70.573%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 r  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.310     8.653    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.777 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.712     9.489    joystick_test/count[23]_i_4_n_0
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.124     9.613 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.598    10.210    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.334 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.263    10.597    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.124    10.721 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.446    11.167    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124    11.291 r  joystick_test/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.291    joystick_test/spi_master_0_n_6
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.077    15.613    joystick_test/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.664ns (29.579%)  route 3.962ns (70.421%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.884    10.889    joystick_test/count[23]_i_5_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I4_O)        0.332    11.221 r  joystick_test/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.221    joystick_test/count[3]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  joystick_test/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  joystick_test/count_reg[3]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)        0.077    15.609    joystick_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 1.664ns (29.933%)  route 3.895ns (70.067%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.817    10.822    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.332    11.154 r  joystick_test/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000    11.154    joystick_test/count[14]_i_1__0_n_0
    SLICE_X1Y38          FDRE                                         r  joystick_test/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.653    15.136    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  joystick_test/count_reg[14]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.031    15.565    joystick_test/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.664ns (29.955%)  route 3.891ns (70.045%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.833     5.595    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.051 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.693     6.745    joystick_test/count_reg_n_0_[22]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.895 r  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.450     7.345    joystick_test/count[23]_i_13_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.671 f  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.548     8.218    joystick_test/count[23]_i_7_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.342 f  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.424     8.766    joystick_test/count[23]_i_10_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.124     8.890 f  joystick_test/count[23]_i_12/O
                         net (fo=2, routed)           0.963     9.853    joystick_test/count[23]_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.152    10.005 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.813    10.818    joystick_test/count[23]_i_5_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.332    11.150 r  joystick_test/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.150    joystick_test/count[13]_i_1__0_n_0
    SLICE_X1Y38          FDRE                                         r  joystick_test/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.653    15.136    joystick_test/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  joystick_test/count_reg[13]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.029    15.563    joystick_test/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.477%)  route 0.118ns (22.523%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.027    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.505%)  route 0.118ns (21.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  comp_clk50MHz/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.052    comp_clk50MHz/count_reg[31]_i_2_n_6
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[30]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  joystick_test/spi_master_0/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.125     1.831    joystick_test/spi_master_0/rx_buffer[3]
    SLICE_X4Y35          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.887     2.081    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[3]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.076     1.655    joystick_test/spi_master_0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  joystick_test/spi_rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  joystick_test/spi_rx_data_reg[13]/Q
                         net (fo=1, routed)           0.116     1.823    joystick_test/p_1_in[5]
    SLICE_X4Y36          FDRE                                         r  joystick_test/y_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.887     2.081    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/y_position_reg[5]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.064     1.643    joystick_test/y_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.620     1.567    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  joystick_test/spi_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.164     1.731 r  joystick_test/spi_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.116     1.847    joystick_test/spi_rx_data_reg_n_0_[0]
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.890     2.084    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[0]/C
                         clock pessimism             -0.500     1.584    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.070     1.654    joystick_test/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1427 Endpoints
Min Delay          1427 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.094ns  (logic 16.687ns (32.659%)  route 34.407ns (67.341%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.586    42.481    vga_display/red1
    SLICE_X26Y30         LUT4 (Prop_lut4_I2_O)        0.124    42.605 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.974    47.579    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    51.094 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    51.094    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.076ns  (logic 16.710ns (32.715%)  route 34.366ns (67.285%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.785    42.680    vga_display/red1
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    42.804 r  vga_display/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.734    47.538    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    51.076 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    51.076    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.819ns  (logic 16.719ns (32.899%)  route 34.100ns (67.101%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.430    42.325    vga_display/red1
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    42.449 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.823    47.272    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    50.819 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.819    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.803ns  (logic 16.730ns (32.932%)  route 34.072ns (67.068%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.586    42.481    vga_display/red1
    SLICE_X26Y30         LUT4 (Prop_lut4_I2_O)        0.124    42.605 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.639    47.244    blue_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    50.803 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.803    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.623ns  (logic 16.704ns (32.997%)  route 33.919ns (67.003%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.586    42.481    vga_display/red1
    SLICE_X26Y30         LUT4 (Prop_lut4_I2_O)        0.124    42.605 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.486    47.091    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    50.623 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.623    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.607ns  (logic 16.703ns (33.005%)  route 33.904ns (66.995%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.438    42.333    vga_display/red1
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    42.457 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.619    47.076    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    50.607 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.607    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.558ns  (logic 16.701ns (33.033%)  route 33.857ns (66.967%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.285    42.180    vga_display/red1
    SLICE_X26Y29         LUT6 (Prop_lut6_I2_O)        0.124    42.304 r  vga_display/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.725    47.029    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    50.558 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.558    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.538ns  (logic 16.719ns (33.082%)  route 33.819ns (66.918%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.430    42.325    vga_display/red1
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    42.449 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.541    46.991    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    50.538 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.538    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.119ns  (logic 16.729ns (33.378%)  route 33.390ns (66.622%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           1.001    41.896    vga_display/red1
    SLICE_X26Y29         LUT6 (Prop_lut6_I2_O)        0.124    42.020 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.542    46.562    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    50.119 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.119    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.963ns  (logic 16.709ns (33.442%)  route 33.255ns (66.558%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[1]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/vcount_reg[1]/Q
                         net (fo=19, routed)          2.675     3.131    vga_display/vcount_reg_n_0_[1]
    SLICE_X20Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  vga_display/red_OBUF[3]_inst_i_2196/O
                         net (fo=1, routed)           0.000     3.255    vga_display/red_OBUF[3]_inst_i_2196_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.788 r  vga_display/red_OBUF[3]_inst_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.788    vga_display/red_OBUF[3]_inst_i_1874_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  vga_display/red_OBUF[3]_inst_i_1525/CO[3]
                         net (fo=1, routed)           0.000     3.905    vga_display/red_OBUF[3]_inst_i_1525_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  vga_display/red_OBUF[3]_inst_i_1521/CO[3]
                         net (fo=1, routed)           0.000     4.022    vga_display/red_OBUF[3]_inst_i_1521_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  vga_display/red_OBUF[3]_inst_i_1514/CO[3]
                         net (fo=1, routed)           0.000     4.139    vga_display/red_OBUF[3]_inst_i_1514_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  vga_display/red_OBUF[3]_inst_i_1092/CO[3]
                         net (fo=1, routed)           0.000     4.256    vga_display/red_OBUF[3]_inst_i_1092_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.373 r  vga_display/red_OBUF[3]_inst_i_731/CO[3]
                         net (fo=1, routed)           0.000     4.373    vga_display/red_OBUF[3]_inst_i_731_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.490 r  vga_display/red_OBUF[3]_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000     4.490    vga_display/red_OBUF[3]_inst_i_444_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.805 r  vga_display/red_OBUF[3]_inst_i_241/O[3]
                         net (fo=445, routed)         5.206    10.011    vga_display/red_OBUF[3]_inst_i_241_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I1_O)        0.307    10.318 r  vga_display/red_OBUF[3]_inst_i_1536/O
                         net (fo=11, routed)          1.637    11.955    vga_display/red_OBUF[3]_inst_i_1536_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.079 r  vga_display/red_OBUF[3]_inst_i_1498/O
                         net (fo=2, routed)           1.059    13.137    vga_display/red_OBUF[3]_inst_i_1498_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.522 r  vga_display/red_OBUF[3]_inst_i_1064/CO[3]
                         net (fo=1, routed)           0.000    13.522    vga_display/red_OBUF[3]_inst_i_1064_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.744 r  vga_display/red_OBUF[3]_inst_i_745/O[0]
                         net (fo=2, routed)           1.501    15.245    vga_display/red_OBUF[3]_inst_i_745_n_7
    SLICE_X21Y4          LUT5 (Prop_lut5_I3_O)        0.324    15.569 r  vga_display/red_OBUF[3]_inst_i_668/O
                         net (fo=2, routed)           1.006    16.575    vga_display/red_OBUF[3]_inst_i_668_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I0_O)        0.332    16.907 r  vga_display/red_OBUF[3]_inst_i_672/O
                         net (fo=1, routed)           0.000    16.907    vga_display/red_OBUF[3]_inst_i_672_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.457 r  vga_display/red_OBUF[3]_inst_i_380/CO[3]
                         net (fo=1, routed)           0.000    17.457    vga_display/red_OBUF[3]_inst_i_380_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.571 r  vga_display/red_OBUF[3]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.571    vga_display/red_OBUF[3]_inst_i_242_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.905 f  vga_display/red_OBUF[3]_inst_i_1091/O[1]
                         net (fo=14, routed)          2.500    20.405    vga_display/red_OBUF[3]_inst_i_1091_n_6
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.303    20.708 r  vga_display/red_OBUF[3]_inst_i_2278/O
                         net (fo=1, routed)           0.730    21.439    vga_display/red_OBUF[3]_inst_i_2278_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.824 r  vga_display/red_OBUF[3]_inst_i_2197/CO[3]
                         net (fo=1, routed)           0.000    21.824    vga_display/red_OBUF[3]_inst_i_2197_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.938 r  vga_display/red_OBUF[3]_inst_i_1913/CO[3]
                         net (fo=1, routed)           0.000    21.938    vga_display/red_OBUF[3]_inst_i_1913_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  vga_display/red_OBUF[3]_inst_i_1561/CO[3]
                         net (fo=1, routed)           0.000    22.052    vga_display/red_OBUF[3]_inst_i_1561_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  vga_display/red_OBUF[3]_inst_i_1167/CO[3]
                         net (fo=1, routed)           0.000    22.166    vga_display/red_OBUF[3]_inst_i_1167_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.388 r  vga_display/red_OBUF[3]_inst_i_752/O[0]
                         net (fo=3, routed)           1.638    24.026    vga_display/red_OBUF[3]_inst_i_752_n_7
    SLICE_X19Y5          LUT4 (Prop_lut4_I0_O)        0.299    24.325 r  vga_display/red_OBUF[3]_inst_i_1571/O
                         net (fo=1, routed)           0.770    25.095    vga_display/red_OBUF[3]_inst_i_1571_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.480 r  vga_display/red_OBUF[3]_inst_i_1176/CO[3]
                         net (fo=1, routed)           0.000    25.480    vga_display/red_OBUF[3]_inst_i_1176_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.594 r  vga_display/red_OBUF[3]_inst_i_758/CO[3]
                         net (fo=1, routed)           0.000    25.594    vga_display/red_OBUF[3]_inst_i_758_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.865 r  vga_display/red_OBUF[3]_inst_i_459/CO[0]
                         net (fo=1, routed)           0.561    26.426    vga_display/red_OBUF[3]_inst_i_459_n_3
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.373    26.799 r  vga_display/red_OBUF[3]_inst_i_243/O
                         net (fo=111, routed)         1.748    28.547    vga_display/red_OBUF[3]_inst_i_243_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I1_O)        0.124    28.671 r  vga_display/red_OBUF[3]_inst_i_439/O
                         net (fo=1, routed)           0.479    29.150    vga_display/red_OBUF[3]_inst_i_439_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.748 r  vga_display/red_OBUF[3]_inst_i_240/O[1]
                         net (fo=5, routed)           0.856    30.603    vga_display/Y_COORD1[2]
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.303    30.906 r  vga_display/red_OBUF[3]_inst_i_69/O
                         net (fo=17, routed)          1.573    32.480    vga_display/Y_COORD[2]
    SLICE_X28Y7          LUT4 (Prop_lut4_I3_O)        0.124    32.604 r  vga_display/red_OBUF[3]_inst_i_2010/O
                         net (fo=1, routed)           0.000    32.604    vga_display/red_OBUF[3]_inst_i_2010_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.002 r  vga_display/red_OBUF[3]_inst_i_1692/CO[3]
                         net (fo=1, routed)           0.000    33.002    vga_display/red_OBUF[3]_inst_i_1692_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  vga_display/red_OBUF[3]_inst_i_2013/CO[3]
                         net (fo=1, routed)           0.000    33.116    vga_display/red_OBUF[3]_inst_i_2013_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.230 r  vga_display/red_OBUF[3]_inst_i_1702/CO[3]
                         net (fo=1, routed)           0.000    33.230    vga_display/red_OBUF[3]_inst_i_1702_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.344 r  vga_display/red_OBUF[3]_inst_i_1701/CO[3]
                         net (fo=1, routed)           0.000    33.344    vga_display/red_OBUF[3]_inst_i_1701_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.678 r  vga_display/red_OBUF[3]_inst_i_1322/O[1]
                         net (fo=1, routed)           0.852    34.530    vga_display/red_OBUF[3]_inst_i_1322_n_6
    SLICE_X29Y11         LUT6 (Prop_lut6_I5_O)        0.303    34.833 r  vga_display/red_OBUF[3]_inst_i_892/O
                         net (fo=1, routed)           0.000    34.833    vga_display/red_OBUF[3]_inst_i_892_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.383 r  vga_display/red_OBUF[3]_inst_i_513/CO[3]
                         net (fo=1, routed)           0.000    35.383    vga_display/red_OBUF[3]_inst_i_513_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.717 r  vga_display/red_OBUF[3]_inst_i_512/O[1]
                         net (fo=2, routed)           0.648    36.365    vga_display/red5[25]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    37.201 r  vga_display/red_OBUF[3]_inst_i_295/CO[3]
                         net (fo=1, routed)           0.000    37.201    vga_display/red_OBUF[3]_inst_i_295_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.524 r  vga_display/red_OBUF[3]_inst_i_109/O[1]
                         net (fo=1, routed)           0.901    38.426    vga_display/red4[29]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.306    38.732 r  vga_display/red_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000    38.732    vga_display/red_OBUF[3]_inst_i_112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.265 f  vga_display/red_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           1.506    40.771    vga_display/red_OBUF[3]_inst_i_21_n_0
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.124    40.895 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.927    41.822    vga_display/red1
    SLICE_X24Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.946 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.481    46.427    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    49.963 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.963    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[7,1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[7,1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE                         0.000     0.000 r  white_pieces_reg[7,1]/C
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[7,1]/Q
                         net (fo=7, routed)           0.122     0.263    white_pieces_reg[7,_n_0_1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  white_pieces[7,1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    white_pieces[7,1]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  white_pieces_reg[7,1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[7,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[7,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE                         0.000     0.000 r  black_pieces_reg[7,2]/C
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[7,2]/Q
                         net (fo=7, routed)           0.156     0.297    black_pieces_reg[7,_n_0_2]
    SLICE_X17Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  black_pieces[7,2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    black_pieces[7,2]_i_1_n_0
    SLICE_X17Y39         FDRE                                         r  black_pieces_reg[7,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE                         0.000     0.000 r  white_pieces_reg[6,1]/C
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[6,1]/Q
                         net (fo=7, routed)           0.156     0.297    white_pieces_reg[6,_n_0_1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  white_pieces[6,1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    white_pieces[6,1]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  white_pieces_reg[6,1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[2,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[2,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  white_pieces_reg[2,5]/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[2,5]/Q
                         net (fo=7, routed)           0.157     0.298    white_pieces_reg[2,_n_0_5]
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  white_pieces[2,5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    white_pieces[2,5]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  white_pieces_reg[2,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[0,0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[0,0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE                         0.000     0.000 r  black_pieces_reg[0,0]/C
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[0,0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[0,_n_0_0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  black_pieces[0,0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[0,0]_i_1_n_0
    SLICE_X13Y35         FDRE                                         r  black_pieces_reg[0,0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[2,6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[2,6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE                         0.000     0.000 r  black_pieces_reg[2,6]/C
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[2,6]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[2,_n_0_6]
    SLICE_X17Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[2,6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[2,6]_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  black_pieces_reg[2,6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[3,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[3,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  black_pieces_reg[3,4]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[3,4]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[3,_n_0_4]
    SLICE_X11Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  black_pieces[3,4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[3,4]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  black_pieces_reg[3,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[4,0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[4,0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE                         0.000     0.000 r  black_pieces_reg[4,0]/C
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[4,0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[4,_n_0_0]
    SLICE_X19Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  black_pieces[4,0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[4,0]_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  black_pieces_reg[4,0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[6,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[6,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE                         0.000     0.000 r  black_pieces_reg[6,2]/C
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[6,2]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[6,_n_0_2]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[6,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[6,2]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  black_pieces_reg[6,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[4,7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[4,7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE                         0.000     0.000 r  white_pieces_reg[4,7]/C
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[4,7]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[4,_n_0_7]
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[4,7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[4,7]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  white_pieces_reg[4,7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.815ns  (logic 2.398ns (35.185%)  route 4.417ns (64.815%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.085 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.408 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.408    joystick_test_n_95
    SLICE_X2Y14          FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 2.390ns (35.109%)  route 4.417ns (64.891%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.085 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.400 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.400    joystick_test_n_93
    SLICE_X2Y14          FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 2.314ns (34.376%)  route 4.417ns (65.624%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.085 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.324 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.324    joystick_test_n_94
    SLICE_X2Y14          FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 2.294ns (34.180%)  route 4.417ns (65.820%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.085 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.304 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.304    joystick_test_n_96
    SLICE_X2Y14          FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 2.281ns (34.053%)  route 4.417ns (65.947%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.291 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.291    joystick_test_n_91
    SLICE_X2Y13          FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 2.273ns (33.974%)  route 4.417ns (66.026%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.283 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.283    joystick_test_n_89
    SLICE_X2Y13          FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.614ns  (logic 2.197ns (33.215%)  route 4.417ns (66.785%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.207 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.207    joystick_test_n_90
    SLICE_X2Y13          FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 2.177ns (33.013%)  route 4.417ns (66.987%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.187 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.187    joystick_test_n_92
    SLICE_X2Y13          FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.581ns  (logic 2.164ns (32.880%)  route 4.417ns (67.120%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.174 r  joystick_test/MOVE_Y_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.174    joystick_test_n_87
    SLICE_X2Y12          FDRE                                         r  MOVE_Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 2.156ns (32.799%)  route 4.417ns (67.201%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     6.048 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.932     6.981    joystick_test/y_position[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.105 f  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.841     9.946    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.153    10.099 r  joystick_test/MOVE_Y[4]_i_5/O
                         net (fo=1, routed)           0.644    10.743    joystick_test/MOVE_Y[4]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    11.500 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.617    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.734    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.166 r  joystick_test/MOVE_Y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.166    joystick_test_n_85
    SLICE_X2Y12          FDRE                                         r  MOVE_Y_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.274ns (40.811%)  route 0.397ns (59.189%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[7]/Q
                         net (fo=34, routed)          0.397     2.127    joystick_test/x_position[7]
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  joystick_test/MOVE_X[28]_i_3/O
                         net (fo=1, routed)           0.000     2.172    joystick_test/MOVE_X[28]_i_3_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.237 r  joystick_test/MOVE_X_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.237    joystick_test_n_126
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.310ns (43.823%)  route 0.397ns (56.177%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[7]/Q
                         net (fo=34, routed)          0.397     2.127    joystick_test/x_position[7]
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  joystick_test/MOVE_X[28]_i_3/O
                         net (fo=1, routed)           0.000     2.172    joystick_test/MOVE_X[28]_i_3_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.273 r  joystick_test/MOVE_X_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.273    joystick_test_n_125
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.250ns (34.831%)  route 0.468ns (65.169%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.468     2.175    joystick_test/y_position[6]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  joystick_test/MOVE_Y[28]_i_5/O
                         net (fo=1, routed)           0.000     2.220    joystick_test/MOVE_Y[28]_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.284 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.284    joystick_test_n_93
    SLICE_X2Y14          FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.186ns (25.850%)  route 0.534ns (74.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/x_position_reg[4]/Q
                         net (fo=1, routed)           0.111     1.820    joystick_test/x_position[4]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  joystick_test/MOVE_X[0]_i_1/O
                         net (fo=32, routed)          0.422     2.287    joystick_test_n_130
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.186ns (25.850%)  route 0.534ns (74.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/x_position_reg[4]/Q
                         net (fo=1, routed)           0.111     1.820    joystick_test/x_position[4]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  joystick_test/MOVE_X[0]_i_1/O
                         net (fo=32, routed)          0.422     2.287    joystick_test_n_130
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.186ns (25.850%)  route 0.534ns (74.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/x_position_reg[4]/Q
                         net (fo=1, routed)           0.111     1.820    joystick_test/x_position[4]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  joystick_test/MOVE_X[0]_i_1/O
                         net (fo=32, routed)          0.422     2.287    joystick_test_n_130
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.186ns (25.850%)  route 0.534ns (74.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/x_position_reg[4]/Q
                         net (fo=1, routed)           0.111     1.820    joystick_test/x_position[4]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  joystick_test/MOVE_X[0]_i_1/O
                         net (fo=32, routed)          0.422     2.287    joystick_test_n_130
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.275ns (36.834%)  route 0.472ns (63.166%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[6]/Q
                         net (fo=34, routed)          0.472     2.201    joystick_test/x_position[6]
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.045     2.246 r  joystick_test/MOVE_X[28]_i_4/O
                         net (fo=1, routed)           0.000     2.246    joystick_test/MOVE_X[28]_i_4_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.312 r  joystick_test/MOVE_X_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    joystick_test_n_127
    SLICE_X6Y26          FDRE                                         r  MOVE_X_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.273ns (36.331%)  route 0.478ns (63.669%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[7]/Q
                         net (fo=34, routed)          0.478     2.208    joystick_test/x_position[7]
    SLICE_X6Y25          LUT5 (Prop_lut5_I1_O)        0.045     2.253 r  joystick_test/MOVE_X[24]_i_2/O
                         net (fo=1, routed)           0.000     2.253    joystick_test/MOVE_X[24]_i_2_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.317 r  joystick_test/MOVE_X_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.317    joystick_test_n_121
    SLICE_X6Y25          FDRE                                         r  MOVE_X_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.782ns  (logic 0.186ns (23.777%)  route 0.596ns (76.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.621     1.568    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  joystick_test/x_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  joystick_test/x_position_reg[4]/Q
                         net (fo=1, routed)           0.111     1.820    joystick_test/x_position[4]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  joystick_test/MOVE_X[0]_i_1/O
                         net (fo=32, routed)          0.485     2.350    joystick_test_n_130
    SLICE_X6Y25          FDRE                                         r  MOVE_X_reg[24]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.149ns  (logic 1.460ns (46.352%)  route 1.689ns (53.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.149    joystick_test/spi_master_0/D[0]
    SLICE_X5Y35          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.650     5.133    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.228ns (24.112%)  route 0.716ns (75.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.716     0.944    joystick_test/spi_master_0/D[0]
    SLICE_X5Y35          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.887     2.081    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





