Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 01:26:47 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              41 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                 Enable Signal                |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  CLK_top_IBUF_BUFG              |                                              |                                                |                1 |              1 |         1.00 |
|  clk_out_BUFG                   | inst_CompSecuencia/E[0]                      | inst_Control_Juego/RESET_CN_s_reg_0            |                1 |              3 |         3.00 |
|  clk_out_BUFG                   |                                              | inst_Control_Juego/enable_ContS_s_reg_0        |                3 |              5 |         1.67 |
|  inst_temporizador/fin_tiempo_s |                                              | inst_Control_Juego/enable_ContS_s_reg_0        |                2 |              6 |         3.00 |
|  CLK_top_IBUF_BUFG              |                                              | inst_DivisorReloj/contador[5]_i_1_n_0          |                2 |              6 |         3.00 |
|  clk_out_BUFG                   |                                              | inst_Control_Juego/FSM_onehot_state[2]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_out_BUFG                   | inst_CompSecuencia/boton_anterior[0]_i_2_n_0 | inst_Control_Juego/clear                       |                3 |              9 |         3.00 |
|  clk_out_BUFG                   |                                              |                                                |                7 |             13 |         1.86 |
|  clk_out_BUFG                   | inst_CondeSec/contador_s0                    | inst_temporizador/contador_s[0]_i_1_n_0        |                8 |             32 |         4.00 |
+---------------------------------+----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


