// Seed: 2777347046
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2
);
  wire id_4 = id_1;
  assign id_2 = (-1);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7
    , id_10,
    output uwire id_8
);
  wire  id_11;
  logic id_12;
  assign id_10 = -1'h0;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
