// Seed: 2171864145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : 1 'h0] id_8 = id_8;
  assign id_5 = id_7;
  wire id_9;
  parameter id_10 = 1;
  parameter id_11 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_7,
      id_5,
      id_2
  );
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
