LSE_CPS_ID_1 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_2 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_3 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_4 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_5 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_6 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_7 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_8 "verilog/TinyFPGA_B.v:94[18:33]"
LSE_CPS_ID_9 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_10 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_11 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_12 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_13 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_14 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_15 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_16 "verilog/TinyFPGA_B.v:91[15] 100[9]"
LSE_CPS_ID_17 "verilog/TinyFPGA_B.v:125[17:28]"
LSE_CPS_ID_18 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_19 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_20 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_21 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_22 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_23 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_24 "verilog/TinyFPGA_B.v:97[15] 100[9]"
LSE_CPS_ID_25 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_26 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_27 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_28 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_29 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_30 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_31 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_32 "verilog/TinyFPGA_B.v:85[15] 100[9]"
LSE_CPS_ID_33 "verilog/TinyFPGA_B.v:85[18:33]"
LSE_CPS_ID_34 "verilog/TinyFPGA_B.v:85[18:43]"
LSE_CPS_ID_35 "verilog/TinyFPGA_B.v:88[18:42]"
LSE_CPS_ID_36 "verilog/TinyFPGA_B.v:78[9] 126[5]"
LSE_CPS_ID_37 "verilog/TinyFPGA_B.v:88[18:42]"
