Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 20 13:11:54 2025
| Host         : LAPTOP-U2S933NI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
DPIR-1     Warning           Asynchronous driver check      30          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (12)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                 5037        0.057        0.000                      0                 5037        4.020        0.000                       0                  2146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.296        0.000                      0                 4181        0.057        0.000                      0                 4181        4.020        0.000                       0                  2146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.151        0.000                      0                  856        0.780        0.000                      0                  856  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 3.170ns (34.694%)  route 5.967ns (65.306%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.489 f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/O[2]
                         net (fo=6, routed)           1.011     8.500    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_5
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.302     8.802 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_185/O
                         net (fo=96, routed)          1.135     9.936    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_185_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_102/O
                         net (fo=1, routed)           0.000    10.060    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_102_n_0
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    10.277 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_31/O
                         net (fo=1, routed)           0.888    11.166    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I5_O)        0.299    11.465 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_4/O
                         net (fo=1, routed)           0.607    12.072    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[13]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 3.650ns (40.009%)  route 5.473ns (59.991%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.639 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.639    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.973 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.633     8.606    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.303     8.909 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197/O
                         net (fo=43, routed)          0.874     9.784    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.908 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_156/O
                         net (fo=1, routed)           0.000     9.908    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_156_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I1_O)      0.214    10.122 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_67/O
                         net (fo=1, routed)           0.835    10.957    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_67_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.297    11.254 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_13/O
                         net (fo=1, routed)           0.804    12.058    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[4]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 3.165ns (34.736%)  route 5.947ns (65.264%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.489 f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/O[2]
                         net (fo=6, routed)           1.011     8.500    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_5
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.302     8.802 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_185/O
                         net (fo=96, routed)          1.130     9.931    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_185_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I4_O)        0.124    10.055 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_125/O
                         net (fo=1, routed)           0.000    10.055    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_125_n_0
    SLICE_X45Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    10.267 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_47/O
                         net (fo=1, routed)           0.783    11.051    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_47_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.299    11.350 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_8/O
                         net (fo=1, routed)           0.697    12.047    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[9]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 3.655ns (40.227%)  route 5.431ns (59.773%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.639 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.639    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.973 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.633     8.606    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.303     8.909 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197/O
                         net (fo=43, routed)          0.959     9.868    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I2_O)        0.124     9.992 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_114/O
                         net (fo=1, routed)           0.000     9.992    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_114_n_0
    SLICE_X44Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    10.209 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_39/O
                         net (fo=1, routed)           0.769    10.978    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_39_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.299    11.277 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_6/O
                         net (fo=1, routed)           0.744    12.021    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[11]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.650ns (40.213%)  route 5.427ns (59.787%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.639 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.639    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.973 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.633     8.606    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.303     8.909 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197/O
                         net (fo=43, routed)          0.967     9.876    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.000 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_172/O
                         net (fo=1, routed)           0.000    10.000    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_172_n_0
    SLICE_X34Y78         MUXF7 (Prop_muxf7_I1_O)      0.214    10.214 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_78/O
                         net (fo=1, routed)           0.832    11.046    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_78_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.297    11.343 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_16/O
                         net (fo=1, routed)           0.669    12.012    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[1]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 3.170ns (35.086%)  route 5.865ns (64.914%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.489 f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/O[2]
                         net (fo=6, routed)           1.011     8.500    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_5
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.302     8.802 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_185/O
                         net (fo=96, routed)          1.078     9.880    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_185_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.004 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_96/O
                         net (fo=1, routed)           0.000    10.004    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_96_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.221 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_27/O
                         net (fo=1, routed)           0.715    10.936    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_27_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.299    11.235 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_3/O
                         net (fo=1, routed)           0.735    11.970    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[14]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 3.650ns (40.568%)  route 5.347ns (59.432%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.639 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.639    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.973 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.633     8.606    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.303     8.909 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197/O
                         net (fo=43, routed)          1.045     9.955    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197_n_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.079 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_132/O
                         net (fo=1, routed)           0.000    10.079    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_132_n_0
    SLICE_X46Y80         MUXF7 (Prop_muxf7_I1_O)      0.214    10.293 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_51/O
                         net (fo=1, routed)           0.765    11.058    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_51_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.297    11.355 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_9/O
                         net (fo=1, routed)           0.578    11.932    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[8]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 3.655ns (40.640%)  route 5.338ns (59.359%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.295     7.241 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5/O
                         net (fo=1, routed)           0.000     7.241    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.639 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/CO[3]
                         net (fo=1, routed)           0.000     7.639    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.973 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0/O[1]
                         net (fo=6, routed)           0.633     8.606    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry__0_n_6
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.303     8.909 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197/O
                         net (fo=43, routed)          0.923     9.833    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_197_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.957 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_168/O
                         net (fo=1, routed)           0.000     9.957    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_168_n_0
    SLICE_X39Y78         MUXF7 (Prop_muxf7_I1_O)      0.217    10.174 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_75/O
                         net (fo=1, routed)           0.922    11.095    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_75_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.299    11.394 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_15/O
                         net (fo=1, routed)           0.534    11.928    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[2]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 3.258ns (36.233%)  route 5.734ns (63.767%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.291     7.237 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_2/O
                         net (fo=1, routed)           0.000     7.237    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.638 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/O[3]
                         net (fo=6, routed)           0.926     8.564    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_4
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.306     8.870 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_84/O
                         net (fo=48, routed)          0.864     9.735    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_84_n_0
    SLICE_X43Y82         MUXF7 (Prop_muxf7_S_O)       0.276    10.011 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_23/O
                         net (fo=1, routed)           0.859    10.870    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_23_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.299    11.169 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_2/O
                         net (fo=3, routed)           0.758    11.927    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[15]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 3.258ns (36.233%)  route 5.734ns (63.767%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.641     2.935    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X39Y81         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.419     3.354 r  design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep/Q
                         net (fo=166, routed)         0.908     4.262    design_1_i/demoduation_2PSK_0/inst/cnt_reg[0]_rep_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.325     4.587 r  design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2/O
                         net (fo=15, routed)          0.230     4.817    design_1_i/demoduation_2PSK_0/inst/cnt[7]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.326     5.143 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1/O
                         net (fo=1, routed)           0.620     5.763    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.159 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__0_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.378 f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1/O[0]
                         net (fo=4, routed)           0.568     6.946    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1_carry__1_n_7
    SLICE_X37Y83         LUT1 (Prop_lut1_I0_O)        0.291     7.237 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_2/O
                         net (fo=1, routed)           0.000     7.237    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     7.638 r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry/O[3]
                         net (fo=6, routed)           0.926     8.564    design_1_i/demoduation_2PSK_0/inst/signal_in_reg1__19_carry_n_4
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.306     8.870 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_84/O
                         net (fo=48, routed)          0.864     9.735    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_84_n_0
    SLICE_X43Y82         MUXF7 (Prop_muxf7_S_O)       0.276    10.011 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_23/O
                         net (fo=1, routed)           0.859    10.870    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_23_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.299    11.169 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1_i_2/O
                         net (fo=3, routed)           0.758    11.927    design_1_i/demoduation_2PSK_0/inst/signal_in_reg[15]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.564    12.743    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                         clock pessimism              0.229    12.973    
                         clock uncertainty           -0.154    12.818    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    12.368    design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.205     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.145     1.261    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[4]
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.306 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[4]
    SLICE_X45Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.456%)  route 0.183ns (49.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.183     1.299    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[6]
    SLICE_X42Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.344 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[6]
    SLICE_X42Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.731%)  route 0.173ns (45.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.173     1.312    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[3]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.357 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[3]
    SLICE_X42Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/Q
                         net (fo=1, routed)           0.199     1.315    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[5]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.360 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[5]
    SLICE_X42Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.143     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.145     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.360%)  route 0.282ns (66.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.282     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.360%)  route 0.282ns (66.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.282     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.360%)  route 0.282ns (66.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.282     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y74    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y73    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y73    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y74    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y74    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y73    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y74    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y74    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y74    design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.642ns (10.837%)  route 5.282ns (89.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.426     9.062    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X43Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464    12.643    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X43Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][0]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][0]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.642ns (10.837%)  route 5.282ns (89.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.426     9.062    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X43Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464    12.643    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X43Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][14]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][14]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.642ns (10.837%)  route 5.282ns (89.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.426     9.062    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X43Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464    12.643    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X43Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][6]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][6]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.642ns (10.837%)  route 5.282ns (89.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.426     9.062    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X43Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464    12.643    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X43Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][7]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][7]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.642ns (10.837%)  route 5.282ns (89.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.426     9.062    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X43Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464    12.643    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X43Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][9]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[15][9]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.642ns (10.962%)  route 5.215ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.359     8.995    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X44Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.463    12.642    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X44Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][0]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][0]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.642ns (10.962%)  route 5.215ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.359     8.995    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X44Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.463    12.642    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X44Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][14]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][14]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.642ns (10.962%)  route 5.215ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.359     8.995    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X44Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.463    12.642    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X44Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][6]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][6]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.642ns (10.962%)  route 5.215ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.359     8.995    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X44Y76         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.463    12.642    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X44Y76         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][7]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X44Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[13][7]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[12][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.642ns (10.968%)  route 5.211ns (89.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         3.356     8.991    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X43Y75         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.462    12.641    design_1_i/demoduation_2PSK_0/inst/clk_system
    SLICE_X43Y75         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[12][14]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    design_1_i/demoduation_2PSK_0/inst/signal_in_reg_reg[12][14]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  3.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.215ns (25.963%)  route 0.613ns (74.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.338     1.803    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[16]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.215ns (25.963%)  route 0.613ns (74.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.338     1.803    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[17]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.215ns (25.963%)  route 0.613ns (74.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.338     1.803    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[18]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.215ns (25.963%)  route 0.613ns (74.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.338     1.803    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[19]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.215ns (25.963%)  route 0.613ns (74.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.338     1.803    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[20]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.215ns (25.963%)  route 0.613ns (74.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.338     1.803    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y94         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y94         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[21]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.215ns (24.119%)  route 0.676ns (75.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.401     1.866    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y95         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y95         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[22]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.215ns (24.119%)  route 0.676ns (75.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.401     1.866    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y95         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y95         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[23]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.215ns (24.119%)  route 0.676ns (75.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.401     1.866    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y95         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y95         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[24]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.215ns (24.119%)  route 0.676ns (75.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.276     1.415    design_1_i/ADC_LTC2220_driver_0/inst/rst_n
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.051     1.466 f  design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1/O
                         net (fo=45, routed)          0.401     1.866    design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0
    SLICE_X46Y95         FDCE                                         f  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X46Y95         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[25]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/ADC_LTC2220_driver_0/inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.844    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.124ns (6.251%)  route 1.860ns (93.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.860     1.860    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.984 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.654     2.833    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.045ns (5.649%)  route 0.752ns (94.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.752     0.752    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.797 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.797    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 4.359ns (46.197%)  route 5.077ns (53.803%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[22])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[22]
                         net (fo=3, routed)           1.497    12.364    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X47Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.479     2.658    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.431ns  (logic 4.359ns (46.219%)  route 5.072ns (53.781%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[26])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[26]
                         net (fo=3, routed)           1.493    12.359    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[26]
    SLICE_X44Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.653     2.832    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.425ns  (logic 4.359ns (46.248%)  route 5.066ns (53.752%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[27])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[27]
                         net (fo=3, routed)           1.487    12.353    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[27]
    SLICE_X44Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.653     2.832    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.407ns  (logic 4.359ns (46.339%)  route 5.048ns (53.661%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[25])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[25]
                         net (fo=3, routed)           1.468    12.335    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X43Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.654     2.833    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.383ns  (logic 4.359ns (46.458%)  route 5.024ns (53.542%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[24])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[24]
                         net (fo=3, routed)           1.444    12.311    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X45Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.478     2.657    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.371ns  (logic 4.359ns (46.513%)  route 5.012ns (53.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[29])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[29]
                         net (fo=3, routed)           1.433    12.299    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[29]
    SLICE_X42Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.480     2.659    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.353ns  (logic 4.359ns (46.604%)  route 4.994ns (53.396%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[31])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[31]
                         net (fo=3, routed)           1.415    12.281    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X39Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.480     2.659    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.286ns  (logic 4.359ns (46.939%)  route 4.927ns (53.061%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[20])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[20]
                         net (fo=3, routed)           1.348    12.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X39Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.480     2.659    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 4.359ns (47.028%)  route 4.910ns (52.972%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[21])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[21]
                         net (fo=3, routed)           1.331    12.197    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[21]
    SLICE_X43Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.480     2.659    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.253ns  (logic 4.359ns (47.108%)  route 4.894ns (52.892%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.634     2.928    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/Q
                         net (fo=175, routed)         3.579     7.025    design_1_i/demoduation_2PSK_0/inst/signal_in[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[18])
                                                      3.841    10.866 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[18]
                         net (fo=3, routed)           1.315    12.181    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X40Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.479     2.658    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.630ns (68.569%)  route 0.289ns (31.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[10]
                         net (fo=3, routed)           0.289     1.898    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X41Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.630ns (67.933%)  route 0.297ns (32.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[6]
                         net (fo=3, routed)           0.297     1.906    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X39Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.630ns (64.792%)  route 0.342ns (35.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[12]
                         net (fo=3, routed)           0.342     1.951    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X41Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.630ns (64.470%)  route 0.347ns (35.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[2]
                         net (fo=3, routed)           0.347     1.956    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X41Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.630ns (64.391%)  route 0.348ns (35.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[14]
                         net (fo=3, routed)           0.348     1.958    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X41Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.630ns (63.096%)  route 0.368ns (36.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[16]
                         net (fo=3, routed)           0.368     1.978    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X39Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.630ns (62.283%)  route 0.382ns (37.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[9]
                         net (fo=3, routed)           0.382     1.991    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X39Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.630ns (62.177%)  route 0.383ns (37.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[7]
                         net (fo=3, routed)           0.383     1.992    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X38Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.630ns (61.405%)  route 0.396ns (38.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[17]
                         net (fo=3, routed)           0.396     2.005    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X40Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.630ns (61.191%)  route 0.400ns (38.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.643     0.979    design_1_i/demoduation_2PSK_0/inst/clk_system
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.630     1.609 r  design_1_i/demoduation_2PSK_0/inst/signal_in_mult_1__0/P[8]
                         net (fo=3, routed)           0.400     2.009    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X45Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            signal_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 3.871ns (49.901%)  route 3.886ns (50.099%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE                         0.000     0.000 r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.340     0.340 r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/Q
                         net (fo=2, routed)           3.886     4.226    signal_out_0_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.531     7.757 r  signal_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.757    signal_out_0
    P19                                                               r  signal_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.997ns  (logic 0.490ns (49.165%)  route 0.507ns (50.835%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE                         0.000     0.000 r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.340     0.340 f  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/Q
                         net (fo=2, routed)           0.507     0.847    design_1_i/demoduation_2PSK_0/inst/DAC_out[0]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.150     0.997 r  design_1_i/demoduation_2PSK_0/inst/signal_out_i_1/O
                         net (fo=1, routed)           0.000     0.997    design_1_i/demoduation_2PSK_0/inst/signal_out_i_1_n_0
    SLICE_X45Y83         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.154ns (47.583%)  route 0.170ns (52.417%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE                         0.000     0.000 r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.112     0.112 f  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/Q
                         net (fo=2, routed)           0.170     0.282    design_1_i/demoduation_2PSK_0/inst/DAC_out[0]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.042     0.324 r  design_1_i/demoduation_2PSK_0/inst/signal_out_i_1/O
                         net (fo=1, routed)           0.000     0.324    design_1_i/demoduation_2PSK_0/inst/signal_out_i_1_n_0
    SLICE_X45Y83         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            signal_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.344ns (47.992%)  route 1.456ns (52.008%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE                         0.000     0.000 r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/C
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.112     0.112 r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/Q
                         net (fo=2, routed)           1.456     1.568    signal_out_0_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.232     2.800 r  signal_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.800    signal_out_0
    P19                                                               r  signal_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_done_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.015ns  (logic 6.562ns (46.821%)  route 7.453ns (53.179%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.650     2.944    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.914     4.277    design_1_i/ADC_LTC2220_driver_0/inst/prescale[2]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.679     4.956 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.956    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.070    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__0_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.184    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.298    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.412    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__3_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.725 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done1_carry__4/O[3]
                         net (fo=1, routed)           0.821     6.546    design_1_i/ADC_LTC2220_driver_0/inst/conv_done1[24]
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.306     6.852 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.852    design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__1_i_3_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.388 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done0_carry__1/CO[2]
                         net (fo=34, routed)          1.655     9.043    design_1_i/ADC_LTC2220_driver_0/inst/conv_done0
    SLICE_X32Y74         LUT3 (Prop_lut3_I2_O)        0.313     9.356 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done/O
                         net (fo=13, routed)          4.063    13.419    conv_done_0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.540    16.959 r  conv_done_0_OBUF_inst/O
                         net (fo=0)                   0.000    16.959    conv_done_0
    U20                                                               r  conv_done_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 4.230ns (39.041%)  route 6.605ns (60.959%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.632     2.926    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.518     3.444 f  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           1.854     5.298    design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg_0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.422 r  design_1_i/ADC_LTC2220_driver_0/inst/clkn_INST_0/O
                         net (fo=1, routed)           4.751    10.173    clkn_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    13.761 r  clkn_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.761    clkn_0
    Y11                                                               r  clkn_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkp_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 4.103ns (47.537%)  route 4.528ns (52.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.632     2.926    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.518     3.444 r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           4.528     7.972    clkp_0_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.585    11.556 r  clkp_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.556    clkp_0
    W11                                                               r  clkp_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 0.642ns (12.854%)  route 4.353ns (87.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.856     5.512    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.636 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         2.497     8.133    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X45Y83         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.799ns (26.487%)  route 2.218ns (73.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.653     2.947    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.478     3.425 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=144, routed)         2.218     5.643    design_1_i/demoduation_2PSK_0/inst/en
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.321     5.964 r  design_1_i/demoduation_2PSK_0/inst/signal_out_i_1/O
                         net (fo=1, routed)           0.000     5.964    design_1_i/demoduation_2PSK_0/inst/signal_out_i_1_n_0
    SLICE_X45Y83         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.244ns  (logic 0.247ns (19.862%)  route 0.997ns (80.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.557     0.893    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=144, routed)         0.997     2.037    design_1_i/demoduation_2PSK_0/inst/en
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.099     2.136 r  design_1_i/demoduation_2PSK_0/inst/signal_out_i_1/O
                         net (fo=1, routed)           0.000     2.136    design_1_i/demoduation_2PSK_0/inst/signal_out_i_1_n_0
    SLICE_X45Y83         FDCE                                         r  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/demoduation_2PSK_0/inst/signal_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 0.209ns (10.109%)  route 1.859ns (89.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.738     1.877    design_1_i/demoduation_2PSK_0/inst/reset
    SLICE_X36Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.922 f  design_1_i/demoduation_2PSK_0/inst/signal_out_i_3/O
                         net (fo=812, routed)         1.121     3.043    design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0
    SLICE_X45Y83         FDCE                                         f  design_1_i/demoduation_2PSK_0/inst/signal_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_done_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.450ns (45.824%)  route 1.714ns (54.176%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.545     0.881    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.164     1.045 r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           0.177     1.222    design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg_0
    SLICE_X32Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.267 r  design_1_i/ADC_LTC2220_driver_0/inst/conv_done/O
                         net (fo=13, routed)          1.537     2.804    conv_done_0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.241     4.045 r  conv_done_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.045    conv_done_0
    U20                                                               r  conv_done_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkp_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.176ns  (logic 1.449ns (45.626%)  route 1.727ns (54.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.545     0.881    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.164     1.045 r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           1.727     2.771    clkp_0_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.285     4.056 r  clkp_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.056    clkp_0
    W11                                                               r  clkp_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.155ns  (logic 1.497ns (36.036%)  route 2.658ns (63.964%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.545     0.881    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.164     1.045 f  design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg/Q
                         net (fo=4, routed)           0.841     1.885    design_1_i/ADC_LTC2220_driver_0/inst/SCLK_reg_0
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.930 r  design_1_i/ADC_LTC2220_driver_0/inst/clkn_INST_0/O
                         net (fo=1, routed)           1.817     3.748    clkn_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288     5.036 r  clkn_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.036    clkn_0
    Y11                                                               r  clkn_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_data_0[3]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.471ns (26.824%)  route 4.012ns (73.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  adc_data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[3]
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  adc_data_0_IBUF[3]_inst/O
                         net (fo=1, routed)           4.012     5.483    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[3]
    SLICE_X30Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.510     2.689    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[3]/C

Slack:                    inf
  Source:                 adc_data_0[10]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 1.519ns (27.856%)  route 3.934ns (72.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  adc_data_0[10] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[10]
    U8                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  adc_data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           3.934     5.453    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[10]
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464     2.643    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[10]/C

Slack:                    inf
  Source:                 adc_data_0[8]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 1.505ns (27.669%)  route 3.934ns (72.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  adc_data_0[8] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[8]
    V10                  IBUF (Prop_ibuf_I_O)         1.505     1.505 r  adc_data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           3.934     5.438    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[8]
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464     2.643    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/C

Slack:                    inf
  Source:                 adc_data_0[11]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.540ns (28.454%)  route 3.872ns (71.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  adc_data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[11]
    U9                   IBUF (Prop_ibuf_I_O)         1.540     1.540 r  adc_data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           3.872     5.412    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[11]
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.464     2.643    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C

Slack:                    inf
  Source:                 adc_data_0[9]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.507ns (28.086%)  route 3.858ns (71.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  adc_data_0[9] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[9]
    V11                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  adc_data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           3.858     5.365    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[9]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.508     2.687    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/C

Slack:                    inf
  Source:                 adc_data_0[2]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 1.466ns (27.411%)  route 3.881ns (72.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  adc_data_0[2] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  adc_data_0_IBUF[2]_inst/O
                         net (fo=1, routed)           3.881     5.346    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[2]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.508     2.687    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/C

Slack:                    inf
  Source:                 adc_data_0[0]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.128ns  (logic 1.515ns (29.555%)  route 3.612ns (70.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  adc_data_0[0] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[0]
    T5                   IBUF (Prop_ibuf_I_O)         1.515     1.515 r  adc_data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           3.612     5.128    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[0]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.508     2.687    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C

Slack:                    inf
  Source:                 adc_data_0[1]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.458ns (28.532%)  route 3.651ns (71.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  adc_data_0[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  adc_data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           3.651     5.109    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[1]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.508     2.687    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/C

Slack:                    inf
  Source:                 adc_data_0[5]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.573ns (31.369%)  route 3.443ns (68.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  adc_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[5]
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  adc_data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           3.443     5.016    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[5]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.508     2.687    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/C

Slack:                    inf
  Source:                 adc_data_0[7]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.505ns (31.383%)  route 3.290ns (68.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  adc_data_0[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[7]
    T9                   IBUF (Prop_ibuf_I_O)         1.505     1.505 r  adc_data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           3.290     4.794    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[7]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        1.508     2.687    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_data_0[6]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.275ns (16.634%)  route 1.376ns (83.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  adc_data_0[6] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[6]
    U10                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  adc_data_0_IBUF[6]_inst/O
                         net (fo=1, routed)           1.376     1.651    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[6]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[6]/C

Slack:                    inf
  Source:                 adc_data_0[4]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.333ns (19.446%)  route 1.380ns (80.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  adc_data_0[4] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[4]
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  adc_data_0_IBUF[4]_inst/O
                         net (fo=1, routed)           1.380     1.713    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[4]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[4]/C

Slack:                    inf
  Source:                 adc_data_0[7]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.272ns (15.809%)  route 1.450ns (84.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  adc_data_0[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[7]
    T9                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  adc_data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           1.450     1.722    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[7]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[7]/C

Slack:                    inf
  Source:                 adc_data_0[1]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.226ns (12.339%)  route 1.604ns (87.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  adc_data_0[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[1]
    U5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  adc_data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           1.604     1.830    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[1]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[1]/C

Slack:                    inf
  Source:                 adc_data_0[0]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.283ns (15.091%)  route 1.592ns (84.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  adc_data_0[0] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[0]
    T5                   IBUF (Prop_ibuf_I_O)         0.283     0.283 r  adc_data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           1.592     1.875    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[0]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[0]/C

Slack:                    inf
  Source:                 adc_data_0[5]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.340ns (17.279%)  route 1.630ns (82.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  adc_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[5]
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  adc_data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           1.630     1.970    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[5]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[5]/C

Slack:                    inf
  Source:                 adc_data_0[2]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.233ns (11.761%)  route 1.752ns (88.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  adc_data_0[2] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[2]
    V6                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  adc_data_0_IBUF[2]_inst/O
                         net (fo=1, routed)           1.752     1.985    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[2]
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X31Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[2]/C

Slack:                    inf
  Source:                 adc_data_0[9]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.274ns (13.767%)  route 1.718ns (86.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  adc_data_0[9] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[9]
    V11                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  adc_data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           1.718     1.992    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[9]
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.828     1.194    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X30Y74         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[9]/C

Slack:                    inf
  Source:                 adc_data_0[8]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.272ns (13.278%)  route 1.779ns (86.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  adc_data_0[8] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[8]
    V10                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  adc_data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           1.779     2.051    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[8]
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.810     1.176    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[8]/C

Slack:                    inf
  Source:                 adc_data_0[11]
                            (input port)
  Destination:            design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.307ns (14.814%)  route 1.766ns (85.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  adc_data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    adc_data_0[11]
    U9                   IBUF (Prop_ibuf_I_O)         0.307     0.307 r  adc_data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           1.766     2.073    design_1_i/ADC_LTC2220_driver_0/inst/adc_data[11]
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2147, routed)        0.810     1.176    design_1_i/ADC_LTC2220_driver_0/inst/clk
    SLICE_X32Y73         FDCE                                         r  design_1_i/ADC_LTC2220_driver_0/inst/DATA_reg[15]/C





