5 18 141 32 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.5.vcd) 2 -v (exclude10.5.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -o (exclude10.5.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude10.5.v 8 37 1
2 1 3d 19 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 32 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 10 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset_n 2 10 1070011 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 11 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 19 8 1 0 0 1
4 2 32 8 1 0 0 2
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1
2 3 0 8 180018 1 1004 0 0 32 48 0 0
2 4 1 8 a0014 0 1410 0 0 32 33 error_count
2 5 37 8 a0018 1 16 3 4
2 6 0 9 180018 1 1004 0 0 32 48 0 0
2 7 1 9 a0014 0 1410 0 0 32 33 cover_count
2 8 37 9 a0018 1 16 6 7
2 9 0 9 530056 1 21008 0 0 1 16 1 0
2 10 0 9 4c004f 1 21004 0 0 1 16 0 0
2 11 0 9 4a004a 1 1008 0 0 32 48 1 0
2 12 32 9 440048 1 1008 0 0 32 1 width
2 13 7 9 44004a 1 1208 11 12 32 18 0 ffffffff fffffffa 1 4 0
2 14 25 9 430051 1 1104 10 13 3 18 0 7 7 0 0 0
2 15 31 9 430056 1 1088 9 14 4 18 0 f e 1 0 0
2 16 26 9 420057 1 1008 15 0 4 18 0 f e 1 0 0
2 17 1 9 27002f 1 1004 0 0 4 1 test_expr
2 18 7 9 270057 2 1088 16 17 4 18 0 f e 1 0 0
2 19 1 9 150021 0 1410 0 0 4 1 dec_test_expr
2 20 36 9 150057 2 a 18 19
2 21 0 10 4c004f 1 21004 0 0 1 16 0 0
2 22 32 10 46004a 1 1008 0 0 32 1 width
2 23 25 10 450051 1 1104 21 22 4 18 0 f f 0 0 0
2 24 1 10 33003f 1 1008 0 0 4 1 dec_test_expr
2 25 1 10 27002f 1 1004 0 0 4 1 test_expr
2 26 8 10 27003f 1 201084 24 25 4 18 0 f f 0 0 0
2 27 11 10 260051 2 201048 23 26 1 18 0 1 0 1 0 0
2 28 1 10 150021 0 1410 0 0 1 1 zoh_test_expr
2 29 36 10 150052 2 a 27 28
2 30 0 11 4c004f 1 21004 0 0 1 16 0 0
2 31 32 11 46004a 1 1008 0 0 32 1 width
2 32 25 11 450051 1 1104 30 31 4 18 0 f f 0 0 0
2 33 1 11 37003f 1 1004 0 0 4 1 test_expr
2 34 1 11 27002f 1 1004 0 0 4 1 test_expr
2 35 2 11 27003f 1 201044 33 34 4 18 0 f f 0 0 0
2 36 11 11 260051 2 201048 32 35 1 18 0 1 0 1 0 0
2 37 1 11 130021 0 1410 0 0 1 1 valid_test_expr
2 38 36 11 130052 2 a 36 37
2 39 1 78 140016 1e 100c 0 0 1 1 clk
2 40 27 78 c0016 2e 100a 39 0 1 18 0 1 0 0 0 0
2 41 3d 78 19001d f 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 42 1 93 140016 1e 100c 0 0 1 1 clk
2 43 27 93 c0016 2e 100a 42 0 1 18 0 1 0 0 0 0
2 44 3d 93 19001d f 5002 0 0 1 18 0 1 0 0 0 0 $u25
2 45 1 110 440051 1 1004 0 0 4 1 prev_test_expr
2 46 1 110 37003f 1 1004 0 0 4 1 test_expr
2 47 15 110 370051 2 201044 45 46 1 18 0 1 1 0 0 0
2 48 0 110 300030 1 1004 0 0 32 48 0 0
2 49 32 110 1a002c 1 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 50 e 110 1a0030 1 201108 48 49 1 18 0 1 0 1 0 0
2 51 18 110 190052 3 201104 47 50 1 18 0 1 0 1 0 0
2 52 1 110 90014 0 1410 0 0 1 1 fire_cover_1
2 53 35 110 90053 2 6 51 52
2 54 1 111 720086 1 1004 0 0 4 1 prev_one_hots_checked
2 55 1 111 5e006d 1 1004 0 0 4 1 one_hots_checked
2 56 15 111 5e0086 1 201044 54 55 1 18 0 1 1 0 0 0
2 57 0 111 520055 1 21008 0 0 1 16 1 0
2 58 32 111 4c0050 1 1008 0 0 32 1 width
2 59 25 111 4b0057 1 1208 57 58 4 18 0 f 0 f 0 0
2 60 1 111 370046 1 1004 0 0 4 1 one_hots_checked
2 61 11 111 370057 2 201084 59 60 1 18 0 1 1 0 0 0
2 62 0 111 300030 1 1004 0 0 32 48 0 0
2 63 32 111 1a002c 1 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 64 e 111 1a0030 1 201108 62 63 1 18 0 1 0 1 0 0
2 65 18 111 190058 2 1104 61 64 1 18 0 1 0 1 0 0
2 66 18 111 190087 2 201044 56 65 1 18 0 1 1 1 0 0
2 67 1 111 90014 0 1410 0 0 1 1 fire_cover_2
2 68 35 111 90088 2 6 66 67
2 69 0 112 700073 1 21004 0 0 1 16 0 0
2 70 32 112 6a006e 1 1008 0 0 32 1 width
2 71 25 112 690075 1 1104 69 70 4 18 0 f f 0 0 0
2 72 1 112 570064 1 1004 0 0 4 1 prev_test_expr
2 73 15 112 570075 2 201044 71 72 1 18 0 1 1 0 0 0
2 74 0 112 4b004e 1 21004 0 0 1 16 0 0
2 75 32 112 450049 1 1008 0 0 32 1 width
2 76 25 112 440050 1 1104 74 75 4 18 0 f f 0 0 0
2 77 1 112 37003f 1 1004 0 0 4 1 test_expr
2 78 11 112 370050 2 201048 76 77 1 18 0 1 0 1 0 0
2 79 0 112 300030 1 1004 0 0 32 48 0 0
2 80 32 112 1a002c 1 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 81 e 112 1a0030 1 201108 79 80 1 18 0 1 0 1 0 0
2 82 18 112 190051 2 120c 78 81 1 18 0 1 0 0 1 0
2 83 18 112 190076 3 201104 73 82 1 18 0 1 1 1 0 0
2 84 1 112 90014 0 1410 0 0 1 1 fire_cover_3
2 85 35 112 90077 2 6 83 84
1 clk 5 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 6 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 7 15 14 1 0 3 0 4 17 f f 0 0 0 0
1 error_count 8 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 9 7 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 dec_test_expr 10 9 60015 1 0 3 0 4 17 f f 0 0 0 0
1 zoh_test_expr 11 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 12 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 13 75 70017 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_one_hots_checked 14 76 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_test_expr 15 77 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 fire_cover_1 16 92 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_2 17 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 18 92 60023 1 0 0 0 1 17 1 1 0 0 0 0
1 severity_level 19 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 20 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 21 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 22 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 23 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 24 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 25 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 26 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 27 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 28 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 5 284 10 1 0 0 5
4 8 285 10 1 0 0 8
4 20 514 21 f 20 20 20
4 29 515 21 f 29 29 29
4 38 516 19 f 38 38 38
4 40 583 12 1 41 0 40
4 41 583 25 6 40 0 40
4 43 598 12 1 44 0 43
4 44 598 25 6 43 0 43
4 53 615 9 f 53 53 53
4 68 616 9 f 68 68 68
4 85 617 9 f 85 85 85
13 A 227 1251033209 This assertion is not needed
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1
2 86 3d 119 20006 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
1 cvr_msg 29 118 1000016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 86 395 2 11 0 0 86
3 1 assert_zero_one_hot.ovl_cover_t.$u17 "main.foo.ovl_cover_t.$u17" 0 ./ovl/std_ovl_task.h 0 134 1
2 87 0 122 210021 0 1010 0 0 32 48 1 0
2 88 1 122 13001d 0 1010 0 0 32 33 cover_count
2 89 6 122 130021 0 1030 87 88 32 50 0 ffffffff 0 0 0 0
2 90 1 122 5000f 0 1410 0 0 32 33 cover_count
2 91 37 122 50021 0 32 89 90
2 92 0 126 1d001e 0 1010 0 0 32 48 f 0
2 93 32 126 c0019 0 1010 0 0 32 1 coverage_level
2 94 e 126 c001e 0 1030 92 93 1 18 0 1 0 0 0 0
2 95 39 126 8001f 0 22 94 0
2 96 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 97 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 91 398 5 11 95 95 91
4 95 402 8 0 97 96 91
4 97 403 0 0 0 0 91
4 96 405 0 0 0 0 91
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1
2 98 3d 160 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u18
1 ovl_fire_2state_f 30 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 31 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 98 436 2 11 0 0 98
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u18 "main.foo.ovl_fire_2state_f.$u18" 0 ./ovl/std_ovl_task.h 0 169 1
2 99 0 162 60006 0 1810 0 0 32 48 0 0
2 100 32 161 a0016 0 1812 0 0 32 1 property_type
2 101 2d 162 0 0 1822 99 100 1 18 0 1 0 0 0 0
2 102 0 163 60006 0 1810 0 0 32 48 1 0
2 103 2d 163 0 0 1822 102 100 1 18 0 1 0 0 0 0
2 104 0 164 60006 0 1810 0 0 32 48 3 0
2 105 2d 164 0 0 1822 104 100 1 18 0 1 0 0 0 0
2 106 0 165 60006 0 1810 0 0 32 48 4 0
2 107 2d 165 0 0 1822 106 100 1 18 0 1 0 0 0 0
2 108 0 166 60006 0 1810 0 0 32 48 2 0
2 109 2d 166 0 0 1822 108 100 1 18 0 1 0 0 0 0
2 110 30 167 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 111 0 167 2f0032 0 21810 0 0 1 16 0 0
2 112 1 167 1b002b 0 1c10 0 0 1 1 ovl_fire_2state_f
2 113 37 167 1b0032 0 832 111 112
2 114 0 166 250028 0 21810 0 0 1 16 0 0
2 115 1 166 110021 0 1c10 0 0 1 1 ovl_fire_2state_f
2 116 37 166 110028 0 832 114 115
2 117 0 165 1e0021 0 21810 0 0 1 16 1 0
2 118 1 165 a001a 0 1c10 0 0 1 1 ovl_fire_2state_f
2 119 37 165 a0021 0 832 117 118
2 120 0 163 250028 0 21810 0 0 1 16 1 0
2 121 1 163 110021 0 1c10 0 0 1 1 ovl_fire_2state_f
2 122 37 163 110028 0 832 120 121
4 101 438 0 11 122 103 101
4 103 439 0 0 122 105 101
4 122 439 17 0 0 0 101
4 105 440 0 0 119 107 101
4 107 441 0 0 119 109 101
4 119 441 10 0 0 0 101
4 109 442 0 0 116 110 101
4 116 442 17 0 0 0 101
4 110 443 0 0 113 0 101
4 113 443 27 0 0 0 101
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1
2 123 3d 176 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u19
1 ovl_fire_xcheck_f 32 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 33 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 123 452 2 11 0 0 123
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u19 "main.foo.ovl_fire_xcheck_f.$u19" 0 ./ovl/std_ovl_task.h 0 190 1
2 124 0 182 60006 0 1810 0 0 32 48 0 0
2 125 32 181 a0016 0 1812 0 0 32 1 property_type
2 126 2d 182 0 0 1822 124 125 1 18 0 1 0 0 0 0
2 127 0 183 60006 0 1810 0 0 32 48 1 0
2 128 2d 183 0 0 1822 127 125 1 18 0 1 0 0 0 0
2 129 0 184 60006 0 1810 0 0 32 48 3 0
2 130 2d 184 0 0 1822 129 125 1 18 0 1 0 0 0 0
2 131 0 185 60006 0 1810 0 0 32 48 4 0
2 132 2d 185 0 0 1822 131 125 1 18 0 1 0 0 0 0
2 133 0 186 60006 0 1810 0 0 32 48 2 0
2 134 2d 186 0 0 1822 133 125 1 18 0 1 0 0 0 0
2 135 30 187 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 136 0 187 2f0032 0 21810 0 0 1 16 0 0
2 137 1 187 1b002b 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 138 37 187 1b0032 0 832 136 137
2 139 0 186 250028 0 21810 0 0 1 16 0 0
2 140 1 186 110021 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 141 37 186 110028 0 832 139 140
2 142 0 185 1e0021 0 21810 0 0 1 16 0 0
2 143 1 185 a001a 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 144 37 185 a0021 0 832 142 143
2 145 0 183 250028 0 21810 0 0 1 16 1 0
2 146 1 183 110021 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 147 37 183 110028 0 832 145 146
4 126 458 0 11 147 128 126
4 128 459 0 0 147 130 126
4 147 459 17 0 0 0 126
4 130 460 0 0 144 132 126
4 132 461 0 0 144 134 126
4 144 461 10 0 0 0 126
4 134 462 0 0 141 135 126
4 141 462 17 0 0 0 126
4 135 463 0 0 138 0 126
4 138 463 27 0 0 0 126
3 2 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1
2 148 3d 196 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u20
1 ovl_fire_cover_f 34 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 35 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 148 472 2 11 0 0 148
3 1 assert_zero_one_hot.ovl_fire_cover_f.$u20 "main.foo.ovl_fire_cover_f.$u20" 0 ./ovl/std_ovl_task.h 0 207 1
2 149 0 197 17001a 0 21810 0 0 1 16 0 0
2 150 1 197 40013 0 1c10 0 0 1 1 ovl_fire_cover_f
2 151 37 197 4001a 0 832 149 150
2 152 0 199 60006 0 1810 0 0 32 48 1 0
2 153 32 198 a0017 0 1812 0 0 32 1 coverage_level
2 154 2d 199 0 0 1822 152 153 1 18 0 1 0 0 0 0
2 155 0 200 60006 0 1810 0 0 32 48 2 0
2 156 2d 200 0 0 1822 155 153 1 18 0 1 0 0 0 0
2 157 0 201 60006 0 1810 0 0 32 48 4 0
2 158 2d 201 0 0 1822 157 153 1 18 0 1 0 0 0 0
2 159 0 202 60006 0 1810 0 0 32 48 8 0
2 160 2d 202 0 0 1822 159 153 1 18 0 1 0 0 0 0
2 161 0 203 60007 0 1810 0 0 32 48 f 0
2 162 2d 203 0 0 1822 161 153 1 18 0 1 0 0 0 0
2 163 0 204 60006 0 1810 0 0 32 48 0 0
2 164 2d 204 0 0 1822 163 153 1 18 0 1 0 0 0 0
2 165 30 205 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 166 0 205 2e0031 0 21810 0 0 1 16 0 0
2 167 1 205 1b002a 0 1c10 0 0 1 1 ovl_fire_cover_f
2 168 37 205 1b0031 0 832 166 167
2 169 0 204 200023 0 21810 0 0 1 16 0 0
2 170 1 204 d001c 0 1c10 0 0 1 1 ovl_fire_cover_f
2 171 37 204 d0023 0 832 169 170
2 172 0 203 220025 0 21810 0 0 1 16 1 0
2 173 1 203 f001e 0 1c10 0 0 1 1 ovl_fire_cover_f
2 174 37 203 f0025 0 832 172 173
4 151 473 4 11 154 154 151
4 154 475 0 0 174 156 151
4 156 476 0 0 174 158 151
4 158 477 0 0 174 160 151
4 160 478 0 0 174 162 151
4 162 479 0 0 174 164 151
4 174 479 15 0 0 0 151
4 164 480 0 0 171 165 151
4 171 480 13 0 0 0 151
4 165 481 0 0 168 0 151
4 168 481 27 0 0 0 151
3 1 assert_zero_one_hot.$u21 "main.foo.$u21" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 175 1 79 16001e 1 1004 0 0 4 1 test_expr
2 176 1 79 40011 0 1410 0 0 4 1 prev_test_expr
2 177 38 79 4001e f 6 175 176
2 178 0 80 130016 1 21004 0 0 1 16 0 0
2 179 1 80 8000e 2 100c 0 0 1 1 reset_n
2 180 11 80 80016 2 114c 178 179 1 18 0 1 1 1 0 0
2 181 39 80 40017 f e 180 0
2 182 3d 84 9000d a 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 183 3d 80 19001d 5 5002 0 0 1 18 0 1 0 0 0 0 $u22
4 177 584 4 11 181 181 177
4 181 585 4 0 183 182 177
4 183 585 25 0 0 0 177
4 182 589 9 0 0 0 177
3 1 assert_zero_one_hot.$u21.$u22 "main.foo.$u21.$u22" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 184 0 81 260029 1 21004 0 0 1 16 0 0
2 185 32 81 200024 1 1008 0 0 32 1 width
2 186 25 81 1f002b 1 1104 184 185 4 18 0 f f 0 0 0
2 187 1 81 b001a 0 1410 0 0 4 1 one_hots_checked
2 188 38 81 b002b 5 6 186 187
2 189 0 82 260029 1 21004 0 0 1 16 0 0
2 190 32 82 200024 1 1008 0 0 32 1 width
2 191 25 82 1f002b 1 1104 189 190 4 18 0 f f 0 0 0
2 192 1 82 6001a 0 1410 0 0 4 1 prev_one_hots_checked
2 193 38 82 6002b 5 6 191 192
4 188 586 11 11 193 193 188
4 193 587 6 0 0 0 188
3 1 assert_zero_one_hot.$u21.$u23 "main.foo.$u21.$u23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 194 1 85 1d0029 1 1008 0 0 1 1 zoh_test_expr
2 195 1 85 a0018 1 1008 0 0 1 1 valid_test_expr
2 196 18 85 a0029 1 1208 194 195 1 18 0 1 0 0 1 0
2 197 39 85 6002a a a 196 0
2 198 1 88 1f002e 1 1004 0 0 4 1 one_hots_checked
2 199 1 88 6001a 0 1410 0 0 4 1 prev_one_hots_checked
2 200 38 88 6002e a 6 198 199
2 201 3d 85 2c0030 a 5002 0 0 1 18 0 1 0 0 0 0 $u24
4 197 590 6 11 201 200 197
4 201 590 44 6 200 0 197
4 200 593 6 0 0 0 197
3 1 assert_zero_one_hot.$u21.$u23.$u24 "main.foo.$u21.$u23.$u24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 202 1 86 2f0037 1 1004 0 0 4 1 test_expr
2 203 1 86 1c002b 1 1004 0 0 4 1 one_hots_checked
2 204 9 86 1c0037 1 1044 202 203 4 18 0 f 0 0 f 0
2 205 1 86 80017 0 1410 0 0 4 1 one_hots_checked
2 206 38 86 80037 a 6 204 205
4 206 591 8 11 0 0 206
3 1 assert_zero_one_hot.$u25 "main.foo.$u25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 207 0 94 130016 1 21004 0 0 1 16 0 0
2 208 1 94 8000e 2 100c 0 0 1 1 reset_n
2 209 11 94 80016 2 114c 207 208 1 18 0 1 1 1 0 0
2 210 39 94 40017 f e 209 0
2 211 3d 97 9000d a 5002 0 0 1 18 0 1 0 0 0 0 $u27
2 212 4e 94 19001d 5 1002 0 0 1 18 0 1 0 0 0 0
4 210 599 4 11 212 211 210
4 212 599 25 0 0 0 210
4 211 602 9 0 0 0 210
3 1 assert_zero_one_hot.$u25.$u27 "main.foo.$u25.$u27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 213 1 98 a0015 1 1004 0 0 1 1 fire_cover_1
2 214 39 98 60016 a 6 213 0
2 215 1 101 a0015 1 1004 0 0 1 1 fire_cover_2
2 216 39 101 60016 a 6 215 0
2 217 1 104 a0015 1 1004 0 0 1 1 fire_cover_3
2 218 39 104 60016 a 6 217 0
2 219 3d 104 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u30
2 220 3d 101 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u29
2 221 3d 98 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u28
4 214 603 6 11 221 216 214
4 221 603 24 6 216 0 214
4 216 606 6 0 220 218 214
4 220 606 24 6 218 0 214
4 218 609 6 0 219 0 214
4 219 609 24 0 0 0 214
3 1 assert_zero_one_hot.$u25.$u27.$u28 "main.foo.$u25.$u27.$u28" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 222 0 99 14002d 0 81010 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 223 47 99 14002d 0 20 222 0 ovl_cover_t.cvr_msg
2 224 3b 99 8002f 0 5012 0 223 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 224 604 8 11 0 0 224
3 1 assert_zero_one_hot.$u25.$u27.$u29 "main.foo.$u25.$u27.$u29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 225 0 102 140031 0 81010 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 226 47 102 140031 0 20 225 0 ovl_cover_t.cvr_msg
2 227 3b 102 80033 0 7012 0 226 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 227 607 8 11 0 0 227
3 1 assert_zero_one_hot.$u25.$u27.$u30 "main.foo.$u25.$u27.$u30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 228 0 105 140030 0 81010 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 229 47 105 140030 0 20 228 0 ovl_cover_t.cvr_msg
2 230 3b 105 80032 0 5012 0 229 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 230 610 8 11 0 0 230
3 1 main.$u0 "main.$u0" 0 exclude10.5.v 0 30 1
2 231 0 24 120015 1 21004 0 0 1 16 0 0
2 232 1 24 8000e 0 1410 0 0 1 1 reset_n
2 233 37 24 80015 1 16 231 232
2 234 0 25 120015 1 61004 0 0 4 16 0 0
2 235 1 25 80008 0 1410 0 0 4 1 a
2 236 37 25 80015 1 16 234 235
2 237 0 26 9000a 1 1008 0 0 32 48 a 0
2 238 2c 26 8000a 2 900a 237 0 32 18 0 ffffffff 0 0 0 0
2 239 0 27 120015 1 21008 0 0 1 16 1 0
2 240 1 27 8000e 0 1410 0 0 1 1 reset_n
2 241 37 27 80015 1 1a 239 240
2 242 0 28 9000a 1 1008 0 0 32 48 14 0
2 243 2c 28 8000a 2 900a 242 0 32 18 0 ffffffff 0 0 0 0
2 244 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 233 24 8 11 236 236 233
4 236 25 8 0 238 238 233
4 238 26 8 0 241 0 233
4 241 27 8 0 243 243 233
4 243 28 8 0 244 0 233
4 244 29 0 0 0 0 233
3 1 main.$u1 "main.$u1" 0 exclude10.5.v 0 35 1
2 245 0 33 100013 1 21004 0 0 1 16 0 0
2 246 1 33 8000c 0 1410 0 0 1 1 clock
2 247 37 33 80013 1 16 245 246
2 248 68 34 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 249 0 34 110011 1 1008 0 0 32 48 1 0
2 250 2c 34 100011 3b 900a 249 0 32 18 0 ffffffff 0 0 0 0
2 251 1 34 1c0020 1d 101c 0 0 1 1 clock
2 252 1b 34 1b001b 1d 102c 251 0 1 18 0 1 1 1 0 0
2 253 1 34 130017 0 1410 0 0 1 1 clock
2 254 37 34 130020 1d 3e 252 253
4 247 33 8 11 248 248 247
4 248 34 8 0 0 250 247
4 250 34 16 0 254 0 247
4 254 34 19 6 250 250 247
