{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701153448414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701153448415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:37:28 2023 " "Processing started: Tue Nov 28 01:37:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701153448415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153448415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Top -c LCD_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Top -c LCD_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153448415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701153448550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701153448550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_Top.v 1 1 " "Using design file LCD_Top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701153455785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_Top " "Elaborating entity \"LCD_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701153455787 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "senal_distancia LCD_Top.v(79) " "Verilog HDL Always Construct warning at LCD_Top.v(79): variable \"senal_distancia\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455789 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tiempo_espera LCD_Top.v(81) " "Verilog HDL Always Construct warning at LCD_Top.v(81): variable \"tiempo_espera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455789 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "senal_sonido LCD_Top.v(84) " "Verilog HDL Always Construct warning at LCD_Top.v(84): variable \"senal_sonido\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455789 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tiempo_espera LCD_Top.v(86) " "Verilog HDL Always Construct warning at LCD_Top.v(86): variable \"tiempo_espera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455790 "|LCD_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 LCD_Top.v(86) " "Verilog HDL assignment warning at LCD_Top.v(86): truncated value with size 32 to match size of target (30)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455790 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "senal_alcohol LCD_Top.v(87) " "Verilog HDL Always Construct warning at LCD_Top.v(87): variable \"senal_alcohol\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455790 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tiempo_espera LCD_Top.v(99) " "Verilog HDL Always Construct warning at LCD_Top.v(99): variable \"tiempo_espera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455790 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tiempo_espera LCD_Top.v(101) " "Verilog HDL Always Construct warning at LCD_Top.v(101): variable \"tiempo_espera\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455790 "|LCD_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 LCD_Top.v(101) " "Verilog HDL assignment warning at LCD_Top.v(101): truncated value with size 32 to match size of target (30)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455791 "|LCD_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mensaje LCD_Top.v(115) " "Verilog HDL Always Construct warning at LCD_Top.v(115): variable \"mensaje\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701153455791 "|LCD_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mensaje LCD_Top.v(78) " "Verilog HDL Always Construct warning at LCD_Top.v(78): inferring latch(es) for variable \"mensaje\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701153455792 "|LCD_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tiempo_espera LCD_Top.v(78) " "Verilog HDL Always Construct warning at LCD_Top.v(78): inferring latch(es) for variable \"tiempo_espera\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701153455792 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[0\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[0\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455795 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[1\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[1\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455795 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[2\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[2\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455795 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[3\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[3\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455796 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[4\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[4\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455797 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[5\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[5\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455797 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[6\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[6\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455797 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[7\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[7\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455797 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[8\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[8\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455798 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[9\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[9\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455798 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[10\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[10\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455798 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[11\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[11\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455798 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[12\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[12\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455798 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[13\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[13\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455798 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[14\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[14\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[15\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[15\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[16\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[16\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[17\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[17\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[18\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[18\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[19\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[19\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[20\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[20\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455799 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[21\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[21\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455800 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[22\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[22\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455800 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[23\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[23\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455800 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[24\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[24\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455800 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[25\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[25\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455800 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[26\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[26\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455800 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[27\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[27\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455801 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[28\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[28\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455801 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tiempo_espera\[29\] LCD_Top.v(78) " "Inferred latch for \"tiempo_espera\[29\]\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455801 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mensaje.100 LCD_Top.v(78) " "Inferred latch for \"mensaje.100\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455801 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mensaje.011 LCD_Top.v(78) " "Inferred latch for \"mensaje.011\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455801 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mensaje.010 LCD_Top.v(78) " "Inferred latch for \"mensaje.010\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455801 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mensaje.001 LCD_Top.v(78) " "Inferred latch for \"mensaje.001\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455802 "|LCD_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mensaje.000 LCD_Top.v(78) " "Inferred latch for \"mensaje.000\" at LCD_Top.v(78)" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455802 "|LCD_Top"}
{ "Warning" "WSGN_SEARCH_FILE" "Reset_Delay.v 1 1 " "Using design file Reset_Delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/Reset_Delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701153455813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "LCD_Top.v" "r0" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(11) " "Verilog HDL assignment warning at Reset_Delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/Reset_Delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455821 "|LCD_Top|Reset_Delay:r0"}
{ "Warning" "WSGN_SEARCH_FILE" "LEDs.v 1 1 " "Using design file LEDs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LEDs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701153455829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:Integrado " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:Integrado\"" {  } { { "LCD_Top.v" "Integrado" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor.v(13) " "Verilog HDL information at sensor.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701153455836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sensor.v 4 4 " "Using design file sensor.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConTrigger " "Found entity 1: ContadorConTrigger" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455837 ""} { "Info" "ISGN_ENTITY_NAME" "2 ContadorConEcho " "Found entity 2: ContadorConEcho" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455837 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControlLed " "Found entity 3: ControlLed" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455837 ""} { "Info" "ISGN_ENTITY_NAME" "4 sensor " "Found entity 4: sensor" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701153455837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor sensor:Distancia " "Elaborating entity \"sensor\" for hierarchy \"sensor:Distancia\"" {  } { { "LCD_Top.v" "Distancia" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConTrigger sensor:Distancia\|ContadorConTrigger:ContadorConTrigger_i0 " "Elaborating entity \"ContadorConTrigger\" for hierarchy \"sensor:Distancia\|ContadorConTrigger:ContadorConTrigger_i0\"" {  } { { "sensor.v" "ContadorConTrigger_i0" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sensor.v(15) " "Verilog HDL assignment warning at sensor.v(15): truncated value with size 32 to match size of target (20)" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455841 "|LCD_Top|sensor:Distancia|ContadorConTrigger:ContadorConTrigger_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConEcho sensor:Distancia\|ContadorConEcho:ContadorConEcho_i1 " "Elaborating entity \"ContadorConEcho\" for hierarchy \"sensor:Distancia\|ContadorConEcho:ContadorConEcho_i1\"" {  } { { "sensor.v" "ContadorConEcho_i1" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sensor.v(34) " "Verilog HDL assignment warning at sensor.v(34): truncated value with size 32 to match size of target (20)" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455845 "|LCD_Top|sensor:Distancia|ContadorConEcho:ContadorConEcho_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLed sensor:Distancia\|ControlLed:ControlLed_i2 " "Elaborating entity \"ControlLed\" for hierarchy \"sensor:Distancia\|ControlLed:ControlLed_i2\"" {  } { { "sensor.v" "ControlLed_i2" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455848 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 sensor.v(60) " "Verilog HDL Always Construct warning at sensor.v(60): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701153455848 "|LCD_Top|sensor:Distancia|ControlLed:ControlLed_i2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 sensor.v(60) " "Verilog HDL Always Construct warning at sensor.v(60): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701153455848 "|LCD_Top|sensor:Distancia|ControlLed:ControlLed_i2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3 sensor.v(60) " "Verilog HDL Always Construct warning at sensor.v(60): inferring latch(es) for variable \"led3\", which holds its previous value in one or more paths through the always construct" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701153455848 "|LCD_Top|sensor:Distancia|ControlLed:ControlLed_i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 sensor.v(60) " "Inferred latch for \"led3\" at sensor.v(60)" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455849 "|LCD_Top|sensor:Distancia|ControlLed:ControlLed_i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 sensor.v(60) " "Inferred latch for \"led2\" at sensor.v(60)" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455849 "|LCD_Top|sensor:Distancia|ControlLed:ControlLed_i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 sensor.v(60) " "Inferred latch for \"led1\" at sensor.v(60)" {  } { { "sensor.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/sensor.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153455849 "|LCD_Top|sensor:Distancia|ControlLed:ControlLed_i2"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(125) " "Verilog HDL Expression warning at LCD_TEST.v(125): truncated literal to match 18 bits" {  } { { "LCD_TEST.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_TEST.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701153455854 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_TEST.v 1 1 " "Using design file LCD_TEST.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_TEST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701153455854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "LCD_Top.v" "u5" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(126) " "Verilog HDL assignment warning at LCD_TEST.v(126): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_TEST.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455858 "|LCD_Top|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(134) " "Verilog HDL assignment warning at LCD_TEST.v(134): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_TEST.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455858 "|LCD_Top|LCD_TEST:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_Controller.v 1 1 " "Using design file LCD_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701153455874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701153455874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_TEST.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153455875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(69) " "Verilog HDL assignment warning at LCD_Controller.v(69): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701153455875 "|LCD_Top|LCD_TEST:u5|LCD_Controller:u0"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701153456394 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1701153456394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[29\] " "Latch tiempo_espera\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456395 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[28\] " "Latch tiempo_espera\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[27\] " "Latch tiempo_espera\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[26\] " "Latch tiempo_espera\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[25\] " "Latch tiempo_espera\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[24\] " "Latch tiempo_espera\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[23\] " "Latch tiempo_espera\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[22\] " "Latch tiempo_espera\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[21\] " "Latch tiempo_espera\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[20\] " "Latch tiempo_espera\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[19\] " "Latch tiempo_espera\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[18\] " "Latch tiempo_espera\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[17\] " "Latch tiempo_espera\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[16\] " "Latch tiempo_espera\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[15\] " "Latch tiempo_espera\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[14\] " "Latch tiempo_espera\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[13\] " "Latch tiempo_espera\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[12\] " "Latch tiempo_espera\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[11\] " "Latch tiempo_espera\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[10\] " "Latch tiempo_espera\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[9\] " "Latch tiempo_espera\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[8\] " "Latch tiempo_espera\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[7\] " "Latch tiempo_espera\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456396 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[6\] " "Latch tiempo_espera\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[5\] " "Latch tiempo_espera\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[4\] " "Latch tiempo_espera\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[3\] " "Latch tiempo_espera\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[2\] " "Latch tiempo_espera\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[1\] " "Latch tiempo_espera\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiempo_espera\[0\] " "Latch tiempo_espera\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiempo_espera\[29\] " "Ports D and ENA on the latch are fed by the same signal tiempo_espera\[29\]" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701153456397 ""}  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701153456397 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701153456512 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701153456512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "LCD_Top.v" "" { Text "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/LCD_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701153456512 "|LCD_Top|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701153456512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701153456593 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701153457930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/output_files/LCD_Top.map.smsg " "Generated suppressed messages file /home/samuelcruz/Proyectos Digital/Proyecto Final/LCD/output_files/LCD_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153457952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701153458032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701153458032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701153458078 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701153458078 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701153458078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "433 " "Implemented 433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701153458078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701153458078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701153458088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:37:38 2023 " "Processing ended: Tue Nov 28 01:37:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701153458088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701153458088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701153458088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701153458088 ""}
