\doxysection{SCB\+\_\+\+Type Struct Reference}
\hypertarget{structSCB__Type}{}\label{structSCB__Type}\index{SCB\_Type@{SCB\_Type}}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+I uint32\+\_\+t \mbox{\hyperlink{structSCB__Type_afa7a9ee34dfa1da0b60b4525da285032}{CPUID}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structSCB__Type_a3e66570ab689d28aebefa7e84e85dc4a}{ICSR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structSCB__Type_a0faf96f964931cadfb71cfa54e051f6f}{VTOR}}
\end{DoxyCompactItemize}


\label{doc-variable-members}
\Hypertarget{structSCB__Type_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{structSCB__Type_afa7a9ee34dfa1da0b60b4525da285032}\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \label{structSCB__Type_afa7a9ee34dfa1da0b60b4525da285032} 
\+\_\+\+\_\+I uint32\+\_\+t SCB\+\_\+\+Type\+::\+CPUID}

Offset\+: 0x000 (R/ ) CPUID Base Register \Hypertarget{structSCB__Type_a3e66570ab689d28aebefa7e84e85dc4a}\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \label{structSCB__Type_a3e66570ab689d28aebefa7e84e85dc4a} 
\+\_\+\+\_\+\+IO uint32\+\_\+t SCB\+\_\+\+Type\+::\+ICSR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register \Hypertarget{structSCB__Type_a0faf96f964931cadfb71cfa54e051f6f}\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \label{structSCB__Type_a0faf96f964931cadfb71cfa54e051f6f} 
\+\_\+\+\_\+\+IO uint32\+\_\+t SCB\+\_\+\+Type\+::\+VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/core\+\_\+cm4.\+h\end{DoxyCompactItemize}
