verilog work "Adder1b.vf"
verilog work "AddSub1b.vf"
verilog work "../../Lab8/MyALU/clkdiv.v"
verilog work "MyRegister4b.v"
verilog work "Load_Gen.v"
verilog work "AddSub4b.vf"
verilog work "Regtrans4b.v"
verilog work "MyMC14495.vf"
verilog work "Mux4to14b.vf"
