// Seed: 59135103
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6
);
  always if (1) id_1 = 1 - 1;
  assign id_4 = id_6;
  logic [7:0] id_8;
  assign id_8[1] = id_6;
endmodule
module module_1 (
    input  tri0 id_0
    , id_4,
    output tri  id_1
    , id_5,
    input  wire id_2
);
  wire id_6;
  module_0(
      id_1, id_1, id_2, id_0, id_1, id_2, id_2
  );
endmodule
