-- VHDL for IBM SMS ALD group IndexControls
-- Title: IndexControls
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/3/2020 9:08:51 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity IndexControls is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_F_1: in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME: in STD_LOGIC;
		PS_I_CYCLE: in STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_A: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		PS_ADDR_DOUBLE_OP_CODES: in STD_LOGIC;
		PS_INDEX_REQUIRED: in STD_LOGIC;
		MS_LOGIC_GATE_B_1: in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R: in STD_LOGIC;
		PS_I_RING_3_OR_8_TIME: in STD_LOGIC;
		PS_I_RING_4_OR_9_TIME: in STD_LOGIC;
		PS_1ST_ADDRESS: in STD_LOGIC;
		PS_I_CYCLE_1: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		PS_NO_INDEX_ON_1ST_ADDR_OPS: in STD_LOGIC;
		PS_X_CYCLE_CTRL: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A: in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO: in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A_1: in STD_LOGIC;
		PS_I_CYCLE_CTRL: in STD_LOGIC;
		PS_BRANCH_TO_00001_ADDR_LAT: in STD_LOGIC;
		PS_1401_PRINT_TRIGGER: in STD_LOGIC;
		PS_1401_READ_TRIGGER: in STD_LOGIC;
		PS_1401_PUNCH_TRIGGER: in STD_LOGIC;
		PS_1ST_I_O_CYCLE_CONTROL: in STD_LOGIC;
		PS_INTERRUPT_BRANCH: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (11 downTo 0);
		MS_SET_X_CYCLE_CTRL_A: out STD_LOGIC;
		MS_SET_A_RING_1_TRIG: out STD_LOGIC;
		PS_INDEX_A_AR: out STD_LOGIC;
		PS_INDEX_B_AR: out STD_LOGIC;
		PS_A_RING_ADV_B: out STD_LOGIC;
		PS_A_RING_ADV_A: out STD_LOGIC;
		MS_RESET_INDEX_TAG_LATCHES: out STD_LOGIC;
		PS_SET_H_POS_INDEX_TAGS: out STD_LOGIC;
		PS_SET_T_POS_INDEX_TAGS: out STD_LOGIC;
		MS_RO_INDEX_AR: out STD_LOGIC;
		MS_SET_H_POS_INDEX_LAT_B: out STD_LOGIC;
		MS_SET_H_POS_INDEX_LAT_A: out STD_LOGIC;
		PS_RO_INDEX_AR: out STD_LOGIC;
		MS_RO_FIXED_ADDR: out STD_LOGIC;
		MS_RO_00201_INDEX_ADDR: out STD_LOGIC;
		MS_RO_00101_INDEX_ADDR: out STD_LOGIC;
		MS_RO_00001_INDEX_ADDR: out STD_LOGIC);
end IndexControls;


ARCHITECTURE structural of IndexControls is

BEGIN

Page_14_70_10_1: ENTITY ALD_14_70_10_1_INDEX_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_I_RING_5_TIME =>
		PS_I_RING_HDL_BUS(5),
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_ADDR_DOUBLE_OP_CODES =>
		PS_ADDR_DOUBLE_OP_CODES,
	PS_I_RING_10_TIME =>
		PS_I_RING_HDL_BUS(10),
	MS_SET_X_CYCLE_CTRL_A =>
		MS_SET_X_CYCLE_CTRL_A,
	MS_SET_A_RING_1_TRIG =>
		MS_SET_A_RING_1_TRIG,
	PS_INDEX_A_AR =>
		PS_INDEX_A_AR,
	PS_INDEX_B_AR =>
		PS_INDEX_B_AR
	);

Page_14_70_11_1: ENTITY ALD_14_70_11_1_INDEX_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		MS_LOGIC_GATE_B_1,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B
	);

Page_14_70_12_1: ENTITY ALD_14_70_12_1_INDEX_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_I_CYCLE_1 =>
		PS_I_CYCLE_1,
	PS_I_RING_4_OR_9_TIME =>
		PS_I_RING_4_OR_9_TIME,
	PS_NO_INDEX_ON_1ST_ADDR_OPS =>
		PS_NO_INDEX_ON_1ST_ADDR_OPS,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_1_TIME =>
		MS_I_RING_HDL_BUS(1),
	MS_I_RING_6_TIME =>
		MS_I_RING_HDL_BUS(6),
	PS_SET_H_POS_INDEX_TAGS =>
		PS_SET_H_POS_INDEX_TAGS,
	PS_SET_T_POS_INDEX_TAGS =>
		PS_SET_T_POS_INDEX_TAGS,
	MS_RESET_INDEX_TAG_LATCHES =>
		MS_RESET_INDEX_TAG_LATCHES
	);

Page_14_70_13_1: ENTITY ALD_14_70_13_1_INDEX_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE_CTRL =>
		PS_X_CYCLE_CTRL,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	MS_CONSOLE_INHIBIT_AR_RO =>
		MS_CONSOLE_INHIBIT_AR_RO,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_RO_INDEX_AR =>
		PS_RO_INDEX_AR,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_SET_H_POS_INDEX_LAT_A =>
		MS_SET_H_POS_INDEX_LAT_A,
	MS_SET_H_POS_INDEX_LAT_B =>
		MS_SET_H_POS_INDEX_LAT_B
	);

Page_14_70_14_1: ENTITY ALD_14_70_14_1_SPEICAL_ADDR_RO_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_BRANCH_TO_00001_ADDR_LAT =>
		PS_BRANCH_TO_00001_ADDR_LAT,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	PS_LOGIC_GATE_SPECIAL_A_1 =>
		PS_LOGIC_GATE_SPECIAL_A_1,
	PS_1ST_I_O_CYCLE_CONTROL =>
		PS_1ST_I_O_CYCLE_CONTROL,
	PS_1401_READ_TRIGGER =>
		PS_1401_READ_TRIGGER,
	MS_CONSOLE_INHIBIT_AR_RO =>
		MS_CONSOLE_INHIBIT_AR_RO,
	PS_1401_PUNCH_TRIGGER =>
		PS_1401_PUNCH_TRIGGER,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH,
	PS_1401_PRINT_TRIGGER =>
		PS_1401_PRINT_TRIGGER,
	MS_RO_00001_INDEX_ADDR =>
		MS_RO_00001_INDEX_ADDR,
	MS_RO_00101_INDEX_ADDR =>
		MS_RO_00101_INDEX_ADDR,
	MS_RO_00201_INDEX_ADDR =>
		MS_RO_00201_INDEX_ADDR,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR
	);


END;
