

================================================================
== Vitis HLS Report for 'KalmanFilterKernel'
================================================================
* Date:           Wed Nov 30 09:21:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      133|    11608|  1.330 us|  0.116 ms|  134|  11609|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        6|        6|         1|          -|          -|     6|        no|
        |- Loop 2             |       35|       35|         1|          -|          -|    35|        no|
        |- VITIS_LOOP_126_1   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_137_2   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_143_3   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_166_4   |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_167_5   |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_168_6   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_169_7   |       72|       72|         2|          -|          -|    36|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_81_1    |       84|       84|        14|          -|          -|     6|        no|
        | + VITIS_LOOP_84_2   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_41_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_185_8   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_186_9   |       72|       72|         2|          -|          -|    36|        no|
        |- VITIS_LOOP_61_1    |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       69|       69|        23|          -|          -|     3|        no|
        | + VITIS_LOOP_44_2   |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_100_1   |       48|       48|        16|          -|          -|     3|        no|
        | + VITIS_LOOP_103_2  |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_61_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_64_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_212_10  |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_213_11  |       72|       72|         2|          -|          -|    36|        no|
        |- VITIS_LOOP_214_12  |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_215_13  |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_217_14  |       12|       12|         2|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 160
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 34 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 153 
52 --> 53 54 
53 --> 52 
54 --> 55 56 
55 --> 54 
56 --> 57 58 
57 --> 56 
58 --> 59 60 
59 --> 58 
60 --> 61 62 
61 --> 60 
62 --> 63 
63 --> 71 64 
64 --> 65 63 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 64 
71 --> 72 
72 --> 75 73 
73 --> 74 72 
74 --> 73 
75 --> 76 
76 --> 77 85 
77 --> 78 76 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 77 
85 --> 86 87 
86 --> 85 
87 --> 88 89 
88 --> 87 
89 --> 90 
90 --> 91 97 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 90 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 108 
101 --> 102 100 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 101 
108 --> 109 121 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 120 108 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 134 127 
127 --> 128 126 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 127 
134 --> 135 
135 --> 144 136 
136 --> 137 135 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 136 
144 --> 145 
145 --> 146 147 
146 --> 145 
147 --> 148 149 
148 --> 147 
149 --> 150 151 
150 --> 149 
151 --> 152 159 
152 --> 151 
153 --> 154 155 
154 --> 153 
155 --> 156 
156 --> 157 
157 --> 158 151 
158 --> 157 
159 --> 160 
160 --> 159 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 161 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_7, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty_7, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %counter"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_1, void @empty_20, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_1, void @empty_29, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (1.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r"   --->   Operation 177 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 178 [1/1] (1.00ns)   --->   "%q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q"   --->   Operation 178 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%counter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %counter"   --->   Operation 179 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%din_new = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:22]   --->   Operation 180 'alloca' 'din_new' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%dout_s = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:23]   --->   Operation 181 'alloca' 'dout_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 182 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 183 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%Q = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 184 'alloca' 'Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%R = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 185 'alloca' 'R' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mat_out_assign_2 = alloca i64 1"   --->   Operation 186 'alloca' 'mat_out_assign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%S_inv = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 187 'alloca' 'S_inv' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%K = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:121]   --->   Operation 188 'alloca' 'K' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:149]   --->   Operation 189 'alloca' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:150]   --->   Operation 190 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%x_minus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:152]   --->   Operation 191 'alloca' 'x_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%P_minus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 192 'alloca' 'P_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%x_plus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 193 'alloca' 'x_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%P_plus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 194 'alloca' 'P_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_mat_1 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 195 'alloca' 'tmp_mat_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_mat_2 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 196 'alloca' 'tmp_mat_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_mat_3 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:159]   --->   Operation 197 'alloca' 'tmp_mat_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 198 [1/1] (0.48ns)   --->   "%br_ln23 = br void %memset.loop166" [../../src/hls_src/KF_kernel.cpp:23]   --->   Operation 198 'br' 'br_ln23' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%empty = phi i3 0, void, i3 %empty_55, void %memset.loop166.split"   --->   Operation 199 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.74ns)   --->   "%empty_55 = add i3 %empty, i3 1"   --->   Operation 200 'add' 'empty_55' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %empty"   --->   Operation 201 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.69ns)   --->   "%exitcond23944 = icmp_eq  i3 %empty, i3 6"   --->   Operation 202 'icmp' 'exitcond23944' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond23944, void %memset.loop166.split, void %split165"   --->   Operation 204 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i32 %dout_s, i64 0, i64 %p_cast"   --->   Operation 205 'getelementptr' 'dout_addr' <Predicate = (!exitcond23944)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.79ns)   --->   "%store_ln0 = store i32 0, i3 %dout_addr"   --->   Operation 206 'store' 'store_ln0' <Predicate = (!exitcond23944)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop166"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!exitcond23944)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%first_run_load = load i1 %first_run" [../../src/hls_src/KF_kernel.cpp:27]   --->   Operation 208 'load' 'first_run_load' <Predicate = (exitcond23944)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%counter_sig_old_load = load i32 %counter_sig_old" [../../src/hls_src/KF_kernel.cpp:33]   --->   Operation 209 'load' 'counter_sig_old_load' <Predicate = (exitcond23944)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node counter_diff)   --->   "%select_ln27 = select i1 %first_run_load, i32 %counter_read, i32 %counter_sig_old_load" [../../src/hls_src/KF_kernel.cpp:27]   --->   Operation 210 'select' 'select_ln27' <Predicate = (exitcond23944)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (1.20ns) (out node of the LUT)   --->   "%counter_diff = sub i32 %counter_read, i32 %select_ln27" [../../src/hls_src/KF_kernel.cpp:33]   --->   Operation 211 'sub' 'counter_diff' <Predicate = (exitcond23944)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 212 'getelementptr' 'A_addr_36' <Predicate = (exitcond23944)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 1, i6 %A_addr_36" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 213 'store' 'store_ln58' <Predicate = (exitcond23944)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 214 'getelementptr' 'A_addr_1' <Predicate = (exitcond23944)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 215 'store' 'store_ln58' <Predicate = (exitcond23944)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 216 'getelementptr' 'B_addr_1' <Predicate = (exitcond23944)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_1" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 217 'store' 'store_ln66' <Predicate = (exitcond23944)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 218 'getelementptr' 'B_addr_2' <Predicate = (exitcond23944)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_2" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 219 'store' 'store_ln66' <Predicate = (exitcond23944)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln28 = store i32 %counter_read, i32 %counter_sig_old" [../../src/hls_src/KF_kernel.cpp:28]   --->   Operation 220 'store' 'store_ln28' <Predicate = (exitcond23944)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 221 [4/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:39]   --->   Operation 221 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 222 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_2" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 223 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 224 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_4" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 225 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 226 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_3" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 227 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 228 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_5" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 229 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 230 [3/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:39]   --->   Operation 230 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 231 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 232 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 233 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_6" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 234 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 235 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_6" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 236 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 237 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_7" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 238 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 239 [2/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:39]   --->   Operation 239 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 240 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 1, i6 %A_addr_7" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 241 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 242 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_8" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 243 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 244 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_10" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 245 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 246 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_11" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 247 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 248 [1/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:39]   --->   Operation 248 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 249 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_9" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 250 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 251 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_11" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 252 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 253 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_12" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 254 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 255 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_14" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 256 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 7 <SV = 6> <Delay = 6.70>
ST_7 : Operation 257 [10/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 257 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 258 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_12" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 259 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 260 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_13" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 261 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 262 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_15" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 263 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 264 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 0, i5 %B_addr_16" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 265 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 8 <SV = 7> <Delay = 6.70>
ST_8 : Operation 266 [9/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 266 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 267 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 1, i6 %A_addr_14" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 268 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 269 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_15" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 270 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 9 <SV = 8> <Delay = 6.70>
ST_9 : Operation 271 [8/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 271 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 272 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_16" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 273 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 274 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_18" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 275 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 10 <SV = 9> <Delay = 6.70>
ST_10 : Operation 276 [7/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 276 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 277 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_19" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 278 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 279 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_20" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 280 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 11 <SV = 10> <Delay = 6.70>
ST_11 : Operation 281 [6/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 281 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 282 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 1, i6 %A_addr_21" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 283 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 284 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_22" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 285 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 12 <SV = 11> <Delay = 6.70>
ST_12 : Operation 286 [5/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 286 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 287 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_23" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 288 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 289 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_24" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 290 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 13 <SV = 12> <Delay = 6.70>
ST_13 : Operation 291 [4/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 291 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 292 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_25" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 293 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 294 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_26" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 295 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 14 <SV = 13> <Delay = 6.70>
ST_14 : Operation 296 [3/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 296 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 297 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_27" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 298 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 299 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 1, i6 %A_addr_28" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 300 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 15 <SV = 14> <Delay = 6.70>
ST_15 : Operation 301 [2/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 301 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 302 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_29" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 303 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 304 'getelementptr' 'A_addr_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_30" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 305 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 16 <SV = 15> <Delay = 6.70>
ST_16 : Operation 306 [1/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:44]   --->   Operation 306 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 307 'getelementptr' 'A_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_31" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 308 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 309 'getelementptr' 'A_addr_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_32" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 310 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 311 'getelementptr' 'A_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_33" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 312 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 313 'getelementptr' 'A_addr_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 0, i6 %A_addr_34" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 314 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 315 [2/2] (2.78ns)   --->   "%conv = fpext i32 %DT_1" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 315 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 316 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 %DT_1, i5 %B_addr_9" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 317 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 318 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 %DT_1, i5 %B_addr_13" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 319 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 320 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %DT_1, i6 %A_addr_3" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 321 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 322 'getelementptr' 'A_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 1, i6 %A_addr_35" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 323 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 324 [1/2] (2.78ns)   --->   "%conv = fpext i32 %DT_1" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 324 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 325 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 %DT_1, i5 %B_addr_17" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 326 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 19 <SV = 18> <Delay = 6.60>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 327 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %DT_1, i6 %A_addr_10" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 328 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 329 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %DT_1, i6 %A_addr_17" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 330 'store' 'store_ln58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 331 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 331 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.60>
ST_20 : Operation 332 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 332 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.60>
ST_21 : Operation 333 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 333 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.60>
ST_22 : Operation 334 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 334 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.60>
ST_23 : Operation 335 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 335 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.60>
ST_24 : Operation 336 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 336 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.60>
ST_25 : Operation 337 [6/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 337 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.60>
ST_26 : Operation 338 [5/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 338 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.60>
ST_27 : Operation 339 [4/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 339 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.60>
ST_28 : Operation 340 [3/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 340 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.60>
ST_29 : Operation 341 [2/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 341 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.60>
ST_30 : Operation 342 [1/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 342 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.32>
ST_31 : Operation 343 [2/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 343 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.11>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 344 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 345 [1/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../../src/hls_src/KF_kernel.cpp:67]   --->   Operation 345 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 346 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 %conv1, i5 %B_addr" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 346 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 347 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 %conv1, i5 %B_addr_4" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 348 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 33 <SV = 32> <Delay = 0.79>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 349 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.79ns)   --->   "%store_ln66 = store i32 %conv1, i5 %B_addr_8" [../../src/hls_src/KF_kernel.cpp:66]   --->   Operation 350 'store' 'store_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_33 : Operation 351 [1/1] (0.48ns)   --->   "%br_ln79 = br void %memset.loop" [../../src/hls_src/KF_kernel.cpp:79]   --->   Operation 351 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 34 <SV = 33> <Delay = 2.22>
ST_34 : Operation 352 [1/1] (0.00ns)   --->   "%empty_56 = phi i6 0, void %split165, i6 %empty_57, void %memset.loop.split"   --->   Operation 352 'phi' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 353 [1/1] (0.88ns)   --->   "%empty_57 = add i6 %empty_56, i6 1"   --->   Operation 353 'add' 'empty_57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 354 [1/1] (0.87ns)   --->   "%exitcond23843 = icmp_eq  i6 %empty_56, i6 35"   --->   Operation 354 'icmp' 'exitcond23843' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 355 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35"   --->   Operation 355 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond23843, void %memset.loop.split, void %split"   --->   Operation 356 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 357 'br' 'br_ln0' <Predicate = (!exitcond23843)> <Delay = 0.00>
ST_34 : Operation 358 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i32 %Q, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 358 'getelementptr' 'Q_addr' <Predicate = (exitcond23843)> <Delay = 0.00>
ST_34 : Operation 359 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %q_read, i6 %Q_addr" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 359 'store' 'store_ln88' <Predicate = (exitcond23843)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i32 %Q, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 360 'getelementptr' 'Q_addr_1' <Predicate = (exitcond23843)> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_1" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 361 'store' 'store_ln88' <Predicate = (exitcond23843)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i32 %R, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 362 'getelementptr' 'R_addr' <Predicate = (exitcond23843)> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 %r_read, i4 %R_addr" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 363 'store' 'store_ln97' <Predicate = (exitcond23843)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr i32 %R, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 364 'getelementptr' 'R_addr_1' <Predicate = (exitcond23843)> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 0, i4 %R_addr_1" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 365 'store' 'store_ln97' <Predicate = (exitcond23843)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 35 <SV = 34> <Delay = 1.35>
ST_35 : Operation 366 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i32 %Q, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 366 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 367 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_2" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 367 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 368 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i32 %Q, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 368 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 369 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_3" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 369 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 370 [1/1] (0.00ns)   --->   "%R_addr_2 = getelementptr i32 %R, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 370 'getelementptr' 'R_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 371 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 0, i4 %R_addr_2" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 371 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "%R_addr_3 = getelementptr i32 %R, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 372 'getelementptr' 'R_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 373 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 0, i4 %R_addr_3" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 373 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 36 <SV = 35> <Delay = 1.35>
ST_36 : Operation 374 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i32 %Q, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 374 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 375 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_4" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 375 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 376 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i32 %Q, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 376 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 377 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_5" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 377 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 378 [1/1] (0.00ns)   --->   "%R_addr_4 = getelementptr i32 %R, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 378 'getelementptr' 'R_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 379 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 %r_read, i4 %R_addr_4" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 379 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%R_addr_5 = getelementptr i32 %R, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 380 'getelementptr' 'R_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 381 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 0, i4 %R_addr_5" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 381 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 37 <SV = 36> <Delay = 1.35>
ST_37 : Operation 382 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i32 %Q, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 382 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 383 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_6" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 383 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 384 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i32 %Q, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 384 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 385 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %q_read, i6 %Q_addr_7" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 385 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%R_addr_6 = getelementptr i32 %R, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 386 'getelementptr' 'R_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 0, i4 %R_addr_6" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 387 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%R_addr_7 = getelementptr i32 %R, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 388 'getelementptr' 'R_addr_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 0, i4 %R_addr_7" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 389 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 38 <SV = 37> <Delay = 1.35>
ST_38 : Operation 390 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i32 %Q, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 390 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 391 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_8" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 391 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i32 %Q, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 392 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_9" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 393 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%R_addr_8 = getelementptr i32 %R, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 394 'getelementptr' 'R_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.79ns)   --->   "%store_ln97 = store i32 %r_read, i4 %R_addr_8" [../../src/hls_src/KF_kernel.cpp:97]   --->   Operation 395 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 39 <SV = 38> <Delay = 1.35>
ST_39 : Operation 396 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i32 %Q, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 396 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 397 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_10" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 397 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 398 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i32 %Q, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 398 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 399 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_11" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 399 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 40 <SV = 39> <Delay = 1.35>
ST_40 : Operation 400 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i32 %Q, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 400 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 401 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_12" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 401 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i32 %Q, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 402 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_13" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 403 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 41 <SV = 40> <Delay = 1.35>
ST_41 : Operation 404 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i32 %Q, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 404 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 405 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %q_read, i6 %Q_addr_14" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 405 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 406 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i32 %Q, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 406 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_15" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 407 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 42 <SV = 41> <Delay = 1.35>
ST_42 : Operation 408 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i32 %Q, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 408 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 409 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_16" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 409 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 410 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i32 %Q, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 410 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 411 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_17" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 411 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 43 <SV = 42> <Delay = 1.35>
ST_43 : Operation 412 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i32 %Q, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 412 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 413 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_18" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 413 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 414 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i32 %Q, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 414 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 415 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_19" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 415 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 44 <SV = 43> <Delay = 1.35>
ST_44 : Operation 416 [1/1] (0.00ns)   --->   "%Q_addr_20 = getelementptr i32 %Q, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 416 'getelementptr' 'Q_addr_20' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 417 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_20" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 417 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 418 [1/1] (0.00ns)   --->   "%Q_addr_21 = getelementptr i32 %Q, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 418 'getelementptr' 'Q_addr_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 419 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %q_read, i6 %Q_addr_21" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 419 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 45 <SV = 44> <Delay = 1.35>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%Q_addr_22 = getelementptr i32 %Q, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 420 'getelementptr' 'Q_addr_22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 421 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_22" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 421 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%Q_addr_23 = getelementptr i32 %Q, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 422 'getelementptr' 'Q_addr_23' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 423 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_23" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 423 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 46 <SV = 45> <Delay = 1.35>
ST_46 : Operation 424 [1/1] (0.00ns)   --->   "%Q_addr_24 = getelementptr i32 %Q, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 424 'getelementptr' 'Q_addr_24' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 425 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_24" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 425 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%Q_addr_25 = getelementptr i32 %Q, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 426 'getelementptr' 'Q_addr_25' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_25" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 427 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 47 <SV = 46> <Delay = 1.35>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "%Q_addr_26 = getelementptr i32 %Q, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 428 'getelementptr' 'Q_addr_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_26" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 429 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_47 : Operation 430 [1/1] (0.00ns)   --->   "%Q_addr_27 = getelementptr i32 %Q, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 430 'getelementptr' 'Q_addr_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 431 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_27" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 431 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 48 <SV = 47> <Delay = 1.35>
ST_48 : Operation 432 [1/1] (0.00ns)   --->   "%Q_addr_28 = getelementptr i32 %Q, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 432 'getelementptr' 'Q_addr_28' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 433 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %q_read, i6 %Q_addr_28" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 433 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "%Q_addr_29 = getelementptr i32 %Q, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 434 'getelementptr' 'Q_addr_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_29" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 435 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 49 <SV = 48> <Delay = 1.35>
ST_49 : Operation 436 [1/1] (0.00ns)   --->   "%Q_addr_30 = getelementptr i32 %Q, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 436 'getelementptr' 'Q_addr_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 437 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_30" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 437 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_49 : Operation 438 [1/1] (0.00ns)   --->   "%Q_addr_31 = getelementptr i32 %Q, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 438 'getelementptr' 'Q_addr_31' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 439 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_31" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 439 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 50 <SV = 49> <Delay = 1.35>
ST_50 : Operation 440 [1/1] (0.00ns)   --->   "%Q_addr_32 = getelementptr i32 %Q, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 440 'getelementptr' 'Q_addr_32' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 441 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_32" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 441 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_50 : Operation 442 [1/1] (0.00ns)   --->   "%Q_addr_33 = getelementptr i32 %Q, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 442 'getelementptr' 'Q_addr_33' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 443 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_33" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 443 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 51 <SV = 50> <Delay = 1.35>
ST_51 : Operation 444 [1/1] (0.00ns)   --->   "%Q_addr_34 = getelementptr i32 %Q, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 444 'getelementptr' 'Q_addr_34' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 445 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 0, i6 %Q_addr_34" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 445 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_51 : Operation 446 [1/1] (0.00ns)   --->   "%Q_addr_35 = getelementptr i32 %Q, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 446 'getelementptr' 'Q_addr_35' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 447 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %q_read, i6 %Q_addr_35" [../../src/hls_src/KF_kernel.cpp:88]   --->   Operation 447 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_51 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %first_run_load, void %.preheader8.preheader, void %.preheader10.preheader" [../../src/hls_src/KF_kernel.cpp:124]   --->   Operation 448 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 449 [1/1] (0.48ns)   --->   "%br_ln143 = br void %.preheader8" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 449 'br' 'br_ln143' <Predicate = (!first_run_load)> <Delay = 0.48>
ST_51 : Operation 450 [1/1] (0.48ns)   --->   "%br_ln126 = br void %.preheader10" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 450 'br' 'br_ln126' <Predicate = (first_run_load)> <Delay = 0.48>

State 52 <SV = 51> <Delay = 0.79>
ST_52 : Operation 451 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln143, void %.split41, i3 0, void %.preheader8.preheader" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 451 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 452 [1/1] (0.74ns)   --->   "%add_ln143 = add i3 %i_1, i3 1" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 452 'add' 'add_ln143' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i3 %i_1" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 453 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 454 [1/1] (0.69ns)   --->   "%icmp_ln143 = icmp_eq  i3 %i_1, i3 6" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 454 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 455 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 455 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %.split41, void %.preheader7.preheader" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 456 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 457 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i32 %din, i64 0, i64 %zext_ln143" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 457 'getelementptr' 'din_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 458 [2/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 458 'load' 'din_load_1' <Predicate = (!icmp_ln143)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_52 : Operation 459 [1/1] (0.00ns)   --->   "%u_2 = alloca i32 1"   --->   Operation 459 'alloca' 'u_2' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%u_2_1 = alloca i32 1"   --->   Operation 460 'alloca' 'u_2_1' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 461 [1/1] (0.00ns)   --->   "%u_2_2 = alloca i32 1"   --->   Operation 461 'alloca' 'u_2_2' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 462 [1/1] (0.48ns)   --->   "%br_ln166 = br void %.preheader7" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 462 'br' 'br_ln166' <Predicate = (icmp_ln143)> <Delay = 0.48>

State 53 <SV = 52> <Delay = 1.58>
ST_53 : Operation 463 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 463 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 464 [1/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 464 'load' 'din_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_53 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %din_load_1" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 465 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 466 [1/1] (0.00ns)   --->   "%din_new_addr = getelementptr i32 %din_new, i64 0, i64 %zext_ln143" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 466 'getelementptr' 'din_new_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 467 [1/1] (0.79ns)   --->   "%store_ln144 = store i32 %bitcast_ln144, i3 %din_new_addr" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 467 'store' 'store_ln144' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_53 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 468 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 54 <SV = 52> <Delay = 1.53>
ST_54 : Operation 469 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln166_1, void %.split3917, i2 0, void %.preheader7.preheader" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 469 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 470 [1/1] (0.62ns)   --->   "%add_ln166_1 = add i2 %j, i2 1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 470 'add' 'add_ln166_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i2 %j" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 471 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 472 [1/1] (0.51ns)   --->   "%icmp_ln166 = icmp_eq  i2 %j, i2 3" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 472 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %.split39, void %.preheader6.preheader" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 474 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 475 [1/1] (0.74ns)   --->   "%add_ln166 = add i3 %zext_ln166, i3 3" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 475 'add' 'add_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i3 %add_ln166" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 476 'zext' 'zext_ln166_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_54 : Operation 477 [1/1] (0.00ns)   --->   "%din_old_addr_1 = getelementptr i32 %din_old, i64 0, i64 %zext_ln166_1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 477 'getelementptr' 'din_old_addr_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_54 : Operation 478 [2/2] (0.79ns)   --->   "%u_0 = load i3 %din_old_addr_1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 478 'load' 'u_0' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_54 : Operation 479 [1/1] (0.00ns)   --->   "%z_2 = alloca i32 1"   --->   Operation 479 'alloca' 'z_2' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_54 : Operation 480 [1/1] (0.00ns)   --->   "%z_2_1 = alloca i32 1"   --->   Operation 480 'alloca' 'z_2_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_54 : Operation 481 [1/1] (0.00ns)   --->   "%z_2_2 = alloca i32 1"   --->   Operation 481 'alloca' 'z_2_2' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_54 : Operation 482 [1/1] (0.48ns)   --->   "%br_ln167 = br void %.preheader6" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 482 'br' 'br_ln167' <Predicate = (icmp_ln166)> <Delay = 0.48>

State 55 <SV = 53> <Delay = 0.79>
ST_55 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 483 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 484 [1/2] (0.79ns)   --->   "%u_0 = load i3 %din_old_addr_1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 484 'load' 'u_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_55 : Operation 485 [1/1] (0.69ns)   --->   "%switch_ln166 = switch i2 %j, void %branch5, i2 0, void %.split39..split3917_crit_edge, i2 1, void %branch4" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 485 'switch' 'switch_ln166' <Predicate = true> <Delay = 0.69>
ST_55 : Operation 486 [1/1] (0.00ns)   --->   "%store_ln166 = store i32 %u_0, i32 %u_2_1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 486 'store' 'store_ln166' <Predicate = (j == 1)> <Delay = 0.00>
ST_55 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln166 = br void %.split3917" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 487 'br' 'br_ln166' <Predicate = (j == 1)> <Delay = 0.00>
ST_55 : Operation 488 [1/1] (0.00ns)   --->   "%store_ln166 = store i32 %u_0, i32 %u_2" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 488 'store' 'store_ln166' <Predicate = (j == 0)> <Delay = 0.00>
ST_55 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln166 = br void %.split3917" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 489 'br' 'br_ln166' <Predicate = (j == 0)> <Delay = 0.00>
ST_55 : Operation 490 [1/1] (0.00ns)   --->   "%store_ln166 = store i32 %u_0, i32 %u_2_2" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 490 'store' 'store_ln166' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_55 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln166 = br void %.split3917" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 491 'br' 'br_ln166' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_55 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 492 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 56 <SV = 53> <Delay = 0.79>
ST_56 : Operation 493 [1/1] (0.00ns)   --->   "%j_1 = phi i2 %add_ln167, void %.split3725, i2 0, void %.preheader6.preheader" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 493 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 494 [1/1] (0.62ns)   --->   "%add_ln167 = add i2 %j_1, i2 1" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 494 'add' 'add_ln167' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i2 %j_1" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 495 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 496 [1/1] (0.51ns)   --->   "%icmp_ln167 = icmp_eq  i2 %j_1, i2 3" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 496 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 497 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 497 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %.split37, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 498 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 499 [1/1] (0.00ns)   --->   "%din_new_addr_1 = getelementptr i32 %din_new, i64 0, i64 %zext_ln167" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 499 'getelementptr' 'din_new_addr_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_56 : Operation 500 [2/2] (0.79ns)   --->   "%z_0 = load i3 %din_new_addr_1" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 500 'load' 'z_0' <Predicate = (!icmp_ln167)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_56 : Operation 501 [1/1] (0.48ns)   --->   "%br_ln168 = br void %.preheader5" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 501 'br' 'br_ln168' <Predicate = (icmp_ln167)> <Delay = 0.48>

State 57 <SV = 54> <Delay = 0.79>
ST_57 : Operation 502 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 502 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 503 [1/2] (0.79ns)   --->   "%z_0 = load i3 %din_new_addr_1" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 503 'load' 'z_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_57 : Operation 504 [1/1] (0.69ns)   --->   "%switch_ln167 = switch i2 %j_1, void %branch8, i2 0, void %.split37..split3725_crit_edge, i2 1, void %branch7" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 504 'switch' 'switch_ln167' <Predicate = true> <Delay = 0.69>
ST_57 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln167 = store i32 %z_0, i32 %z_2_1" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 505 'store' 'store_ln167' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_57 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln167 = br void %.split3725" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 506 'br' 'br_ln167' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_57 : Operation 507 [1/1] (0.00ns)   --->   "%store_ln167 = store i32 %z_0, i32 %z_2" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 507 'store' 'store_ln167' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_57 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln167 = br void %.split3725" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 508 'br' 'br_ln167' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_57 : Operation 509 [1/1] (0.00ns)   --->   "%store_ln167 = store i32 %z_0, i32 %z_2_2" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 509 'store' 'store_ln167' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>
ST_57 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln167 = br void %.split3725" [../../src/hls_src/KF_kernel.cpp:167]   --->   Operation 510 'br' 'br_ln167' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>
ST_57 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 511 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 54> <Delay = 0.79>
ST_58 : Operation 512 [1/1] (0.00ns)   --->   "%j_2 = phi i3 %add_ln168, void %.split35, i3 0, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 512 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 513 [1/1] (0.74ns)   --->   "%add_ln168 = add i3 %j_2, i3 1" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 513 'add' 'add_ln168' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i3 %j_2" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 514 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 515 [1/1] (0.69ns)   --->   "%icmp_ln168 = icmp_eq  i3 %j_2, i3 6" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 515 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 516 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 516 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %.split35, void %.preheader4.preheader" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 517 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 518 [1/1] (0.00ns)   --->   "%x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 %zext_ln168" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 518 'getelementptr' 'x_hat_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_58 : Operation 519 [2/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 519 'load' 'x_hat_load_1' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_58 : Operation 520 [1/1] (0.48ns)   --->   "%br_ln169 = br void %.preheader4" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 520 'br' 'br_ln169' <Predicate = (icmp_ln168)> <Delay = 0.48>

State 59 <SV = 55> <Delay = 1.58>
ST_59 : Operation 521 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 521 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 522 [1/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 522 'load' 'x_hat_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_59 : Operation 523 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln168" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 523 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 524 [1/1] (0.79ns)   --->   "%store_ln168 = store i32 %x_hat_load_1, i3 %x_addr" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 524 'store' 'store_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_59 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 525 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 60 <SV = 55> <Delay = 1.35>
ST_60 : Operation 526 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln169, void %.split33, i6 0, void %.preheader4.preheader" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 526 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 527 [1/1] (0.88ns)   --->   "%add_ln169 = add i6 %j_3, i6 1" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 527 'add' 'add_ln169' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i6 %j_3" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 528 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 529 [1/1] (0.87ns)   --->   "%icmp_ln169 = icmp_eq  i6 %j_3, i6 36" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 529 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 530 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 530 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split33, void" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 531 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 532 [1/1] (0.00ns)   --->   "%P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 %zext_ln169" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 532 'getelementptr' 'P_hat_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_60 : Operation 533 [2/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 533 'load' 'P_hat_load' <Predicate = (!icmp_ln169)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_60 : Operation 534 [1/1] (0.00ns)   --->   "%u_2_load = load i32 %u_2" [../../src/hls_src/KF_kernel.cpp:175]   --->   Operation 534 'load' 'u_2_load' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_60 : Operation 535 [1/1] (0.00ns)   --->   "%u_2_1_load = load i32 %u_2_1" [../../src/hls_src/KF_kernel.cpp:175]   --->   Operation 535 'load' 'u_2_1_load' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_60 : Operation 536 [1/1] (0.00ns)   --->   "%u_2_2_load = load i32 %u_2_2" [../../src/hls_src/KF_kernel.cpp:175]   --->   Operation 536 'load' 'u_2_2_load' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_60 : Operation 537 [2/2] (0.00ns)   --->   "%call_ln174 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:174]   --->   Operation 537 'call' 'call_ln174' <Predicate = (icmp_ln169)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 538 [2/2] (0.48ns)   --->   "%call_ln175 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_2_load, i32 %u_2_1_load, i32 %u_2_2_load, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:175]   --->   Operation 538 'call' 'call_ln175' <Predicate = (icmp_ln169)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 56> <Delay = 2.70>
ST_61 : Operation 539 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 539 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 540 [1/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 540 'load' 'P_hat_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_61 : Operation 541 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i32 %P, i64 0, i64 %zext_ln169" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 541 'getelementptr' 'P_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 542 [1/1] (1.35ns)   --->   "%store_ln169 = store i32 %P_hat_load, i6 %P_addr" [../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 542 'store' 'store_ln169' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_61 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 543 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 56> <Delay = 0.48>
ST_62 : Operation 544 [1/2] (0.00ns)   --->   "%call_ln174 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:174]   --->   Operation 544 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 545 [1/2] (0.00ns)   --->   "%call_ln175 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_2_load, i32 %u_2_1_load, i32 %u_2_2_load, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:175]   --->   Operation 545 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 546 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 546 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 63 <SV = 57> <Delay = 1.24>
ST_63 : Operation 547 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %add_ln41, void %._crit_edge.loopexit.i26, i3 0, void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 547 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 548 [1/1] (0.74ns)   --->   "%add_ln41 = add i3 %i_4, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 548 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 549 [1/1] (0.69ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_4, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 549 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 550 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 550 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 551 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 552 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 552 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 553 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 553 'br' 'br_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.48>
ST_63 : Operation 554 [2/2] (0.54ns)   --->   "%call_ln178 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:178]   --->   Operation 554 'call' 'call_ln178' <Predicate = (icmp_ln41)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 58> <Delay = 2.09>
ST_64 : Operation 555 [1/1] (0.00ns)   --->   "%j_12 = phi i1 1, void %.split.i, i1 0, void %.split2.i"   --->   Operation 555 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %j_12" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 556 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 557 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 557 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_12, void %.split.i, void %._crit_edge.loopexit.i26" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 558 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 559 [1/1] (0.74ns)   --->   "%add_ln48 = add i3 %zext_ln44, i3 %i_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 559 'add' 'add_ln48' <Predicate = (!j_12)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %add_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 560 'zext' 'zext_ln48' <Predicate = (!j_12)> <Delay = 0.00>
ST_64 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 561 'getelementptr' 'tmp_mat_1_addr' <Predicate = (!j_12)> <Delay = 0.00>
ST_64 : Operation 562 [2/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 562 'load' 'tmp_mat_1_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_64 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 563 'getelementptr' 'tmp_mat_2_addr' <Predicate = (!j_12)> <Delay = 0.00>
ST_64 : Operation 564 [2/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 564 'load' 'tmp_mat_2_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_64 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 565 'br' 'br_ln0' <Predicate = (j_12)> <Delay = 0.00>

State 65 <SV = 59> <Delay = 1.35>
ST_65 : Operation 566 [1/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 566 'load' 'tmp_mat_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_65 : Operation 567 [1/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 567 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 66 <SV = 60> <Delay = 6.01>
ST_66 : Operation 568 [5/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 568 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 61> <Delay = 6.01>
ST_67 : Operation 569 [4/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 569 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 62> <Delay = 6.01>
ST_68 : Operation 570 [3/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 570 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 63> <Delay = 6.01>
ST_69 : Operation 571 [2/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 571 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 64> <Delay = 6.80>
ST_70 : Operation 572 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 572 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 573 [1/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 573 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 574 [1/1] (0.00ns)   --->   "%x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 574 'getelementptr' 'x_minus_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 575 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i, i3 %x_minus_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 575 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_70 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 576 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 71 <SV = 58> <Delay = 0.48>
ST_71 : Operation 577 [1/2] (0.00ns)   --->   "%call_ln178 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:178]   --->   Operation 577 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 578 [1/1] (0.48ns)   --->   "%br_ln81 = br void" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 578 'br' 'br_ln81' <Predicate = true> <Delay = 0.48>

State 72 <SV = 59> <Delay = 1.24>
ST_72 : Operation 579 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln81, void, i3 0, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 579 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 580 [1/1] (0.74ns)   --->   "%add_ln81 = add i3 %i_3, i3 1" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 580 'add' 'add_ln81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_3" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 581 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 582 [1/1] (0.69ns)   --->   "%icmp_ln81 = icmp_eq  i3 %i_3, i3 6" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 582 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 583 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 583 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split31, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 584 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 585 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 585 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_72 : Operation 586 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_3, i3 0" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 586 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_72 : Operation 587 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_3, i1 0" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 587 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_72 : Operation 588 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 588 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_72 : Operation 589 [1/1] (0.88ns)   --->   "%empty_58 = sub i6 %p_shl, i6 %p_shl2_cast" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 589 'sub' 'empty_58' <Predicate = (!icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 590 [1/1] (0.48ns)   --->   "%br_ln84 = br void" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 590 'br' 'br_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_72 : Operation 591 [2/2] (0.54ns)   --->   "%call_ln180 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 591 'call' 'call_ln180' <Predicate = (icmp_ln81)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 60> <Delay = 2.23>
ST_73 : Operation 592 [1/1] (0.00ns)   --->   "%j_5 = phi i3 %add_ln84, void %.split29, i3 0, void %.split31" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 592 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 593 [1/1] (0.74ns)   --->   "%add_ln84 = add i3 %j_5, i3 1" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 593 'add' 'add_ln84' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %j_5" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 594 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 595 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %j_5, i3 6" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 595 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 596 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 596 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split29, void" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 597 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 598 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %zext_ln84, i6 %empty_58" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 598 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %add_ln88" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 599 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_73 : Operation 600 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln88" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 600 'getelementptr' 'A_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_73 : Operation 601 [2/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 601 'load' 'A_load' <Predicate = (!icmp_ln84)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_73 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_5, i3 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 602 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_73 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln88_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_5, i1 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 603 'bitconcatenate' 'shl_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_73 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i4 %shl_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 604 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_73 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln88 = sub i6 %shl_ln, i6 %zext_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 605 'sub' 'sub_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_73 : Operation 606 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln88_1 = add i6 %sub_ln88, i6 %zext_ln81" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 606 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_73 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 607 'br' 'br_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 74 <SV = 61> <Delay = 2.70>
ST_74 : Operation 608 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 608 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 609 [1/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 609 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_74 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i6 %add_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 610 'zext' 'zext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln88_2" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 611 'getelementptr' 'tmp_mat_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 612 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %A_load, i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 612 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_74 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 613 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 60> <Delay = 0.48>
ST_75 : Operation 614 [1/2] (0.00ns)   --->   "%call_ln180 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 614 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 615 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 615 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 76 <SV = 61> <Delay = 0.88>
ST_76 : Operation 616 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i42, i3 0, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 616 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 617 [1/1] (0.74ns)   --->   "%add_ln41_1 = add i3 %i_9, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 617 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 618 [1/1] (0.69ns)   --->   "%icmp_ln41_1 = icmp_eq  i3 %i_9, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 618 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 619 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 619 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %.split2.i29, void %matAdd<float, 6, 6>.2.exit.preheader" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 620 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 621 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 621 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_76 : Operation 622 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_9, i3 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 622 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_76 : Operation 623 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_9, i1 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 623 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_76 : Operation 624 [1/1] (0.00ns)   --->   "%p_shl76_cast = zext i4 %p_shl3" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 624 'zext' 'p_shl76_cast' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_76 : Operation 625 [1/1] (0.88ns)   --->   "%empty_59 = sub i6 %p_shl1, i6 %p_shl76_cast" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 625 'sub' 'empty_59' <Predicate = (!icmp_ln41_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 626 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 626 'br' 'br_ln44' <Predicate = (!icmp_ln41_1)> <Delay = 0.48>
ST_76 : Operation 627 [1/1] (0.48ns)   --->   "%br_ln185 = br void %matAdd<float, 6, 6>.2.exit" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 627 'br' 'br_ln185' <Predicate = (icmp_ln41_1)> <Delay = 0.48>

State 77 <SV = 62> <Delay = 2.23>
ST_77 : Operation 628 [1/1] (0.00ns)   --->   "%j_13 = phi i3 %add_ln44, void %.split.i40, i3 0, void %.split2.i29" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 628 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 629 [1/1] (0.74ns)   --->   "%add_ln44 = add i3 %j_13, i3 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 629 'add' 'add_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %j_13" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 630 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 631 [1/1] (0.69ns)   --->   "%icmp_ln44 = icmp_eq  i3 %j_13, i3 6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 631 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 632 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 632 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.i40, void %._crit_edge.loopexit.i42" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 633 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 634 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_59" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 634 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %add_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 635 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_77 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 636 'getelementptr' 'tmp_mat_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_77 : Operation 637 [2/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 637 'load' 'tmp_mat_3_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_77 : Operation 638 [1/1] (0.00ns)   --->   "%Q_addr_36 = getelementptr i32 %Q, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 638 'getelementptr' 'Q_addr_36' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_77 : Operation 639 [2/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 639 'load' 'Q_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_77 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 640 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 78 <SV = 63> <Delay = 1.35>
ST_78 : Operation 641 [1/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 641 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_78 : Operation 642 [1/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 642 'load' 'Q_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 79 <SV = 64> <Delay = 6.01>
ST_79 : Operation 643 [5/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 643 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 65> <Delay = 6.01>
ST_80 : Operation 644 [4/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 644 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 66> <Delay = 6.01>
ST_81 : Operation 645 [3/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 645 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 67> <Delay = 6.01>
ST_82 : Operation 646 [2/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 646 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 68> <Delay = 6.01>
ST_83 : Operation 647 [1/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 647 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 69> <Delay = 1.35>
ST_84 : Operation 648 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 648 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 649 [1/1] (0.00ns)   --->   "%P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 649 'getelementptr' 'P_minus_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 650 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %add8_i1, i6 %P_minus_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181]   --->   Operation 650 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_84 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 651 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 85 <SV = 62> <Delay = 0.79>
ST_85 : Operation 652 [1/1] (0.00ns)   --->   "%j_4 = phi i3 %add_ln185, void %.split27, i3 0, void %matAdd<float, 6, 6>.2.exit.preheader" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 652 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 653 [1/1] (0.74ns)   --->   "%add_ln185 = add i3 %j_4, i3 1" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 653 'add' 'add_ln185' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_4" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 654 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 655 [1/1] (0.69ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_4, i3 6" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 655 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 656 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 656 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %.split27, void %.preheader3.preheader" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 657 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 658 [1/1] (0.00ns)   --->   "%x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln185" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 658 'getelementptr' 'x_minus_addr_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_85 : Operation 659 [2/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 659 'load' 'x_minus_load' <Predicate = (!icmp_ln185)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_85 : Operation 660 [1/1] (0.48ns)   --->   "%br_ln186 = br void %.preheader3" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 660 'br' 'br_ln186' <Predicate = (icmp_ln185)> <Delay = 0.48>

State 86 <SV = 63> <Delay = 1.58>
ST_86 : Operation 661 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 661 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 662 [1/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 662 'load' 'x_minus_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_86 : Operation 663 [1/1] (0.00ns)   --->   "%x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 %zext_ln185" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 663 'getelementptr' 'x_plus_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 664 [1/1] (0.79ns)   --->   "%store_ln185 = store i32 %x_minus_load, i3 %x_plus_addr" [../../src/hls_src/KF_kernel.cpp:185]   --->   Operation 664 'store' 'store_ln185' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_86 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 665 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 87 <SV = 63> <Delay = 1.35>
ST_87 : Operation 666 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln186, void %.split25, i6 0, void %.preheader3.preheader" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 666 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 667 [1/1] (0.88ns)   --->   "%add_ln186 = add i6 %j_6, i6 1" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 667 'add' 'add_ln186' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %j_6" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 668 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 669 [1/1] (0.87ns)   --->   "%icmp_ln186 = icmp_eq  i6 %j_6, i6 36" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 669 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 670 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 670 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %.split25, void" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 671 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 672 [1/1] (0.00ns)   --->   "%P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 %zext_ln186" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 672 'getelementptr' 'P_minus_addr_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 673 [2/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 673 'load' 'P_minus_load' <Predicate = (!icmp_ln186)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_87 : Operation 674 [1/1] (0.00ns)   --->   "%y_bar_2 = alloca i32 1"   --->   Operation 674 'alloca' 'y_bar_2' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 675 [1/1] (0.00ns)   --->   "%y_bar_2_1 = alloca i32 1"   --->   Operation 675 'alloca' 'y_bar_2_1' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 676 [1/1] (0.00ns)   --->   "%y_bar_2_2 = alloca i32 1"   --->   Operation 676 'alloca' 'y_bar_2_2' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 677 [2/2] (0.00ns)   --->   "%call_ln193 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 677 'call' 'call_ln193' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 64> <Delay = 2.70>
ST_88 : Operation 678 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 678 'specloopname' 'specloopname_ln186' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 679 [1/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 679 'load' 'P_minus_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 680 [1/1] (0.00ns)   --->   "%P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 %zext_ln186" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 680 'getelementptr' 'P_plus_addr' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 681 [1/1] (1.35ns)   --->   "%store_ln186 = store i32 %P_minus_load, i6 %P_plus_addr" [../../src/hls_src/KF_kernel.cpp:186]   --->   Operation 681 'store' 'store_ln186' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_88 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 682 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 89 <SV = 64> <Delay = 0.48>
ST_89 : Operation 683 [1/2] (0.00ns)   --->   "%call_ln193 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 683 'call' 'call_ln193' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 684 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 684 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 90 <SV = 65> <Delay = 1.35>
ST_90 : Operation 685 [1/1] (0.00ns)   --->   "%i_10 = phi i2 0, void, i2 %add_ln61, void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 685 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 686 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %i_10, i2 1" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 686 'add' 'add_ln61' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %i_10" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 687 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 688 [1/1] (0.51ns)   --->   "%icmp_ln61 = icmp_eq  i2 %i_10, i2 3" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 688 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 689 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 689 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split23, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 690 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln61" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 691 'getelementptr' 'tmp_mat_3_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_90 : Operation 692 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 692 'load' 'tmp_mat_3_load_1' <Predicate = (!icmp_ln61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_90 : Operation 693 [2/2] (0.00ns)   --->   "%call_ln196 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:196]   --->   Operation 693 'call' 'call_ln196' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 66> <Delay = 1.35>
ST_91 : Operation 694 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 694 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 92 <SV = 67> <Delay = 6.56>
ST_92 : Operation 695 [1/1] (0.00ns)   --->   "%z_2_load = load i32 %z_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 695 'load' 'z_2_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 696 [1/1] (0.00ns)   --->   "%z_2_1_load = load i32 %z_2_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 696 'load' 'z_2_1_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 697 [1/1] (0.00ns)   --->   "%z_2_2_load = load i32 %z_2_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 697 'load' 'z_2_2_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 698 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %z_2_load, i32 %z_2_1_load, i32 %z_2_2_load, i2 %i_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 698 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 699 [5/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 699 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 68> <Delay = 6.01>
ST_93 : Operation 700 [4/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 700 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 69> <Delay = 6.01>
ST_94 : Operation 701 [3/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 701 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 70> <Delay = 6.01>
ST_95 : Operation 702 [2/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 702 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 71> <Delay = 6.01>
ST_96 : Operation 703 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 703 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 704 [1/5] (6.01ns)   --->   "%y_bar_0 = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 704 'fsub' 'y_bar_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 705 [1/1] (0.69ns)   --->   "%switch_ln68 = switch i2 %i_10, void %branch2, i2 0, void %.split23..split2313_crit_edge, i2 1, void %branch1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 705 'switch' 'switch_ln68' <Predicate = true> <Delay = 0.69>
ST_96 : Operation 706 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 706 'store' 'store_ln68' <Predicate = (i_10 == 1)> <Delay = 0.00>
ST_96 : Operation 707 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 707 'br' 'br_ln68' <Predicate = (i_10 == 1)> <Delay = 0.00>
ST_96 : Operation 708 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 708 'store' 'store_ln68' <Predicate = (i_10 == 0)> <Delay = 0.00>
ST_96 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 709 'br' 'br_ln68' <Predicate = (i_10 == 0)> <Delay = 0.00>
ST_96 : Operation 710 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %y_bar_0, i32 %y_bar_2_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 710 'store' 'store_ln68' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 0.00>
ST_96 : Operation 711 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 711 'br' 'br_ln68' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 0.00>
ST_96 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 712 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 66> <Delay = 0.00>
ST_97 : Operation 713 [1/2] (0.00ns)   --->   "%call_ln196 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:196]   --->   Operation 713 'call' 'call_ln196' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 67> <Delay = 0.48>
ST_98 : Operation 714 [2/2] (0.48ns)   --->   "%call_ln197 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:197]   --->   Operation 714 'call' 'call_ln197' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 68> <Delay = 0.48>
ST_99 : Operation 715 [1/2] (0.00ns)   --->   "%call_ln197 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:197]   --->   Operation 715 'call' 'call_ln197' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 716 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 716 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 100 <SV = 69> <Delay = 0.86>
ST_100 : Operation 717 [1/1] (0.00ns)   --->   "%i_11 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i58, i2 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 717 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 718 [1/1] (0.62ns)   --->   "%add_ln41_2 = add i2 %i_11, i2 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 718 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %i_11" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 719 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 720 [1/1] (0.51ns)   --->   "%icmp_ln41_2 = icmp_eq  i2 %i_11, i2 3" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 720 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 721 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 721 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 722 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %.split2.i45, void %matAdd<float, 6, 6>.1.exit.preheader" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 722 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 723 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 723 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_100 : Operation 724 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_11, i2 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 724 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_100 : Operation 725 [1/1] (0.00ns)   --->   "%p_shl77_cast = zext i4 %p_shl4" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 725 'zext' 'p_shl77_cast' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_100 : Operation 726 [1/1] (0.86ns)   --->   "%empty_60 = sub i5 %p_shl77_cast, i5 %zext_ln41" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 726 'sub' 'empty_60' <Predicate = (!icmp_ln41_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 727 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 727 'br' 'br_ln44' <Predicate = (!icmp_ln41_2)> <Delay = 0.48>
ST_100 : Operation 728 [1/1] (0.48ns)   --->   "%br_ln100 = br void %matAdd<float, 6, 6>.1.exit" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 728 'br' 'br_ln100' <Predicate = (icmp_ln41_2)> <Delay = 0.48>

State 101 <SV = 70> <Delay = 2.22>
ST_101 : Operation 729 [1/1] (0.00ns)   --->   "%j_14 = phi i2 %add_ln44_1, void %.split.i56, i2 0, void %.split2.i45" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 729 'phi' 'j_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 730 [1/1] (0.62ns)   --->   "%add_ln44_1 = add i2 %j_14, i2 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 730 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i2 %j_14" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 731 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 732 [1/1] (0.51ns)   --->   "%icmp_ln44_1 = icmp_eq  i2 %j_14, i2 3" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 732 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 733 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 733 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %.split.i56, void %._crit_edge.loopexit.i58" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 734 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 735 [1/1] (0.87ns)   --->   "%add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_60" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 735 'add' 'add_ln48_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 736 'sext' 'sext_ln48' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_101 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 737 'getelementptr' 'tmp_mat_2_addr_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_101 : Operation 738 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 738 'load' 'tmp_mat_2_load_1' <Predicate = (!icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_101 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 739 'br' 'br_ln0' <Predicate = (icmp_ln44_1)> <Delay = 0.00>

State 102 <SV = 71> <Delay = 1.35>
ST_102 : Operation 740 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 740 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_102 : Operation 741 [1/1] (0.00ns)   --->   "%R_addr_9 = getelementptr i32 %R, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 741 'getelementptr' 'R_addr_9' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 742 [2/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 742 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 103 <SV = 72> <Delay = 6.80>
ST_103 : Operation 743 [1/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 743 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_103 : Operation 744 [5/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 744 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 73> <Delay = 6.01>
ST_104 : Operation 745 [4/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 745 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 74> <Delay = 6.01>
ST_105 : Operation 746 [3/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 746 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 75> <Delay = 6.01>
ST_106 : Operation 747 [2/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 747 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 76> <Delay = 6.80>
ST_107 : Operation 748 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 748 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 749 [1/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 749 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 750 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr_1 = getelementptr i32 %mat_out_assign_2, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 750 'getelementptr' 'mat_out_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 751 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i2, i4 %mat_out_assign_2_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 751 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_107 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 752 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 108 <SV = 70> <Delay = 1.00>
ST_108 : Operation 753 [1/1] (0.00ns)   --->   "%i_5 = phi i2 %add_ln100, void, i2 0, void %matAdd<float, 6, 6>.1.exit.preheader" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 753 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 754 [1/1] (0.62ns)   --->   "%add_ln100 = add i2 %i_5, i2 1" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 754 'add' 'add_ln100' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %i_5" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 755 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 756 [1/1] (0.51ns)   --->   "%icmp_ln100 = icmp_eq  i2 %i_5, i2 3" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 756 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 757 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 757 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split21, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 758 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 759 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_5, i2 0" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 759 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_108 : Operation 760 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 760 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_108 : Operation 761 [1/1] (0.86ns)   --->   "%empty_61 = sub i4 %p_shl5, i4 %zext_ln100" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 761 'sub' 'empty_61' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 762 [1/1] (0.00ns)   --->   "%mat_out_assign_2_addr = getelementptr i32 %mat_out_assign_2, i64 0, i64 %p_shl5_cast" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 762 'getelementptr' 'mat_out_assign_2_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_108 : Operation 763 [1/1] (0.00ns)   --->   "%S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 %p_shl5_cast" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 763 'getelementptr' 'S_inv_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_108 : Operation 764 [2/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 764 'load' 'mat_out_assign_2_load' <Predicate = (!icmp_ln100)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_108 : Operation 765 [2/2] (0.48ns)   --->   "%call_ln201 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:201]   --->   Operation 765 'call' 'call_ln201' <Predicate = (icmp_ln100)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 71> <Delay = 0.79>
ST_109 : Operation 766 [1/2] (0.79ns)   --->   "%mat_out_assign_2_load = load i4 %mat_out_assign_2_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 766 'load' 'mat_out_assign_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 110 <SV = 72> <Delay = 6.70>
ST_110 : Operation 767 [10/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 767 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 73> <Delay = 6.70>
ST_111 : Operation 768 [9/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 768 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 74> <Delay = 6.70>
ST_112 : Operation 769 [8/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 769 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 75> <Delay = 6.70>
ST_113 : Operation 770 [7/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 770 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 76> <Delay = 6.70>
ST_114 : Operation 771 [6/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 771 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 77> <Delay = 6.70>
ST_115 : Operation 772 [5/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 772 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 78> <Delay = 6.70>
ST_116 : Operation 773 [4/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 773 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 79> <Delay = 6.70>
ST_117 : Operation 774 [3/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 774 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 80> <Delay = 6.70>
ST_118 : Operation 775 [2/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 775 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 81> <Delay = 6.70>
ST_119 : Operation 776 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 776 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 777 [1/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %mat_out_assign_2_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 777 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 778 [1/1] (0.48ns)   --->   "%br_ln103 = br void" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 778 'br' 'br_ln103' <Predicate = true> <Delay = 0.48>

State 120 <SV = 82> <Delay = 1.65>
ST_120 : Operation 779 [1/1] (0.00ns)   --->   "%j_7 = phi i2 %add_ln103, void, i2 0, void %.split21" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 779 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 780 [1/1] (0.62ns)   --->   "%add_ln103 = add i2 %j_7, i2 1" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 780 'add' 'add_ln103' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %j_7" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 781 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 782 [1/1] (0.51ns)   --->   "%icmp_ln103 = icmp_eq  i2 %j_7, i2 3" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 782 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 783 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 783 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split19, void" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 784 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 785 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 785 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_120 : Operation 786 [1/1] (0.51ns)   --->   "%icmp_ln107 = icmp_eq  i2 %i_5, i2 %j_7" [../../src/hls_src/matrix_ops.h:107]   --->   Operation 786 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void, void" [../../src/hls_src/matrix_ops.h:107]   --->   Operation 787 'br' 'br_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_120 : Operation 788 [1/1] (0.86ns)   --->   "%add_ln110 = add i4 %zext_ln103, i4 %empty_61" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 788 'add' 'add_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %add_ln110" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 789 'zext' 'zext_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_120 : Operation 790 [1/1] (0.00ns)   --->   "%S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 %zext_ln110" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 790 'getelementptr' 'S_inv_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_120 : Operation 791 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_1" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 791 'store' 'store_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_120 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 792 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_120 : Operation 793 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i, i4 %S_inv_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 793 'store' 'store_ln108' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_120 : Operation 794 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [../../src/hls_src/matrix_ops.h:109]   --->   Operation 794 'br' 'br_ln109' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.00>
ST_120 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 795 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_120 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.1.exit"   --->   Operation 796 'br' 'br_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 121 <SV = 71> <Delay = 0.00>
ST_121 : Operation 797 [1/2] (0.00ns)   --->   "%call_ln201 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:201]   --->   Operation 797 'call' 'call_ln201' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 72> <Delay = 0.00>
ST_122 : Operation 798 [2/2] (0.00ns)   --->   "%call_ln202 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 798 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 73> <Delay = 0.00>
ST_123 : Operation 799 [1/2] (0.00ns)   --->   "%call_ln202 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 799 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 74> <Delay = 0.48>
ST_124 : Operation 800 [1/1] (0.00ns)   --->   "%y_bar_2_load = load i32 %y_bar_2" [../../src/hls_src/KF_kernel.cpp:204]   --->   Operation 800 'load' 'y_bar_2_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 801 [1/1] (0.00ns)   --->   "%y_bar_2_1_load = load i32 %y_bar_2_1" [../../src/hls_src/KF_kernel.cpp:204]   --->   Operation 801 'load' 'y_bar_2_1_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 802 [1/1] (0.00ns)   --->   "%y_bar_2_2_load = load i32 %y_bar_2_2" [../../src/hls_src/KF_kernel.cpp:204]   --->   Operation 802 'load' 'y_bar_2_2_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 803 [2/2] (0.48ns)   --->   "%call_ln204 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:204]   --->   Operation 803 'call' 'call_ln204' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 75> <Delay = 0.48>
ST_125 : Operation 804 [1/2] (0.00ns)   --->   "%call_ln204 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_2_load, i32 %y_bar_2_1_load, i32 %y_bar_2_2_load, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:204]   --->   Operation 804 'call' 'call_ln204' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 805 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 805 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 126 <SV = 76> <Delay = 0.74>
ST_126 : Operation 806 [1/1] (0.00ns)   --->   "%i_12 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i74, i3 0, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 806 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 807 [1/1] (0.74ns)   --->   "%add_ln41_3 = add i3 %i_12, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 807 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 808 [1/1] (0.69ns)   --->   "%icmp_ln41_3 = icmp_eq  i3 %i_12, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 808 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 809 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 809 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %.split2.i61, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 810 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 811 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 811 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_3)> <Delay = 0.00>
ST_126 : Operation 812 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 812 'br' 'br_ln44' <Predicate = (!icmp_ln41_3)> <Delay = 0.48>
ST_126 : Operation 813 [2/2] (0.00ns)   --->   "%call_ln207 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 813 'call' 'call_ln207' <Predicate = (icmp_ln41_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 77> <Delay = 2.09>
ST_127 : Operation 814 [1/1] (0.00ns)   --->   "%j_15 = phi i1 1, void %.split.i72, i1 0, void %.split2.i61"   --->   Operation 814 'phi' 'j_15' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i1 %j_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 815 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 816 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 816 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_15, void %.split.i72, void %._crit_edge.loopexit.i74" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 817 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 818 [1/1] (0.74ns)   --->   "%add_ln48_3 = add i3 %zext_ln44_3, i3 %i_12" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 818 'add' 'add_ln48_3' <Predicate = (!j_15)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln48_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 819 'zext' 'zext_ln48_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_127 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 820 'getelementptr' 'tmp_mat_3_addr_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_127 : Operation 821 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 821 'load' 'tmp_mat_3_load_2' <Predicate = (!j_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_127 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 822 'br' 'br_ln0' <Predicate = (j_15)> <Delay = 0.00>

State 128 <SV = 78> <Delay = 1.35>
ST_128 : Operation 823 [1/1] (0.00ns)   --->   "%x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 823 'getelementptr' 'x_minus_addr_2' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 824 [2/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 824 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_128 : Operation 825 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 825 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 129 <SV = 79> <Delay = 6.80>
ST_129 : Operation 826 [1/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 826 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_129 : Operation 827 [5/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 827 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 80> <Delay = 6.01>
ST_130 : Operation 828 [4/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 828 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 81> <Delay = 6.01>
ST_131 : Operation 829 [3/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 829 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 82> <Delay = 6.01>
ST_132 : Operation 830 [2/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 830 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 83> <Delay = 6.80>
ST_133 : Operation 831 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 831 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 832 [1/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 832 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 833 [1/1] (0.00ns)   --->   "%x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 833 'getelementptr' 'x_plus_addr_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 834 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205]   --->   Operation 834 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_133 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 835 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 134 <SV = 77> <Delay = 0.48>
ST_134 : Operation 836 [1/2] (0.00ns)   --->   "%call_ln207 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 836 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 837 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 837 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 135 <SV = 78> <Delay = 1.24>
ST_135 : Operation 838 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln61_1, void %._crit_edge.loopexit.i, i3 0, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 838 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 839 [1/1] (0.74ns)   --->   "%add_ln61_1 = add i3 %i_6, i3 1" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 839 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 840 [1/1] (0.69ns)   --->   "%icmp_ln61_1 = icmp_eq  i3 %i_6, i3 6" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 840 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 841 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 841 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %.split17, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit151" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 842 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 843 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 843 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_135 : Operation 844 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_6, i3 0" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 844 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_135 : Operation 845 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_6, i1 0" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 845 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_135 : Operation 846 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 846 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_135 : Operation 847 [1/1] (0.88ns)   --->   "%empty_62 = sub i6 %p_shl6, i6 %p_shl7_cast" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 847 'sub' 'empty_62' <Predicate = (!icmp_ln61_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 848 [1/1] (0.48ns)   --->   "%br_ln64 = br void" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 848 'br' 'br_ln64' <Predicate = (!icmp_ln61_1)> <Delay = 0.48>
ST_135 : Operation 849 [2/2] (0.54ns)   --->   "%call_ln209 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:209]   --->   Operation 849 'call' 'call_ln209' <Predicate = (icmp_ln61_1)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 79> <Delay = 2.23>
ST_136 : Operation 850 [1/1] (0.00ns)   --->   "%j_9 = phi i3 %add_ln64, void %.split15, i3 0, void %.split17" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 850 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 851 [1/1] (0.74ns)   --->   "%add_ln64 = add i3 %j_9, i3 1" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 851 'add' 'add_ln64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %j_9" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 852 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 853 [1/1] (0.69ns)   --->   "%icmp_ln64 = icmp_eq  i3 %j_9, i3 6" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 853 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 854 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 854 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split15, void %._crit_edge.loopexit.i" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 855 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 856 [1/1] (0.88ns)   --->   "%add_ln68 = add i6 %zext_ln64, i6 %empty_62" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 856 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %add_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 857 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_136 : Operation 858 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 858 'getelementptr' 'I_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_136 : Operation 859 [2/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 859 'load' 'I_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_136 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 860 'getelementptr' 'tmp_mat_2_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_136 : Operation 861 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 861 'load' 'tmp_mat_2_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_136 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 862 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 137 <SV = 80> <Delay = 1.35>
ST_137 : Operation 863 [1/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 863 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_137 : Operation 864 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 864 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 138 <SV = 81> <Delay = 6.01>
ST_138 : Operation 865 [5/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 865 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 82> <Delay = 6.01>
ST_139 : Operation 866 [4/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 866 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 83> <Delay = 6.01>
ST_140 : Operation 867 [3/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 867 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 84> <Delay = 6.01>
ST_141 : Operation 868 [2/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 868 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 85> <Delay = 6.01>
ST_142 : Operation 869 [1/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 869 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 86> <Delay = 1.35>
ST_143 : Operation 870 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 870 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 871 'getelementptr' 'tmp_mat_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 872 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 872 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 873 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 144 <SV = 79> <Delay = 0.48>
ST_144 : Operation 874 [1/2] (0.00ns)   --->   "%call_ln209 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:209]   --->   Operation 874 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 875 [1/1] (0.48ns)   --->   "%br_ln212 = br void" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 875 'br' 'br_ln212' <Predicate = true> <Delay = 0.48>

State 145 <SV = 80> <Delay = 0.79>
ST_145 : Operation 876 [1/1] (0.00ns)   --->   "%j_8 = phi i3 %add_ln212, void %.split13, i3 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit151" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 876 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 877 [1/1] (0.74ns)   --->   "%add_ln212 = add i3 %j_8, i3 1" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 877 'add' 'add_ln212' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i3 %j_8" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 878 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 879 [1/1] (0.69ns)   --->   "%icmp_ln212 = icmp_eq  i3 %j_8, i3 6" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 879 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 880 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 880 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %.split13, void %.preheader2.preheader" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 881 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 882 [1/1] (0.00ns)   --->   "%x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln212" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 882 'getelementptr' 'x_plus_addr_2' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_145 : Operation 883 [2/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 883 'load' 'x_plus_load' <Predicate = (!icmp_ln212)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_145 : Operation 884 [1/1] (0.48ns)   --->   "%br_ln213 = br void %.preheader2" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 884 'br' 'br_ln213' <Predicate = (icmp_ln212)> <Delay = 0.48>

State 146 <SV = 81> <Delay = 1.58>
ST_146 : Operation 885 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 885 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 886 [1/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 886 'load' 'x_plus_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_146 : Operation 887 [1/1] (0.00ns)   --->   "%x_hat_addr_2 = getelementptr i32 %x_hat, i64 0, i64 %zext_ln212" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 887 'getelementptr' 'x_hat_addr_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 888 [1/1] (0.79ns)   --->   "%store_ln212 = store i32 %x_plus_load, i3 %x_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:212]   --->   Operation 888 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_146 : Operation 889 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 889 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 147 <SV = 81> <Delay = 1.35>
ST_147 : Operation 890 [1/1] (0.00ns)   --->   "%j_10 = phi i6 %add_ln213, void %.split11, i6 0, void %.preheader2.preheader" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 890 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 891 [1/1] (0.88ns)   --->   "%add_ln213 = add i6 %j_10, i6 1" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 891 'add' 'add_ln213' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i6 %j_10" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 892 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 893 [1/1] (0.87ns)   --->   "%icmp_ln213 = icmp_eq  i6 %j_10, i6 36" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 893 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 894 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 894 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 895 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %.split11, void %.preheader1.preheader" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 895 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 896 [1/1] (0.00ns)   --->   "%P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 %zext_ln213" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 896 'getelementptr' 'P_plus_addr_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_147 : Operation 897 [2/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 897 'load' 'P_plus_load' <Predicate = (!icmp_ln213)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_147 : Operation 898 [1/1] (0.48ns)   --->   "%br_ln214 = br void %.preheader1" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 898 'br' 'br_ln214' <Predicate = (icmp_ln213)> <Delay = 0.48>

State 148 <SV = 82> <Delay = 2.70>
ST_148 : Operation 899 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 899 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 900 [1/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 900 'load' 'P_plus_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 901 [1/1] (0.00ns)   --->   "%P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 %zext_ln213" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 901 'getelementptr' 'P_hat_addr_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 902 [1/1] (1.35ns)   --->   "%store_ln213 = store i32 %P_plus_load, i6 %P_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:213]   --->   Operation 902 'store' 'store_ln213' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_148 : Operation 903 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 903 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 149 <SV = 82> <Delay = 0.79>
ST_149 : Operation 904 [1/1] (0.00ns)   --->   "%j_11 = phi i3 %add_ln214, void %.split9, i3 0, void %.preheader1.preheader" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 904 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 905 [1/1] (0.74ns)   --->   "%add_ln214 = add i3 %j_11, i3 1" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 905 'add' 'add_ln214' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i3 %j_11" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 906 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 907 [1/1] (0.69ns)   --->   "%icmp_ln214 = icmp_eq  i3 %j_11, i3 6" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 907 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 908 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 908 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 909 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %.split9, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 909 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 910 [1/1] (0.00ns)   --->   "%x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln214" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 910 'getelementptr' 'x_plus_addr_3' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_149 : Operation 911 [2/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 911 'load' 'x_plus_load_1' <Predicate = (!icmp_ln214)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_149 : Operation 912 [1/1] (0.48ns)   --->   "%br_ln215 = br void %.preheader" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 912 'br' 'br_ln215' <Predicate = (icmp_ln214)> <Delay = 0.48>

State 150 <SV = 83> <Delay = 1.58>
ST_150 : Operation 913 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 913 'specloopname' 'specloopname_ln214' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 914 [1/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 914 'load' 'x_plus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_150 : Operation 915 [1/1] (0.00ns)   --->   "%dout_addr_2 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln214" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 915 'getelementptr' 'dout_addr_2' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 916 [1/1] (0.79ns)   --->   "%store_ln214 = store i32 %x_plus_load_1, i3 %dout_addr_2" [../../src/hls_src/KF_kernel.cpp:214]   --->   Operation 916 'store' 'store_ln214' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_150 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 917 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 151 <SV = 83> <Delay = 0.79>
ST_151 : Operation 918 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln215, void %.split7, i3 0, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 918 'phi' 'i_7' <Predicate = (!first_run_load)> <Delay = 0.00>
ST_151 : Operation 919 [1/1] (0.74ns)   --->   "%add_ln215 = add i3 %i_7, i3 1" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 919 'add' 'add_ln215' <Predicate = (!first_run_load)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %i_7" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 920 'zext' 'zext_ln215' <Predicate = (!first_run_load)> <Delay = 0.00>
ST_151 : Operation 921 [1/1] (0.69ns)   --->   "%icmp_ln215 = icmp_eq  i3 %i_7, i3 6" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 921 'icmp' 'icmp_ln215' <Predicate = (!first_run_load)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 922 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 922 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!first_run_load)> <Delay = 0.00>
ST_151 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %.split7, void %.loopexit.loopexit" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 923 'br' 'br_ln215' <Predicate = (!first_run_load)> <Delay = 0.00>
ST_151 : Operation 924 [1/1] (0.00ns)   --->   "%din_new_addr_2 = getelementptr i32 %din_new, i64 0, i64 %zext_ln215" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 924 'getelementptr' 'din_new_addr_2' <Predicate = (!first_run_load & !icmp_ln215)> <Delay = 0.00>
ST_151 : Operation 925 [2/2] (0.79ns)   --->   "%din_new_load = load i3 %din_new_addr_2" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 925 'load' 'din_new_load' <Predicate = (!first_run_load & !icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_151 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 926 'br' 'br_ln0' <Predicate = (!first_run_load & icmp_ln215)> <Delay = 0.00>
ST_151 : Operation 927 [1/1] (0.48ns)   --->   "%br_ln217 = br void" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 927 'br' 'br_ln217' <Predicate = (icmp_ln215) | (first_run_load)> <Delay = 0.48>

State 152 <SV = 84> <Delay = 1.58>
ST_152 : Operation 928 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 928 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 929 [1/2] (0.79ns)   --->   "%din_new_load = load i3 %din_new_addr_2" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 929 'load' 'din_new_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_152 : Operation 930 [1/1] (0.00ns)   --->   "%din_old_addr_2 = getelementptr i32 %din_old, i64 0, i64 %zext_ln215" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 930 'getelementptr' 'din_old_addr_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 931 [1/1] (0.79ns)   --->   "%store_ln215 = store i32 %din_new_load, i3 %din_old_addr_2" [../../src/hls_src/KF_kernel.cpp:215]   --->   Operation 931 'store' 'store_ln215' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_152 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 932 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 153 <SV = 51> <Delay = 1.48>
ST_153 : Operation 933 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln126, void %.split5, i3 0, void %.preheader10.preheader" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 933 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 934 [1/1] (0.74ns)   --->   "%add_ln126 = add i3 %i, i3 1" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 934 'add' 'add_ln126' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i3 %i" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 935 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 936 [1/1] (0.69ns)   --->   "%icmp_ln126 = icmp_eq  i3 %i, i3 6" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 936 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 937 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 937 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split5, void" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 938 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 939 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i32 %din, i64 0, i64 %zext_ln126" [../../src/hls_src/KF_kernel.cpp:127]   --->   Operation 939 'getelementptr' 'din_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_153 : Operation 940 [2/2] (0.79ns)   --->   "%din_load = load i3 %din_addr" [../../src/hls_src/KF_kernel.cpp:127]   --->   Operation 940 'load' 'din_load' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 941 [2/2] (0.79ns)   --->   "%din_old_load = load i32 0" [../../src/hls_src/KF_kernel.cpp:130]   --->   Operation 941 'load' 'din_old_load' <Predicate = (icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 942 [1/1] (0.79ns)   --->   "%store_ln133 = store i32 0, i32 3" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 942 'store' 'store_ln133' <Predicate = (icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 943 [1/1] (0.79ns)   --->   "%store_ln134 = store i32 0, i32 4" [../../src/hls_src/KF_kernel.cpp:134]   --->   Operation 943 'store' 'store_ln134' <Predicate = (icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 154 <SV = 52> <Delay = 1.58>
ST_154 : Operation 944 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 944 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 945 [1/2] (0.79ns)   --->   "%din_load = load i3 %din_addr" [../../src/hls_src/KF_kernel.cpp:127]   --->   Operation 945 'load' 'din_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_154 : Operation 946 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %din_load" [../../src/hls_src/KF_kernel.cpp:127]   --->   Operation 946 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 947 [1/1] (0.00ns)   --->   "%din_old_addr = getelementptr i32 %din_old, i64 0, i64 %zext_ln126" [../../src/hls_src/KF_kernel.cpp:127]   --->   Operation 947 'getelementptr' 'din_old_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 948 [1/1] (0.79ns)   --->   "%store_ln127 = store i32 %bitcast_ln127, i3 %din_old_addr" [../../src/hls_src/KF_kernel.cpp:127]   --->   Operation 948 'store' 'store_ln127' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_154 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 949 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 155 <SV = 52> <Delay = 1.58>
ST_155 : Operation 950 [1/2] (0.79ns)   --->   "%din_old_load = load i32 0" [../../src/hls_src/KF_kernel.cpp:130]   --->   Operation 950 'load' 'din_old_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_155 : Operation 951 [1/1] (0.79ns)   --->   "%store_ln130 = store i32 %din_old_load, i32 0" [../../src/hls_src/KF_kernel.cpp:130]   --->   Operation 951 'store' 'store_ln130' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_155 : Operation 952 [2/2] (0.79ns)   --->   "%din_old_load_1 = load i32 1" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 952 'load' 'din_old_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_155 : Operation 953 [2/2] (0.79ns)   --->   "%din_old_load_2 = load i32 2" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 953 'load' 'din_old_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_155 : Operation 954 [1/1] (0.79ns)   --->   "%store_ln135 = store i32 0, i32 5" [../../src/hls_src/KF_kernel.cpp:135]   --->   Operation 954 'store' 'store_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 156 <SV = 53> <Delay = 1.58>
ST_156 : Operation 955 [1/2] (0.79ns)   --->   "%din_old_load_1 = load i32 1" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 955 'load' 'din_old_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_156 : Operation 956 [1/1] (0.79ns)   --->   "%store_ln131 = store i32 %din_old_load_1, i32 1" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 956 'store' 'store_ln131' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_156 : Operation 957 [1/2] (0.79ns)   --->   "%din_old_load_2 = load i32 2" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 957 'load' 'din_old_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_156 : Operation 958 [1/1] (0.79ns)   --->   "%store_ln132 = store i32 %din_old_load_2, i32 2" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 958 'store' 'store_ln132' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_156 : Operation 959 [1/1] (0.48ns)   --->   "%br_ln137 = br void" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 959 'br' 'br_ln137' <Predicate = true> <Delay = 0.48>

State 157 <SV = 54> <Delay = 0.79>
ST_157 : Operation 960 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln137, void %.split3, i3 0, void" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 960 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 961 [1/1] (0.74ns)   --->   "%add_ln137 = add i3 %i_2, i3 1" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 961 'add' 'add_ln137' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i3 %i_2" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 962 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 963 [1/1] (0.69ns)   --->   "%icmp_ln137 = icmp_eq  i3 %i_2, i3 6" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 963 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 964 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 964 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %.split3, void %.loopexit.loopexit23" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 965 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 966 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %zext_ln137" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 966 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_157 : Operation 967 [2/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 967 'load' 'x_hat_load' <Predicate = (!icmp_ln137)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_157 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 968 'br' 'br_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 158 <SV = 55> <Delay = 1.58>
ST_158 : Operation 969 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 969 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 970 [1/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 970 'load' 'x_hat_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_158 : Operation 971 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln137" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 971 'getelementptr' 'dout_addr_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 972 [1/1] (0.79ns)   --->   "%store_ln137 = store i32 %x_hat_load, i3 %dout_addr_1" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 972 'store' 'store_ln137' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_158 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 973 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 159 <SV = 84> <Delay = 0.79>
ST_159 : Operation 974 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln217, void %.split, i3 0, void %.loopexit" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 974 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 975 [1/1] (0.74ns)   --->   "%add_ln217 = add i3 %i_8, i3 1" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 975 'add' 'add_ln217' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i3 %i_8" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 976 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 977 [1/1] (0.69ns)   --->   "%icmp_ln217 = icmp_eq  i3 %i_8, i3 6" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 977 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 978 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 978 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %.split, void" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 979 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 980 [1/1] (0.00ns)   --->   "%dout_addr_3 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln217" [../../src/hls_src/KF_kernel.cpp:218]   --->   Operation 980 'getelementptr' 'dout_addr_3' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_159 : Operation 981 [2/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_3" [../../src/hls_src/KF_kernel.cpp:218]   --->   Operation 981 'load' 'dout_load' <Predicate = (!icmp_ln217)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_159 : Operation 982 [1/1] (0.00ns)   --->   "%store_ln222 = store i1 0, i1 %first_run" [../../src/hls_src/KF_kernel.cpp:222]   --->   Operation 982 'store' 'store_ln222' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_159 : Operation 983 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [../../src/hls_src/KF_kernel.cpp:223]   --->   Operation 983 'ret' 'ret_ln223' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 160 <SV = 85> <Delay = 1.58>
ST_160 : Operation 984 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../src/hls_src/KF_kernel.cpp:217]   --->   Operation 984 'specloopname' 'specloopname_ln217' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 985 [1/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_3" [../../src/hls_src/KF_kernel.cpp:218]   --->   Operation 985 'load' 'dout_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_160 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln218 = bitcast i32 %dout_load" [../../src/hls_src/KF_kernel.cpp:218]   --->   Operation 986 'bitcast' 'bitcast_ln218' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 987 [1/1] (0.00ns)   --->   "%dout_addr_63 = getelementptr i32 %dout, i64 0, i64 %zext_ln217" [../../src/hls_src/KF_kernel.cpp:218]   --->   Operation 987 'getelementptr' 'dout_addr_63' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 988 [1/1] (0.79ns)   --->   "%store_ln218 = store i32 %bitcast_ln218, i3 %dout_addr_63" [../../src/hls_src/KF_kernel.cpp:218]   --->   Operation 988 'store' 'store_ln218' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_160 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 989 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'r' [36]  (1 ns)

 <State 2>: 2.05ns
The critical path consists of the following:
	'getelementptr' operation ('mat_in', ../../src/hls_src/KF_kernel.cpp:58) [76]  (0 ns)
	'store' operation ('store_ln58', ../../src/hls_src/KF_kernel.cpp:58) of constant 1 on array 'A', ../../src/hls_src/KF_kernel.cpp:58 [77]  (1.35 ns)
	blocking operation 0.698 ns on control path)

 <State 3>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:39) [74]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:39) [74]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:39) [74]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:39) [74]  (6.67 ns)

 <State 7>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 8>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 9>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 10>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 11>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:44) [75]  (6.71 ns)

 <State 17>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv', ../../src/hls_src/KF_kernel.cpp:67) [149]  (2.79 ns)

 <State 18>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv', ../../src/hls_src/KF_kernel.cpp:67) [149]  (2.79 ns)

 <State 19>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:67) [150]  (6.6 ns)

 <State 20>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:67) [150]  (6.6 ns)

 <State 21>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:67) [150]  (6.6 ns)

 <State 22>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:67) [150]  (6.6 ns)

 <State 23>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:67) [150]  (6.6 ns)

 <State 24>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:67) [150]  (6.6 ns)

 <State 25>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:67) [151]  (6.6 ns)

 <State 26>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:67) [151]  (6.6 ns)

 <State 27>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:67) [151]  (6.6 ns)

 <State 28>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:67) [151]  (6.6 ns)

 <State 29>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:67) [151]  (6.6 ns)

 <State 30>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:67) [151]  (6.6 ns)

 <State 31>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../../src/hls_src/KF_kernel.cpp:67) [152]  (3.32 ns)

 <State 32>: 4.11ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../../src/hls_src/KF_kernel.cpp:67) [152]  (3.32 ns)
	'store' operation ('store_ln66', ../../src/hls_src/KF_kernel.cpp:66) of variable 'conv1', ../../src/hls_src/KF_kernel.cpp:67 on array 'B', ../../src/hls_src/KF_kernel.cpp:66 [153]  (0.79 ns)

 <State 33>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_8', ../../src/hls_src/KF_kernel.cpp:66) [168]  (0 ns)
	'store' operation ('store_ln66', ../../src/hls_src/KF_kernel.cpp:66) of variable 'conv1', ../../src/hls_src/KF_kernel.cpp:67 on array 'B', ../../src/hls_src/KF_kernel.cpp:66 [169]  (0.79 ns)

 <State 34>: 2.22ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr', ../../src/hls_src/KF_kernel.cpp:88) [199]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [200]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 35>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_2', ../../src/hls_src/KF_kernel.cpp:88) [203]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [204]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_4', ../../src/hls_src/KF_kernel.cpp:88) [207]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [208]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_6', ../../src/hls_src/KF_kernel.cpp:88) [211]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [212]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_8', ../../src/hls_src/KF_kernel.cpp:88) [215]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [216]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_10', ../../src/hls_src/KF_kernel.cpp:88) [219]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [220]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_12', ../../src/hls_src/KF_kernel.cpp:88) [223]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [224]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_14', ../../src/hls_src/KF_kernel.cpp:88) [227]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [228]  (1.35 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_16', ../../src/hls_src/KF_kernel.cpp:88) [231]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [232]  (1.35 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_18', ../../src/hls_src/KF_kernel.cpp:88) [235]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [236]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_20', ../../src/hls_src/KF_kernel.cpp:88) [239]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [240]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_22', ../../src/hls_src/KF_kernel.cpp:88) [243]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [244]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_24', ../../src/hls_src/KF_kernel.cpp:88) [247]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [248]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_26', ../../src/hls_src/KF_kernel.cpp:88) [251]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [252]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_28', ../../src/hls_src/KF_kernel.cpp:88) [255]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [256]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_30', ../../src/hls_src/KF_kernel.cpp:88) [259]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [260]  (1.35 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_32', ../../src/hls_src/KF_kernel.cpp:88) [263]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [264]  (1.35 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_34', ../../src/hls_src/KF_kernel.cpp:88) [267]  (0 ns)
	'store' operation ('store_ln88', ../../src/hls_src/KF_kernel.cpp:88) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:88 [268]  (1.35 ns)

 <State 52>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:143) with incoming values : ('add_ln143', ../../src/hls_src/KF_kernel.cpp:143) [293]  (0 ns)
	'getelementptr' operation ('din_addr_1', ../../src/hls_src/KF_kernel.cpp:144) [301]  (0 ns)
	'load' operation ('din_load_1', ../../src/hls_src/KF_kernel.cpp:144) on array 'din' [302]  (0.79 ns)

 <State 53>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_1', ../../src/hls_src/KF_kernel.cpp:144) on array 'din' [302]  (0.79 ns)
	'store' operation ('store_ln144', ../../src/hls_src/KF_kernel.cpp:144) of variable 'bitcast_ln144', ../../src/hls_src/KF_kernel.cpp:144 on array 'din_new', ../../src/hls_src/KF_kernel.cpp:22 [305]  (0.79 ns)

 <State 54>: 1.54ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:166) with incoming values : ('add_ln166_1', ../../src/hls_src/KF_kernel.cpp:166) [313]  (0 ns)
	'add' operation ('add_ln166', ../../src/hls_src/KF_kernel.cpp:166) [321]  (0.746 ns)
	'getelementptr' operation ('din_old_addr_1', ../../src/hls_src/KF_kernel.cpp:166) [323]  (0 ns)
	'load' operation ('u[0]', ../../src/hls_src/KF_kernel.cpp:166) on array 'din_old' [324]  (0.79 ns)

 <State 55>: 0.79ns
The critical path consists of the following:
	'load' operation ('u[0]', ../../src/hls_src/KF_kernel.cpp:166) on array 'din_old' [324]  (0.79 ns)
	'store' operation ('store_ln166', ../../src/hls_src/KF_kernel.cpp:166) of variable 'u[0]', ../../src/hls_src/KF_kernel.cpp:166 on local variable 'u[2]' [327]  (0 ns)

 <State 56>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:167) with incoming values : ('add_ln167', ../../src/hls_src/KF_kernel.cpp:167) [343]  (0 ns)
	'getelementptr' operation ('din_new_addr_1', ../../src/hls_src/KF_kernel.cpp:167) [351]  (0 ns)
	'load' operation ('z[0]', ../../src/hls_src/KF_kernel.cpp:167) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:22 [352]  (0.79 ns)

 <State 57>: 0.79ns
The critical path consists of the following:
	'load' operation ('z[0]', ../../src/hls_src/KF_kernel.cpp:167) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:22 [352]  (0.79 ns)
	'store' operation ('store_ln167', ../../src/hls_src/KF_kernel.cpp:167) of variable 'z[0]', ../../src/hls_src/KF_kernel.cpp:167 on local variable 'z[2]' [355]  (0 ns)

 <State 58>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:168) with incoming values : ('add_ln168', ../../src/hls_src/KF_kernel.cpp:168) [368]  (0 ns)
	'getelementptr' operation ('x_hat_addr_1', ../../src/hls_src/KF_kernel.cpp:168) [376]  (0 ns)
	'load' operation ('x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:168) on array 'x_hat' [377]  (0.79 ns)

 <State 59>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:168) on array 'x_hat' [377]  (0.79 ns)
	'store' operation ('store_ln168', ../../src/hls_src/KF_kernel.cpp:168) of variable 'x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:168 on array 'x', ../../src/hls_src/KF_kernel.cpp:149 [379]  (0.79 ns)

 <State 60>: 1.36ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:169) with incoming values : ('add_ln169', ../../src/hls_src/KF_kernel.cpp:169) [384]  (0 ns)
	'getelementptr' operation ('P_hat_addr', ../../src/hls_src/KF_kernel.cpp:169) [392]  (0 ns)
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:169) on array 'P_hat' [393]  (1.35 ns)
	blocking operation 0.007 ns on control path)

 <State 61>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:169) on array 'P_hat' [393]  (1.35 ns)
	'store' operation ('store_ln169', ../../src/hls_src/KF_kernel.cpp:169) of variable 'P_hat_load', ../../src/hls_src/KF_kernel.cpp:169 on array 'P', ../../src/hls_src/KF_kernel.cpp:150 [395]  (1.35 ns)

 <State 62>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176) with incoming values : ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176) [405]  (0.489 ns)

 <State 63>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176) with incoming values : ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176) [405]  (0 ns)
	'add' operation ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:176) [406]  (0.746 ns)
	blocking operation 0.499 ns on control path)

 <State 64>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [414]  (0 ns)
	'add' operation ('add_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [420]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_1_addr', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [422]  (0 ns)
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:157 [423]  (1.35 ns)

 <State 65>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:157 [423]  (1.35 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [426]  (6.02 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [426]  (6.02 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [426]  (6.02 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [426]  (6.02 ns)

 <State 70>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) [426]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176) of variable 'add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:176 on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:152 [428]  (0.79 ns)

 <State 71>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../../src/hls_src/matrix_ops.h:81) [436]  (0.489 ns)

 <State 72>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../../src/hls_src/matrix_ops.h:81) [436]  (0 ns)
	'sub' operation ('empty_58', ../../src/hls_src/matrix_ops.h:81) [447]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 73>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:84) with incoming values : ('add_ln84', ../../src/hls_src/matrix_ops.h:84) [450]  (0 ns)
	'add' operation ('add_ln88', ../../src/hls_src/matrix_ops.h:88) [458]  (0.887 ns)
	'getelementptr' operation ('A_addr', ../../src/hls_src/matrix_ops.h:88) [460]  (0 ns)
	'load' operation ('A_load', ../../src/hls_src/matrix_ops.h:88) on array 'A', ../../src/hls_src/KF_kernel.cpp:58 [461]  (1.35 ns)

 <State 74>: 2.7ns
The critical path consists of the following:
	'load' operation ('A_load', ../../src/hls_src/matrix_ops.h:88) on array 'A', ../../src/hls_src/KF_kernel.cpp:58 [461]  (1.35 ns)
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of variable 'A_load', ../../src/hls_src/matrix_ops.h:88 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:158 [469]  (1.35 ns)

 <State 75>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181) [477]  (0.489 ns)

 <State 76>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181) [477]  (0 ns)
	'sub' operation ('empty_59', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:181) [487]  (0.887 ns)

 <State 77>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181) with incoming values : ('add_ln44', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:181) [490]  (0 ns)
	'add' operation ('add_ln48_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [498]  (0.887 ns)
	'getelementptr' operation ('tmp_mat_3_addr', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [500]  (0 ns)
	'load' operation ('tmp_mat_3_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:159 [501]  (1.35 ns)

 <State 78>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:159 [501]  (1.35 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [504]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [504]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [504]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [504]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [504]  (6.02 ns)

 <State 84>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_minus_addr', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) [505]  (0 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181) of variable 'add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:181 on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:153 [506]  (1.35 ns)

 <State 85>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:185) with incoming values : ('add_ln185', ../../src/hls_src/KF_kernel.cpp:185) [513]  (0 ns)
	'getelementptr' operation ('x_minus_addr_1', ../../src/hls_src/KF_kernel.cpp:185) [521]  (0 ns)
	'load' operation ('x_minus_load', ../../src/hls_src/KF_kernel.cpp:185) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:152 [522]  (0.79 ns)

 <State 86>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_minus_load', ../../src/hls_src/KF_kernel.cpp:185) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:152 [522]  (0.79 ns)
	'store' operation ('store_ln185', ../../src/hls_src/KF_kernel.cpp:185) of variable 'x_minus_load', ../../src/hls_src/KF_kernel.cpp:185 on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:154 [524]  (0.79 ns)

 <State 87>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:186) with incoming values : ('add_ln186', ../../src/hls_src/KF_kernel.cpp:186) [529]  (0 ns)
	'getelementptr' operation ('P_minus_addr_1', ../../src/hls_src/KF_kernel.cpp:186) [537]  (0 ns)
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:186) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:153 [538]  (1.35 ns)

 <State 88>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:186) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:153 [538]  (1.35 ns)
	'store' operation ('store_ln186', ../../src/hls_src/KF_kernel.cpp:186) of variable 'P_minus_load', ../../src/hls_src/KF_kernel.cpp:186 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:155 [540]  (1.35 ns)

 <State 89>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../../src/hls_src/matrix_ops.h:61) [549]  (0.489 ns)

 <State 90>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../../src/hls_src/matrix_ops.h:61) [549]  (0 ns)
	'getelementptr' operation ('tmp_mat_3_addr_1', ../../src/hls_src/matrix_ops.h:68) [561]  (0 ns)
	'load' operation ('tmp_mat_3_load_1', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:159 [562]  (1.35 ns)

 <State 91>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_1', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:159 [562]  (1.35 ns)

 <State 92>: 6.56ns
The critical path consists of the following:
	'load' operation ('z_2_load', ../../src/hls_src/matrix_ops.h:68) on local variable 'z[2]' [556]  (0 ns)
	'mux' operation ('tmp', ../../src/hls_src/matrix_ops.h:68) [560]  (0.547 ns)
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [563]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [563]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [563]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [563]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('y_bar[0]', ../../src/hls_src/matrix_ops.h:68) [563]  (6.02 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'y_bar[0]', ../../src/hls_src/matrix_ops.h:68 on local variable 'y_bar[2]' [566]  (0 ns)

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln197', ../../src/hls_src/KF_kernel.cpp:197) to 'matMultiply<float, 6, 6, 6>.4' [578]  (0.489 ns)

 <State 99>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198) [581]  (0.489 ns)

 <State 100>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198) [581]  (0 ns)
	'sub' operation ('empty_60', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:198) [591]  (0.868 ns)

 <State 101>: 2.23ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198) with incoming values : ('add_ln44_1', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:198) [594]  (0 ns)
	'add' operation ('add_ln48_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [602]  (0.878 ns)
	'getelementptr' operation ('tmp_mat_2_addr_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [604]  (0 ns)
	'load' operation ('tmp_mat_2_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:158 [605]  (1.35 ns)

 <State 102>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:158 [605]  (1.35 ns)

 <State 103>: 6.81ns
The critical path consists of the following:
	'load' operation ('R_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) on array 'R', ../../src/hls_src/KF_kernel.cpp:97 [607]  (0.79 ns)
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [608]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [608]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [608]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [608]  (6.02 ns)

 <State 107>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) [608]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198) of variable 'add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:198 on array 'mat_out' [610]  (0.79 ns)

 <State 108>: 1ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:100) with incoming values : ('add_ln100', ../../src/hls_src/matrix_ops.h:100) [617]  (0 ns)
	'sub' operation ('empty_61', ../../src/hls_src/matrix_ops.h:100) [627]  (0.868 ns)
	blocking operation 0.133 ns on control path)

 <State 109>: 0.79ns
The critical path consists of the following:
	'load' operation ('mat_out_assign_2_load', ../../src/hls_src/matrix_ops.h:108) on array 'mat_out' [630]  (0.79 ns)

 <State 110>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 111>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 112>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 113>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 114>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 115>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 116>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 117>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 118>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 119>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [631]  (6.71 ns)

 <State 120>: 1.66ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:103) with incoming values : ('add_ln103', ../../src/hls_src/matrix_ops.h:103) [634]  (0 ns)
	'add' operation ('add_ln110', ../../src/hls_src/matrix_ops.h:110) [645]  (0.868 ns)
	'getelementptr' operation ('S_inv_addr_1', ../../src/hls_src/matrix_ops.h:110) [647]  (0 ns)
	'store' operation ('store_ln110', ../../src/hls_src/matrix_ops.h:110) of constant 0 on array 'S_inv', ../../src/hls_src/KF_kernel.cpp:120 [648]  (0.79 ns)

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 0.489ns
The critical path consists of the following:
	'load' operation ('y_bar_2_load', ../../src/hls_src/KF_kernel.cpp:204) on local variable 'y_bar[2]' [658]  (0 ns)
	'call' operation ('call_ln204', ../../src/hls_src/KF_kernel.cpp:204) to 'matMultiply<float, 6, 6, 6>.2' [663]  (0.489 ns)

 <State 125>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205) [666]  (0.489 ns)

 <State 126>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205) [666]  (0 ns)
	'add' operation ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:205) [667]  (0.746 ns)

 <State 127>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [675]  (0 ns)
	'add' operation ('add_ln48_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [681]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_3_addr_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [685]  (0 ns)
	'load' operation ('tmp_mat_3_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:159 [686]  (1.35 ns)

 <State 128>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:159 [686]  (1.35 ns)

 <State 129>: 6.81ns
The critical path consists of the following:
	'load' operation ('x_minus_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:152 [684]  (0.79 ns)
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [687]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [687]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [687]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [687]  (6.02 ns)

 <State 133>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) [687]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205) of variable 'add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:205 on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:154 [689]  (0.79 ns)

 <State 134>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../../src/hls_src/matrix_ops.h:61) [697]  (0.489 ns)

 <State 135>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../../src/hls_src/matrix_ops.h:61) [697]  (0 ns)
	'sub' operation ('empty_62', ../../src/hls_src/matrix_ops.h:61) [707]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 136>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:64) with incoming values : ('add_ln64', ../../src/hls_src/matrix_ops.h:64) [710]  (0 ns)
	'add' operation ('add_ln68', ../../src/hls_src/matrix_ops.h:68) [718]  (0.887 ns)
	'getelementptr' operation ('I_addr', ../../src/hls_src/matrix_ops.h:68) [720]  (0 ns)
	'load' operation ('I_load', ../../src/hls_src/matrix_ops.h:68) on array 'I' [721]  (1.35 ns)

 <State 137>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load', ../../src/hls_src/matrix_ops.h:68) on array 'I' [721]  (1.35 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [724]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [724]  (6.02 ns)

 <State 140>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [724]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [724]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [724]  (6.02 ns)

 <State 143>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_mat_1_addr_1', ../../src/hls_src/matrix_ops.h:68) [725]  (0 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'sub_i1', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:157 [726]  (1.35 ns)

 <State 144>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:212) with incoming values : ('add_ln212', ../../src/hls_src/KF_kernel.cpp:212) [734]  (0.489 ns)

 <State 145>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:212) with incoming values : ('add_ln212', ../../src/hls_src/KF_kernel.cpp:212) [734]  (0 ns)
	'getelementptr' operation ('x_plus_addr_2', ../../src/hls_src/KF_kernel.cpp:212) [742]  (0 ns)
	'load' operation ('x_plus_load', ../../src/hls_src/KF_kernel.cpp:212) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:154 [743]  (0.79 ns)

 <State 146>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load', ../../src/hls_src/KF_kernel.cpp:212) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:154 [743]  (0.79 ns)
	'store' operation ('store_ln212', ../../src/hls_src/KF_kernel.cpp:212) of variable 'x_plus_load', ../../src/hls_src/KF_kernel.cpp:212 on array 'x_hat' [745]  (0.79 ns)

 <State 147>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:213) with incoming values : ('add_ln213', ../../src/hls_src/KF_kernel.cpp:213) [750]  (0 ns)
	'getelementptr' operation ('P_plus_addr_1', ../../src/hls_src/KF_kernel.cpp:213) [758]  (0 ns)
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:213) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:155 [759]  (1.35 ns)

 <State 148>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:213) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:155 [759]  (1.35 ns)
	'store' operation ('store_ln213', ../../src/hls_src/KF_kernel.cpp:213) of variable 'P_plus_load', ../../src/hls_src/KF_kernel.cpp:213 on array 'P_hat' [761]  (1.35 ns)

 <State 149>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:214) with incoming values : ('add_ln214', ../../src/hls_src/KF_kernel.cpp:214) [766]  (0 ns)
	'getelementptr' operation ('x_plus_addr_3', ../../src/hls_src/KF_kernel.cpp:214) [774]  (0 ns)
	'load' operation ('x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:214) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:154 [775]  (0.79 ns)

 <State 150>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:214) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:154 [775]  (0.79 ns)
	'store' operation ('store_ln214', ../../src/hls_src/KF_kernel.cpp:214) of variable 'x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:214 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:23 [777]  (0.79 ns)

 <State 151>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:215) with incoming values : ('add_ln215', ../../src/hls_src/KF_kernel.cpp:215) [782]  (0 ns)
	'getelementptr' operation ('din_new_addr_2', ../../src/hls_src/KF_kernel.cpp:215) [790]  (0 ns)
	'load' operation ('din_new_load', ../../src/hls_src/KF_kernel.cpp:215) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:22 [791]  (0.79 ns)

 <State 152>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_new_load', ../../src/hls_src/KF_kernel.cpp:215) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:22 [791]  (0.79 ns)
	'store' operation ('store_ln215', ../../src/hls_src/KF_kernel.cpp:215) of variable 'din_new_load', ../../src/hls_src/KF_kernel.cpp:215 on array 'din_old' [793]  (0.79 ns)

 <State 153>: 1.49ns
The critical path consists of the following:
	'load' operation ('din_old_load', ../../src/hls_src/KF_kernel.cpp:130) on array 'din_old' [815]  (0.79 ns)
	blocking operation 0.698 ns on control path)

 <State 154>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:127) on array 'din' [809]  (0.79 ns)
	'store' operation ('store_ln127', ../../src/hls_src/KF_kernel.cpp:127) of variable 'bitcast_ln127', ../../src/hls_src/KF_kernel.cpp:127 on array 'din_old' [812]  (0.79 ns)

 <State 155>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_old_load', ../../src/hls_src/KF_kernel.cpp:130) on array 'din_old' [815]  (0.79 ns)
	'store' operation ('store_ln130', ../../src/hls_src/KF_kernel.cpp:130) of variable 'din_old_load', ../../src/hls_src/KF_kernel.cpp:130 on array 'x_hat' [816]  (0.79 ns)

 <State 156>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_old_load_1', ../../src/hls_src/KF_kernel.cpp:131) on array 'din_old' [817]  (0.79 ns)
	'store' operation ('store_ln131', ../../src/hls_src/KF_kernel.cpp:131) of variable 'din_old_load_1', ../../src/hls_src/KF_kernel.cpp:131 on array 'x_hat' [818]  (0.79 ns)

 <State 157>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:137) with incoming values : ('add_ln137', ../../src/hls_src/KF_kernel.cpp:137) [826]  (0 ns)
	'getelementptr' operation ('x_hat_addr', ../../src/hls_src/KF_kernel.cpp:137) [834]  (0 ns)
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:137) on array 'x_hat' [835]  (0.79 ns)

 <State 158>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:137) on array 'x_hat' [835]  (0.79 ns)
	'store' operation ('store_ln137', ../../src/hls_src/KF_kernel.cpp:137) of variable 'x_hat_load', ../../src/hls_src/KF_kernel.cpp:137 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:23 [837]  (0.79 ns)

 <State 159>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:217) with incoming values : ('add_ln217', ../../src/hls_src/KF_kernel.cpp:217) [844]  (0 ns)
	'getelementptr' operation ('dout_addr_3', ../../src/hls_src/KF_kernel.cpp:218) [852]  (0 ns)
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:218) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:23 [853]  (0.79 ns)

 <State 160>: 1.58ns
The critical path consists of the following:
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:218) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:23 [853]  (0.79 ns)
	'store' operation ('store_ln218', ../../src/hls_src/KF_kernel.cpp:218) of variable 'bitcast_ln218', ../../src/hls_src/KF_kernel.cpp:218 on array 'dout' [856]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
