** Name: SimpleTwoStageOpAmp_SimpleOpAmp79_1

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp79_1 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=27e-6
mDiodeTransistorNmos2 ibias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=15e-6
mDiodeTransistorPmos3 outVoltageBiasXXpXX2 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=46e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX1 outVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=35e-6
mNormalTransistorNmos5 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=29e-6
mNormalTransistorNmos6 outVoltageBiasXXpXX2 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=108e-6
mNormalTransistorNmos7 outVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=537e-6
mNormalTransistorNmos8 outFirstStage outVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=9e-6 W=187e-6
mNormalTransistorNmos9 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=10e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=9e-6 W=74e-6
mNormalTransistorNmos11 FirstStageYout1 outVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=9e-6 W=187e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=10e-6
mNormalTransistorNmos13 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=61e-6
mNormalTransistorNmos14 FirstStageYinnerTransistorStack1Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=9e-6 W=74e-6
mNormalTransistorNmos15 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=175e-6
mNormalTransistorPmos16 out outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos17 outVoltageBiasXXnXX1 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=66e-6
mNormalTransistorPmos18 outFirstStage outVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=43e-6
mNormalTransistorPmos19 FirstStageYsourceGCC2 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=39e-6
mNormalTransistorPmos20 FirstStageYout1 outVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=43e-6
mNormalTransistorPmos21 FirstStageYsourceGCC1 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=39e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.90001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp79_1

** Expected Performance Values: 
** Gain: 120 dB
** Power consumption: 7.93301 mW
** Area: 14686 (mu_m)^2
** Transit frequency: 13.9271 MHz
** Transit frequency with error factor: 13.9267 MHz
** Slew rate: 13.379 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 142 dB
** VoutMax: 4.71001 V
** VoutMin: 0.610001 V
** VcmMax: 5.11001 V
** VcmMin: 1.40001 V


** Expected Currents: 
** NormalTransistorNmos: 355.369 muA
** NormalTransistorNmos: 71.2811 muA
** NormalTransistorPmos: -102.273 muA
** NormalTransistorPmos: -39.5749 muA
** NormalTransistorPmos: -59.6169 muA
** NormalTransistorPmos: -39.5749 muA
** NormalTransistorPmos: -59.6169 muA
** NormalTransistorNmos: 39.5741 muA
** NormalTransistorNmos: 39.5731 muA
** NormalTransistorNmos: 39.5741 muA
** NormalTransistorNmos: 39.5731 muA
** NormalTransistorNmos: 40.0821 muA
** NormalTransistorNmos: 40.0831 muA
** NormalTransistorNmos: 20.0411 muA
** NormalTransistorNmos: 20.0411 muA
** NormalTransistorNmos: 928.381 muA
** NormalTransistorPmos: -928.38 muA
** DiodeTransistorNmos: 102.274 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -355.368 muA
** DiodeTransistorPmos: -71.2819 muA


** Expected Voltages: 
** ibias: 0.685001  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 1.01701  V
** outVoltageBiasXXnXX1: 1.04101  V
** outVoltageBiasXXpXX1: 3.68601  V
** outVoltageBiasXXpXX2: 4.14301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.480001  V
** innerTransistorStack1Load2: 0.486001  V
** innerTransistorStack2Load2: 0.486001  V
** out1: 0.643001  V
** sourceGCC1: 4.47601  V
** sourceGCC2: 4.47601  V
** sourceTransconductance: 1.94101  V


.END