
---------- Begin Simulation Statistics ----------
host_inst_rate                                 183819                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324312                       # Number of bytes of host memory used
host_seconds                                   108.80                       # Real time elapsed on the host
host_tick_rate                              311146419                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.033854                       # Number of seconds simulated
sim_ticks                                 33853691500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5561181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34879.983085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29864.656637                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5110682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15713397500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               450499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            123804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9756634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474084                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63837.495769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61314.890075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1258653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13752575551                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            76373                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8526325984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139058                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         3000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54775.672074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.833704                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         6000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    769872071                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7035265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44247.853455                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39254.626345                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6369335                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29465973051                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094656                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665930                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18282959984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996658                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002185                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.577284                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.237818                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7035265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44247.853455                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39254.626345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6369335                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29465973051                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094656                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665930                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200177                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18282959984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384765                       # number of replacements
system.cpu.dcache.sampled_refs                 385789                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.469172                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6494258                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501853065000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145256                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13347232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14379.678759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11416.224291                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13305581                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      598928000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41651                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    462368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40501                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.516641                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13347232                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14379.678759                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11416.224291                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13305581                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       598928000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003121                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41651                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    462368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40501                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435820                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.139992                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13347232                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14379.678759                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11416.224291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13305581                       # number of overall hits
system.cpu.icache.overall_miss_latency      598928000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003121                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41651                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    462368500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40501                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40271                       # number of replacements
system.cpu.icache.sampled_refs                  40502                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.139992                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13305581                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 51387.814361                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4651059690                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 90509                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     61933.880219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 46444.659595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        10460                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3325725500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.836965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      53698                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2482513500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.833115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 53451                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       61311.121146                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45652.034996                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         248089                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6992165500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.314923                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       114044                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       431                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5186619000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.313730                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  113612                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63717.123506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48100.028220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5193073000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81502                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3920248500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81502                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145256                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145256                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.790270                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426291                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        61510.480381                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   45905.631409                       # average overall mshr miss latency
system.l2.demand_hits                          258549                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10317891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.393492                       # miss rate for demand accesses
system.l2.demand_misses                        167742                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7669132500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.391899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   167063                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.448121                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.242327                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7342.015171                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3970.290868                       # Average occupied blocks per context
system.l2.overall_accesses                     426291                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       61510.480381                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  47832.032170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         258549                       # number of overall hits
system.l2.overall_miss_latency            10317891000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.393492                       # miss rate for overall accesses
system.l2.overall_misses                       167742                       # number of overall misses
system.l2.overall_mshr_hits                       678                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       12320192190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.604216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  257572                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.373941                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         33845                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        12285                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       105323                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            92148                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          890                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         197952                       # number of replacements
system.l2.sampled_refs                         209598                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11312.306039                       # Cycle average of tags in use
system.l2.total_refs                           375237                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69416                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44222285                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2519376                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3362041                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       298677                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3348778                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3939993                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         175992                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305558                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       320049                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17365539                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.612729                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.504053                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13077252     75.31%     75.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2130116     12.27%     87.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       802584      4.62%     92.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       431692      2.49%     94.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       253988      1.46%     96.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       143642      0.83%     96.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128055      0.74%     97.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78161      0.45%     98.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       320049      1.84%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17365539                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640371                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2358923                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120120                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       298469                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640371                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13648368                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.348510                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.348510                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4548043                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       404304                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28789574                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7404515                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5316381                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2048457                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          701                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        96599                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4824862                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4659851                       # DTB hits
system.switch_cpus_1.dtb.data_misses           165011                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3905213                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3744779                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           160434                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        919649                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            915072                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4577                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3939993                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3294628                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8961686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        79698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30356871                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        557054                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167766                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3294628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2695368                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.292601                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19413996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.563659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.765565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13747002     70.81%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         486996      2.51%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         306057      1.58%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         479604      2.47%     77.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1386343      7.14%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         263033      1.35%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         254730      1.31%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         491816      2.53%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1998415     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19413996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4071102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2092897                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1570210                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.669186                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4825864                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           919650                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13114137                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15038938                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734757                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9635699                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.640361                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15272023                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       347582                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2765752                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5828993                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       448044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1861193                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25099538                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3906214                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       421772                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15715905                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       126540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5566                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2048457                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       165265                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       287247                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       110687                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        21826                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3470057                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1099989                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        21826                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       284613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.425802                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.425802                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10581302     65.57%     65.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        50091      0.31%     65.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230331      1.43%     67.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7184      0.04%     67.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204033      1.26%     68.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19629      0.12%     68.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64750      0.40%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4041362     25.04%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       938996      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16137678                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       147199                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009121                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23421     15.91%     15.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           68      0.05%     15.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           35      0.02%     15.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            7      0.00%     15.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74250     50.44%     66.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        43906     29.83%     96.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5512      3.74%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19413996                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.831239                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.359376                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12131615     62.49%     62.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3013827     15.52%     78.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1783772      9.19%     87.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1152231      5.94%     93.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       793422      4.09%     97.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       336413      1.73%     98.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       179786      0.93%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18295      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4635      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19413996                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.687145                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23529328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16137678                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13249964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        30871                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11477169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3294692                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3294628                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2385332                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       864210                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5828993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1861193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23485098                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3773094                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004016                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       327162                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7729587                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       405453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16688                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35802781                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27812764                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20606828                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5090002                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2048457                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       772855                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12602772                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1902587                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 90105                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
