<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Simulation Command File Generation</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part119.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part121.htm">Next &gt;</a></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark125">&zwnj;</a>Simulation Command File Generation</p><p class="s6" style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/runtime-programming-speedster-fpgas-an025" class="a" target="_blank">The runtime programming script and the simulation command file both make use of the device register library built into ACE. Full details on this register library can be found in </a><a href="https://www.achronix.com/documentation/runtime-programming-speedster-fpgas-an025" class="s4" target="_blank">Runtime Programming of Speedster FPGAs </a>(AN025)<span class="p">. To generate the simulation command file, ACE is run in batch mode using the runtime programming script, as follows:</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="78" alt="image" src="Image_708.png"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"># Call to ACE in batch mode to create a simulation command file</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 118%;text-align: left;">ace -batch -script_file &lt;path to runtime programming script&gt; -script_args &quot;- reg_lib_sim_generate 1 -device $(BASE_NAME)&quot;</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"># Call to ACE in batch mode to create a simulation command file</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 118%;text-align: left;">ace -batch -script_file &lt;path to runtime programming script&gt; -script_args &quot;- reg_lib_sim_generate 1 -device $(BASE_NAME)&quot;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"># Call to ACE in batch mode to create a simulation command file</p><p class="s27" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 118%;text-align: left;">ace -batch -script_file &lt;path to runtime programming script&gt; -script_args &quot;- reg_lib_sim_generate 1 -device $(BASE_NAME)&quot;</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">For the reference designs that make use of a simulation command file, the generation command is included in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="208" height="21" alt="image" src="Image_709.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/&lt;simulator&gt;/Makefile</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/&lt;simulator&gt;/Makefile</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/&lt;simulator&gt;/Makefile</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_710.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 156pt;line-height: 149%;text-align: left;">. The simulation command file is generated in the location specified in the runtime programming script. In the reference designs, the simulation command file is written to the</p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 8pt;text-align: left;">directory so it is available for all simulators. An example simulation command file can be found in the section</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">&quot;Configuration File Format&quot;.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part119.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part121.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
