{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696827689749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696827689754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 22:01:29 2023 " "Processing started: Sun Oct 08 22:01:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696827689754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827689754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827689754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696827689993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696827689993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "D:/Documents/ee_371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "D:/Documents/ee_371/lab2/task1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(11) " "Verilog HDL information at task2.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "D:/Documents/ee_371/lab2/task2.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696827696146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "D:/Documents/ee_371/lab2/task2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1_tb " "Found entity 1: task1_tb" {  } { { "task1_tb.sv" "" { Text "D:/Documents/ee_371/lab2/task1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696147 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(26) " "Verilog HDL Expression warning at DE1_SoC.sv(26): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(27) " "Verilog HDL Expression warning at DE1_SoC.sv(27): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(28) " "Verilog HDL Expression warning at DE1_SoC.sv(28): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(29) " "Verilog HDL Expression warning at DE1_SoC.sv(29): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(30) " "Verilog HDL Expression warning at DE1_SoC.sv(30): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(31) " "Verilog HDL Expression warning at DE1_SoC.sv(31): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(32) " "Verilog HDL Expression warning at DE1_SoC.sv(32): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(33) " "Verilog HDL Expression warning at DE1_SoC.sv(33): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(34) " "Verilog HDL Expression warning at DE1_SoC.sv(34): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(35) " "Verilog HDL Expression warning at DE1_SoC.sv(35): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(36) " "Verilog HDL Expression warning at DE1_SoC.sv(36): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(37) " "Verilog HDL Expression warning at DE1_SoC.sv(37): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(38) " "Verilog HDL Expression warning at DE1_SoC.sv(38): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(39) " "Verilog HDL Expression warning at DE1_SoC.sv(39): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(46) " "Verilog HDL Expression warning at DE1_SoC.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(47) " "Verilog HDL Expression warning at DE1_SoC.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(49) " "Verilog HDL Expression warning at DE1_SoC.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(50) " "Verilog HDL Expression warning at DE1_SoC.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(51) " "Verilog HDL Expression warning at DE1_SoC.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(58) " "Verilog HDL Expression warning at DE1_SoC.sv(58): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(59) " "Verilog HDL Expression warning at DE1_SoC.sv(59): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(61) " "Verilog HDL Expression warning at DE1_SoC.sv(61): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(62) " "Verilog HDL Expression warning at DE1_SoC.sv(62): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(63) " "Verilog HDL Expression warning at DE1_SoC.sv(63): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696827696148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "D:/Documents/ee_371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_tb " "Found entity 1: DE1_SoC_tb" {  } { { "DE1_SoC_tb.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696827696150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696827696172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task2 task2:t2 " "Elaborating entity \"task2\" for hierarchy \"task2:t2\"" {  } { { "DE1_SoC.sv" "t2" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696827696173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex0\"" {  } { { "DE1_SoC.sv" "hex0" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696827696175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696827696443 "|DE1_SoC|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696827696443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696827696491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696827696729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696827696729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696827696753 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696827696753 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696827696753 "|DE1_SoC|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696827696753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696827696754 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696827696754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696827696754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696827696754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696827696768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 22:01:36 2023 " "Processing ended: Sun Oct 08 22:01:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696827696768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696827696768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696827696768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696827696768 ""}
