Release 4.1i - Map E.30
Xilinx Mapping Report File for Design 'addfloat'

Design Information
------------------
Command Line   : map -p xcv50-pq240-6 -cm area -ir -k 4 -c 100 -tx off
addfloat.ngd 
Target Device  : xv50
Target Package : pq240
Target Speed   : -6
Mapper Version : virtex -- $Revision: 1.58 $
Mapped Date    : Fri Aug 13 11:37:50 2004

Design Summary
--------------
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                  0 out of    768    0%
   Number of Slices containing
      unrelated logic:                0 out of      0    0%
   Number of 4 input LUTs:            0 out of  1,536    0%
   Number of bonded IOBs:            16 out of    166    9%
Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  768

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:62 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.

Section 4 - Removed Logic Summary
---------------------------------
   1 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		GND_I

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| s<0>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<10>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<11>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<12>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<13>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<14>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<15>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<1>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<2>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<3>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<4>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<5>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<6>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<7>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<8>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| s<9>                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.
