C * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * ! / b1  * * c=> * * cm1_zmodul01 b1 b0 * ! / b2  * * c=> * * cm1_zmodul01 b2 b0 * ! / b3  * * c=> * * cm1_zmodul01 b3 b0 * * cm1_zmodul01 * * * ck6_zmodul01 b0 * * * ck7_zmodul01 b0 b1 b2 * * * ck7_zmodul01 b0 b2 b3 * * * ck7_zmodul01 b0 b2 * * * ck6_zmodul01 b0 b1 b3 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * * c& * * cm1_zmodul01 b1 b0 * * cm1_zmodul01 b2 b0 * * c& * cv1_zmodul01 * * * ck6_zmodul01 b0 b1 b2 * * cm1_zmodul01 * * * ck6_zmodul01 b0 b1 b2 b0 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * * c& * * cm1_zmodul01 b1 b0 * * cm1_zmodul01 b2 b0 * * c& * cv1_zmodul01 * * * ck7_zmodul01 b0 b1 b2 * * cm1_zmodul01 * * * ck7_zmodul01 b0 b1 b2 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * ! / b1  * * c=> * * cm1_zmodul01 b1 b0 * ! / b2  * * c=> * * cm1_zmodul01 b2 b0 * ! / b3  * * c=> * * cm1_zmodul01 b3 b0 * * cr1_tarski * cu1_struct_0 * * * ck6_zmodul01 b0 * * * ck7_zmodul01 b0 b1 b2 * * * ck7_zmodul01 b0 b2 b3 * cu1_struct_0 * * * ck7_zmodul01 b0 b2 * * * ck6_zmodul01 b0 b1 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * ! / b1  * * c=> * * cm1_zmodul01 b1 b0 * ! / b2  * * c=> * * cm1_zmodul01 b2 b0 * * c=> * * cr1_tarski * cu1_struct_0 b1 * cu1_struct_0 b2 * * cm1_zmodul01 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * ! / b1  * * c=> * * cm1_zmodul01 b1 b0 * ! / b2  * * c=> * * cm1_zmodul01 b2 b0 * * cr1_tarski * cu1_struct_0 b1 * cu1_struct_0 * * * ck6_zmodul01 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * ! / b1  * * c=> * * cm1_zmodul01 b1 b0 * ! / b2  * * c=> * * cm1_zmodul01 b2 b0 * ! / b3  * * c=> * * c& * cv1_zmodul01 b3 * * cm1_zmodul01 b3 b0 * * c<=> * * c= b3 * * * ck7_zmodul01 b0 b1 b2 * * c= * cu1_struct_0 b3 * * ck3_xboole_0 * cu1_struct_0 b1 * cu1_struct_0 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * ! / b1  * * c=> * * cm1_zmodul01 b1 b0 * ! / b2  * * c=> * * c& * cv1_zmodul01 b2 * * cm1_zmodul01 b2 b0 * * c<=> * * cm1_zmodul01 b2 b1 * * c= * * * ck7_zmodul01 b0 b2 b1 b2 
- * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * cv13_algstr_0 b0 * * c& * cv2_rlvect_1 b0 * * c& * cv3_rlvect_1 b0 * * c& * cv4_rlvect_1 b0 * * c& * cv2_zmodul01 b0 * * c& * cv3_zmodul01 b0 * * c& * cv4_zmodul01 b0 * * c& * cv5_zmodul01 b0 * cl1_zmodul01 b0 * * c& * * cm1_zmodul01 b1 b0 * * cm1_zmodul01 b2 b0 * * c= * * * ck7_zmodul01 b0 b1 b2 * * * ck7_zmodul01 b0 b2 b1 
