Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 25 12:09:32 2018
| Host         : ColinKeenan-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodENC_control_sets_placed.rpt
| Design       : PmodENC
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |              48 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | C0_Debouncer/Bout                      |                                        |                1 |              2 |
|  clk_IBUF_BUFG | C0_Debouncer/Aout                      |                                        |                1 |              2 |
|  clk_IBUF_BUFG | C2_DisplayController/anode[1]_i_1_n_0  |                                        |                1 |              4 |
|  clk_IBUF_BUFG |                                        |                                        |                2 |              8 |
|  clk_IBUF_BUFG | C1_Encoder/EncOut[4]_i_1_n_0           | JA_IBUF[6]                             |                2 |             10 |
|  clk_IBUF_BUFG |                                        | C0_Debouncer/sclk[6]_i_1_n_0           |                3 |             12 |
|  clk_IBUF_BUFG | JA_IBUF[7]                             | C2_DisplayController/sclk[16]_i_1_n_0  |                2 |             12 |
|  clk_IBUF_BUFG | C2_DisplayController/segOut[6]_i_2_n_0 | C2_DisplayController/segOut[6]_i_1_n_0 |                2 |             14 |
|  clk_IBUF_BUFG |                                        | JA_IBUF[6]                             |                6 |             18 |
|  clk_IBUF_BUFG | JA_IBUF[7]                             | C2_DisplayController/sclk[17]_i_1_n_0  |                5 |             22 |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+


