{
  "module_name": "dcn20_resource.c",
  "hash_id": "c84123bda4fdfd37a50f793a46b2058485549c90d7e6066627deb43b45b91048",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c",
  "human_readable_source": " \n\n#include <linux/slab.h>\n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn20_init.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn20/dcn20_resource.h\"\n\n#include \"dml/dcn20/dcn20_fpu.h\"\n\n#include \"dcn10/dcn10_hubp.h\"\n#include \"dcn10/dcn10_ipp.h\"\n#include \"dcn20_hubbub.h\"\n#include \"dcn20_mpc.h\"\n#include \"dcn20_hubp.h\"\n#include \"irq/dcn20/irq_service_dcn20.h\"\n#include \"dcn20_dpp.h\"\n#include \"dcn20_optc.h\"\n#include \"dcn20_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn10/dcn10_resource.h\"\n#include \"dcn20_opp.h\"\n\n#include \"dcn20_dsc.h\"\n\n#include \"dcn20_link_encoder.h\"\n#include \"dcn20_stream_encoder.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"dml/display_mode_vba.h\"\n#include \"dcn20_dccg.h\"\n#include \"dcn20_vmid.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n#include \"navi10_ip_offset.h\"\n\n#include \"dcn/dcn_2_0_0_offset.h\"\n#include \"dcn/dcn_2_0_0_sh_mask.h\"\n#include \"dpcs/dpcs_2_0_0_offset.h\"\n#include \"dpcs/dpcs_2_0_0_sh_mask.h\"\n\n#include \"nbio/nbio_2_3_offset.h\"\n\n#include \"dcn20/dcn20_dwb.h\"\n#include \"dcn20/dcn20_mmhubbub.h\"\n\n#include \"mmhub/mmhub_2_0_0_offset.h\"\n#include \"mmhub/mmhub_2_0_0_sh_mask.h\"\n\n#include \"reg_helper.h\"\n#include \"dce/dce_abm.h\"\n#include \"dce/dce_dmcu.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n#include \"vm_helper.h\"\n#include \"link_enc_cfg.h\"\n\n#include \"amdgpu_socbb.h\"\n\n#include \"link.h\"\n#define DC_LOGGER_INIT(logger)\n\n#ifndef mmDP0_DP_DPHY_INTERNAL_CTRL\n\t#define mmDP0_DP_DPHY_INTERNAL_CTRL\t\t0x210f\n\t#define mmDP0_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP1_DP_DPHY_INTERNAL_CTRL\t\t0x220f\n\t#define mmDP1_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP2_DP_DPHY_INTERNAL_CTRL\t\t0x230f\n\t#define mmDP2_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP3_DP_DPHY_INTERNAL_CTRL\t\t0x240f\n\t#define mmDP3_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP4_DP_DPHY_INTERNAL_CTRL\t\t0x250f\n\t#define mmDP4_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP5_DP_DPHY_INTERNAL_CTRL\t\t0x260f\n\t#define mmDP5_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n\t#define mmDP6_DP_DPHY_INTERNAL_CTRL\t\t0x270f\n\t#define mmDP6_DP_DPHY_INTERNAL_CTRL_BASE_IDX\t2\n#endif\n\n\nenum dcn20_clk_src_array_id {\n\tDCN20_CLK_SRC_PLL0,\n\tDCN20_CLK_SRC_PLL1,\n\tDCN20_CLK_SRC_PLL2,\n\tDCN20_CLK_SRC_PLL3,\n\tDCN20_CLK_SRC_PLL4,\n\tDCN20_CLK_SRC_PLL5,\n\tDCN20_CLK_SRC_TOTAL\n};\n\n \n\n \n#define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRI2_DWB(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name\n#define SF_DWB(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define SF_DWB2(reg_name, block, id, field_name, post_fix)\t\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define SRIR(var_name, reg_name, block, id)\\\n\t.var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define DCCG_SRII(reg_name, block, id)\\\n\t.block ## _ ## reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name ## _ ## block ## id\n\n \n#define NBIO_BASE_INNER(seg) \\\n\tNBIO_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name\n\n \n#define MMHUB_BASE_INNER(seg) \\\n\tMMHUB_BASE__INST0_SEG ## seg\n\n#define MMHUB_BASE(seg) \\\n\tMMHUB_BASE_INNER(seg)\n\n#define MMHUB_SR(reg_name)\\\n\t\t.reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmmMM ## reg_name\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\n#define clk_src_regs(index, pllid)\\\n[index] = {\\\n\tCS_COMMON_REG_LIST_DCN2_0(index, pllid),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0, A),\n\tclk_src_regs(1, B),\n\tclk_src_regs(2, C),\n\tclk_src_regs(3, D),\n\tclk_src_regs(4, E),\n\tclk_src_regs(5, F)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\nstatic const struct dce_dmcu_registers dmcu_regs = {\n\t\tDMCU_DCN10_REG_LIST()\n};\n\nstatic const struct dce_dmcu_shift dmcu_shift = {\n\t\tDMCU_MASK_SH_LIST_DCN10(__SHIFT)\n};\n\nstatic const struct dce_dmcu_mask dmcu_mask = {\n\t\tDMCU_MASK_SH_LIST_DCN10(_MASK)\n};\n\nstatic const struct dce_abm_registers abm_regs = {\n\t\tABM_DCN20_REG_LIST()\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define audio_regs(id)\\\n[id] = {\\\n\t\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n\taudio_regs(4),\n\taudio_regs(5),\n\taudio_regs(6),\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_DCN2_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2),\n\tstream_enc_regs(3),\n\tstream_enc_regs(4),\n\tstream_enc_regs(5),\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN20(_MASK)\n};\n\n\n#define aux_regs(id)\\\n[id] = {\\\n\tDCN2_AUX_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n\t\taux_regs(2),\n\t\taux_regs(3),\n\t\taux_regs(4),\n\t\taux_regs(5)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3),\n\t\thpd_regs(4),\n\t\thpd_regs(5)\n};\n\n#define link_regs(id, phyid)\\\n[id] = {\\\n\tLE_DCN10_REG_LIST(id), \\\n\tUNIPHY_DCN2_REG_LIST(phyid), \\\n\tDPCS_DCN2_REG_LIST(id), \\\n\tSRI(DP_DPHY_INTERNAL_CTRL, DP, id) \\\n}\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0, A),\n\tlink_regs(1, B),\n\tlink_regs(2, C),\n\tlink_regs(3, D),\n\tlink_regs(4, E),\n\tlink_regs(5, F)\n};\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(__SHIFT),\\\n\tDPCS_DCN2_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(_MASK),\\\n\tDPCS_DCN2_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t{ DCN_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\n#define ipp_regs(id)\\\n[id] = {\\\n\tIPP_REG_LIST_DCN20(id),\\\n}\n\nstatic const struct dcn10_ipp_registers ipp_regs[] = {\n\tipp_regs(0),\n\tipp_regs(1),\n\tipp_regs(2),\n\tipp_regs(3),\n\tipp_regs(4),\n\tipp_regs(5),\n};\n\nstatic const struct dcn10_ipp_shift ipp_shift = {\n\t\tIPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn10_ipp_mask ipp_mask = {\n\t\tIPP_MASK_SH_LIST_DCN20(_MASK),\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN20(id),\\\n}\n\nstatic const struct dcn20_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3),\n\topp_regs(4),\n\topp_regs(5),\n};\n\nstatic const struct dcn20_opp_shift opp_shift = {\n\t\tOPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_opp_mask opp_mask = {\n\t\tOPP_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST0(id), \\\n\t.AUXN_IMPCAL = 0, \\\n\t.AUXP_IMPCAL = 0, \\\n\t.AUX_RESET_MASK = DP_AUX0_AUX_CONTROL__AUX_RESET_MASK, \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4),\n\t\taux_engine_regs(5)\n};\n\n#define tf_regs(id)\\\n[id] = {\\\n\tTF_REG_LIST_DCN20(id),\\\n\tTF_REG_LIST_DCN20_COMMON_APPEND(id),\\\n}\n\nstatic const struct dcn2_dpp_registers tf_regs[] = {\n\ttf_regs(0),\n\ttf_regs(1),\n\ttf_regs(2),\n\ttf_regs(3),\n\ttf_regs(4),\n\ttf_regs(5),\n};\n\nstatic const struct dcn2_dpp_shift tf_shift = {\n\t\tTF_REG_LIST_SH_MASK_DCN20(__SHIFT),\n\t\tTF_DEBUG_REG_LIST_SH_DCN20\n};\n\nstatic const struct dcn2_dpp_mask tf_mask = {\n\t\tTF_REG_LIST_SH_MASK_DCN20(_MASK),\n\t\tTF_DEBUG_REG_LIST_MASK_DCN20\n};\n\n#define dwbc_regs_dcn2(id)\\\n[id] = {\\\n\tDWBC_COMMON_REG_LIST_DCN2_0(id),\\\n\t\t}\n\nstatic const struct dcn20_dwbc_registers dwbc20_regs[] = {\n\tdwbc_regs_dcn2(0),\n};\n\nstatic const struct dcn20_dwbc_shift dwbc20_shift = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dcn20_dwbc_mask dwbc20_mask = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\n#define mcif_wb_regs_dcn2(id)\\\n[id] = {\\\n\tMCIF_WB_COMMON_REG_LIST_DCN2_0(id),\\\n\t\t}\n\nstatic const struct dcn20_mmhubbub_registers mcif_wb20_regs[] = {\n\tmcif_wb_regs_dcn2(0),\n};\n\nstatic const struct dcn20_mmhubbub_shift mcif_wb20_shift = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dcn20_mmhubbub_mask mcif_wb20_mask = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\nstatic const struct dcn20_mpc_registers mpc_regs = {\n\t\tMPC_REG_LIST_DCN2_0(0),\n\t\tMPC_REG_LIST_DCN2_0(1),\n\t\tMPC_REG_LIST_DCN2_0(2),\n\t\tMPC_REG_LIST_DCN2_0(3),\n\t\tMPC_REG_LIST_DCN2_0(4),\n\t\tMPC_REG_LIST_DCN2_0(5),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(0),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(1),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(2),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(3),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(4),\n\t\tMPC_OUT_MUX_REG_LIST_DCN2_0(5),\n\t\tMPC_DBG_REG_LIST_DCN2_0()\n};\n\nstatic const struct dcn20_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT),\n\tMPC_DEBUG_REG_LIST_SH_DCN20\n};\n\nstatic const struct dcn20_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN2_0(_MASK),\n\tMPC_DEBUG_REG_LIST_MASK_DCN20\n};\n\n#define tg_regs(id)\\\n[id] = {TG_COMMON_REG_LIST_DCN2_0(id)}\n\n\nstatic const struct dcn_optc_registers tg_regs[] = {\n\ttg_regs(0),\n\ttg_regs(1),\n\ttg_regs(2),\n\ttg_regs(3),\n\ttg_regs(4),\n\ttg_regs(5)\n};\n\nstatic const struct dcn_optc_shift tg_shift = {\n\tTG_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask tg_mask = {\n\tTG_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\n#define hubp_regs(id)\\\n[id] = {\\\n\tHUBP_REG_LIST_DCN20(id)\\\n}\n\nstatic const struct dcn_hubp2_registers hubp_regs[] = {\n\t\thubp_regs(0),\n\t\thubp_regs(1),\n\t\thubp_regs(2),\n\t\thubp_regs(3),\n\t\thubp_regs(4),\n\t\thubp_regs(5)\n};\n\nstatic const struct dcn_hubp2_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn_hubp2_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN20(_MASK)\n};\n\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN20(0)\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define vmid_regs(id)\\\n[id] = {\\\n\t\tDCN20_VMID_REG_LIST(id)\\\n}\n\nstatic const struct dcn_vmid_registers vmid_regs[] = {\n\tvmid_regs(0),\n\tvmid_regs(1),\n\tvmid_regs(2),\n\tvmid_regs(3),\n\tvmid_regs(4),\n\tvmid_regs(5),\n\tvmid_regs(6),\n\tvmid_regs(7),\n\tvmid_regs(8),\n\tvmid_regs(9),\n\tvmid_regs(10),\n\tvmid_regs(11),\n\tvmid_regs(12),\n\tvmid_regs(13),\n\tvmid_regs(14),\n\tvmid_regs(15)\n};\n\nstatic const struct dcn20_vmid_shift vmid_shifts = {\n\t\tDCN20_VMID_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn20_vmid_mask vmid_masks = {\n\t\tDCN20_VMID_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\t\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\t\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\nstatic int map_transmitter_id_to_phy_instance(\n\tenum transmitter transmitter)\n{\n\tswitch (transmitter) {\n\tcase TRANSMITTER_UNIPHY_A:\n\t\treturn 0;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_B:\n\t\treturn 1;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_C:\n\t\treturn 2;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_D:\n\t\treturn 3;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_E:\n\t\treturn 4;\n\tbreak;\n\tcase TRANSMITTER_UNIPHY_F:\n\t\treturn 5;\n\tbreak;\n\tdefault:\n\t\tASSERT(0);\n\t\treturn 0;\n\t}\n}\n\n#define dsc_regsDCN20(id)\\\n[id] = {\\\n\tDSC_REG_LIST_DCN20(id)\\\n}\n\nstatic const struct dcn20_dsc_registers dsc_regs[] = {\n\tdsc_regsDCN20(0),\n\tdsc_regsDCN20(1),\n\tdsc_regsDCN20(2),\n\tdsc_regsDCN20(3),\n\tdsc_regsDCN20(4),\n\tdsc_regsDCN20(5)\n};\n\nstatic const struct dcn20_dsc_shift dsc_shift = {\n\tDSC_REG_LIST_SH_MASK_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_dsc_mask dsc_mask = {\n\tDSC_REG_LIST_SH_MASK_DCN20(_MASK)\n};\n\nstatic const struct dccg_registers dccg_regs = {\n\t\tDCCG_REG_LIST_DCN2()\n};\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_MASK_SH_LIST_DCN2(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_MASK_SH_LIST_DCN2(_MASK)\n};\n\nstatic const struct resource_caps res_cap_nv10 = {\n\t\t.num_timing_generator = 6,\n\t\t.num_opp = 6,\n\t\t.num_video_plane = 6,\n\t\t.num_audio = 7,\n\t\t.num_stream_encoder = 6,\n\t\t.num_pll = 6,\n\t\t.num_dwb = 1,\n\t\t.num_ddc = 6,\n\t\t.num_vmid = 16,\n\t\t.num_dsc = 6,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = true,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = true\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 1\n\t},\n\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 250,\n\t\t\t.nv12 = 250,\n\t\t\t.fp16 = 1\n\t},\n\t16,\n\t16\n};\nstatic const struct resource_caps res_cap_nv14 = {\n\t\t.num_timing_generator = 5,\n\t\t.num_opp = 5,\n\t\t.num_video_plane = 5,\n\t\t.num_audio = 6,\n\t\t.num_stream_encoder = 5,\n\t\t.num_pll = 5,\n\t\t.num_dwb = 1,\n\t\t.num_ddc = 5,\n\t\t.num_vmid = 16,\n\t\t.num_dsc = 5,\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t\t.disable_dmcu = false,\n\t\t.force_abm_enable = false,\n\t\t.timing_trace = false,\n\t\t.clock_trace = true,\n\t\t.disable_pplib_clock_request = true,\n\t\t.pipe_split_policy = MPC_SPLIT_AVOID_MULT_DISP,\n\t\t.force_single_disp_pipe_split = false,\n\t\t.disable_dcc = DCC_ENABLE,\n\t\t.vsr_support = true,\n\t\t.performance_trace = false,\n\t\t.max_downscale_src_width = 5120, \n\t\t.disable_pplib_wm_range = false,\n\t\t.scl_reset_length10 = true,\n\t\t.sanity_checks = false,\n\t\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t\t.enable_legacy_fast_update = true,\n};\n\nvoid dcn20_dpp_destroy(struct dpp **dpp)\n{\n\tkfree(TO_DCN20_DPP(*dpp));\n\t*dpp = NULL;\n}\n\nstruct dpp *dcn20_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn20_dpp *dpp =\n\t\tkzalloc(sizeof(struct dcn20_dpp), GFP_ATOMIC);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tif (dpp2_construct(dpp, ctx, inst,\n\t\t\t&tf_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(dpp);\n\treturn NULL;\n}\n\nstruct input_pixel_processor *dcn20_ipp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn10_ipp *ipp =\n\t\tkzalloc(sizeof(struct dcn10_ipp), GFP_ATOMIC);\n\n\tif (!ipp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_ipp_construct(ipp, ctx, inst,\n\t\t\t&ipp_regs[inst], &ipp_shift, &ipp_mask);\n\treturn &ipp->base;\n}\n\n\nstruct output_pixel_processor *dcn20_opp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_opp *opp =\n\t\tkzalloc(sizeof(struct dcn20_opp), GFP_ATOMIC);\n\n\tif (!opp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_opp_construct(opp, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstruct dce_aux *dcn20_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_ATOMIC);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n\t\ti2c_inst_regs(6),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN2(_MASK)\n};\n\nstruct dce_i2c_hw *dcn20_i2c_hw_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_ATOMIC);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\nstruct mpc *dcn20_mpc_create(struct dc_context *ctx)\n{\n\tstruct dcn20_mpc *mpc20 = kzalloc(sizeof(struct dcn20_mpc),\n\t\t\t\t\t  GFP_ATOMIC);\n\n\tif (!mpc20)\n\t\treturn NULL;\n\n\tdcn20_mpc_construct(mpc20, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\t6);\n\n\treturn &mpc20->base;\n}\n\nstruct hubbub *dcn20_hubbub_create(struct dc_context *ctx)\n{\n\tint i;\n\tstruct dcn20_hubbub *hubbub = kzalloc(sizeof(struct dcn20_hubbub),\n\t\t\t\t\t  GFP_ATOMIC);\n\n\tif (!hubbub)\n\t\treturn NULL;\n\n\thubbub2_construct(hubbub, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask);\n\n\tfor (i = 0; i < res_cap_nv10.num_vmid; i++) {\n\t\tstruct dcn20_vmid *vmid = &hubbub->vmid[i];\n\n\t\tvmid->ctx = ctx;\n\n\t\tvmid->regs = &vmid_regs[i];\n\t\tvmid->shifts = &vmid_shifts;\n\t\tvmid->masks = &vmid_masks;\n\t}\n\n\treturn &hubbub->base;\n}\n\nstruct timing_generator *dcn20_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_ATOMIC);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &tg_regs[instance];\n\ttgn10->tg_shift = &tg_shift;\n\ttgn10->tg_mask = &tg_mask;\n\n\tdcn20_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\nstruct link_encoder *dcn20_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn20_link_encoder *enc20 =\n\t\tkzalloc(sizeof(struct dcn20_link_encoder), GFP_KERNEL);\n\tint link_regs_id;\n\n\tif (!enc20)\n\t\treturn NULL;\n\n\tlink_regs_id =\n\t\tmap_transmitter_id_to_phy_instance(enc_init_data->transmitter);\n\n\tdcn20_link_encoder_construct(enc20,\n\t\t\t\t      enc_init_data,\n\t\t\t\t      &link_enc_feature,\n\t\t\t\t      &link_enc_regs[link_regs_id],\n\t\t\t\t      &link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t\t      &link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t\t      &le_shift,\n\t\t\t\t      &le_mask);\n\n\treturn &enc20->enc10.base;\n}\n\nstatic struct panel_cntl *dcn20_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl,\n\t\t\tinit_data,\n\t\t\t&panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift,\n\t\t\t&panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic struct clock_source *dcn20_clock_source_create(\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bios,\n\tenum clock_source_id id,\n\tconst struct dce110_clk_src_regs *regs,\n\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_ATOMIC);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn20_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX),\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n}\n\nstatic struct audio *dcn20_create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstruct stream_encoder *dcn20_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1 =\n\t\tkzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\n\tif (!enc1)\n\t\treturn NULL;\n\n\tif (ASICREV_IS_NAVI14_M(ctx->asic_id.hw_internal_rev)) {\n\t\tif (eng_id >= ENGINE_ID_DIGD)\n\t\t\teng_id++;\n\t}\n\n\tdcn20_stream_encoder_construct(enc1, ctx, ctx->dc_bios, eng_id,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN2_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN2_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN2_MASK_SH_LIST(_MASK)\n};\n\nstruct dce_hwseq *dcn20_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\n\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = dcn20_create_audio,\n\t.create_stream_encoder = dcn20_stream_encoder_create,\n\t.create_hwseq = dcn20_hwseq_create,\n};\n\nstatic void dcn20_pp_smu_destroy(struct pp_smu_funcs **pp_smu);\n\nvoid dcn20_clock_source_destroy(struct clock_source **clk_src)\n{\n\tkfree(TO_DCE110_CLK_SRC(*clk_src));\n\t*clk_src = NULL;\n}\n\n\nstruct display_stream_compressor *dcn20_dsc_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_dsc *dsc =\n\t\tkzalloc(sizeof(struct dcn20_dsc), GFP_ATOMIC);\n\n\tif (!dsc) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask);\n\treturn &dsc->base;\n}\n\nvoid dcn20_dsc_destroy(struct display_stream_compressor **dsc)\n{\n\tkfree(container_of(*dsc, struct dcn20_dsc, base));\n\t*dsc = NULL;\n}\n\n\nstatic void dcn20_resource_destruct(struct dcn20_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tif (pool->base.dscs[i] != NULL)\n\t\t\tdcn20_dsc_destroy(&pool->base.dscs[i]);\n\t}\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN20_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\tif (pool->base.hubbub != NULL) {\n\t\tkfree(pool->base.hubbub);\n\t\tpool->base.hubbub = NULL;\n\t}\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn20_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL) {\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dwb; i++) {\n\t\tif (pool->base.dwbc[i] != NULL) {\n\t\t\tkfree(TO_DCN20_DWBC(pool->base.dwbc[i]));\n\t\t\tpool->base.dwbc[i] = NULL;\n\t\t}\n\t\tif (pool->base.mcif_wb[i] != NULL) {\n\t\t\tkfree(TO_DCN20_MMHUBBUB(pool->base.mcif_wb[i]));\n\t\t\tpool->base.mcif_wb[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn20_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn20_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\n\tif (pool->base.abm != NULL)\n\t\tdce_abm_destroy(&pool->base.abm);\n\n\tif (pool->base.dmcu != NULL)\n\t\tdce_dmcu_destroy(&pool->base.dmcu);\n\n\tif (pool->base.dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->base.dccg);\n\n\tif (pool->base.pp_smu != NULL)\n\t\tdcn20_pp_smu_destroy(&pool->base.pp_smu);\n\n\tif (pool->base.oem_device != NULL) {\n\t\tstruct dc *dc = pool->base.oem_device->ctx->dc;\n\n\t\tdc->link_srv->destroy_ddc_service(&pool->base.oem_device);\n\t}\n}\n\nstruct hubp *dcn20_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn20_hubp *hubp2 =\n\t\tkzalloc(sizeof(struct dcn20_hubp), GFP_ATOMIC);\n\n\tif (!hubp2)\n\t\treturn NULL;\n\n\tif (hubp2_construct(hubp2, ctx, inst,\n\t\t\t&hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp2->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(hubp2);\n\treturn NULL;\n}\n\nstatic void get_pixel_clock_parameters(\n\tstruct pipe_ctx *pipe_ctx,\n\tstruct pixel_clk_params *pixel_clk_params)\n{\n\tconst struct dc_stream_state *stream = pipe_ctx->stream;\n\tstruct pipe_ctx *odm_pipe;\n\tint opp_cnt = 1;\n\tstruct dc_link *link = stream->link;\n\tstruct link_encoder *link_enc = NULL;\n\tstruct dc *dc = pipe_ctx->stream->ctx->dc;\n\tstruct dce_hwseq *hws = dc->hwseq;\n\n\tfor (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe)\n\t\topp_cnt++;\n\n\tpixel_clk_params->requested_pix_clk_100hz = stream->timing.pix_clk_100hz;\n\n\tlink_enc = link_enc_cfg_get_link_enc(link);\n\tif (link_enc)\n\t\tpixel_clk_params->encoder_object_id = link_enc->id;\n\n\tpixel_clk_params->signal_type = pipe_ctx->stream->signal;\n\tpixel_clk_params->controller_id = pipe_ctx->stream_res.tg->inst + 1;\n\t \n\t \n\tpixel_clk_params->requested_sym_clk = LINK_RATE_LOW *\n\t\tLINK_RATE_REF_FREQ_IN_KHZ;\n\tpixel_clk_params->flags.ENABLE_SS = 0;\n\tpixel_clk_params->color_depth =\n\t\tstream->timing.display_color_depth;\n\tpixel_clk_params->flags.DISPLAY_BLANKED = 1;\n\tpixel_clk_params->pixel_encoding = stream->timing.pixel_encoding;\n\n\tif (stream->timing.pixel_encoding == PIXEL_ENCODING_YCBCR422)\n\t\tpixel_clk_params->color_depth = COLOR_DEPTH_888;\n\n\tif (opp_cnt == 4)\n\t\tpixel_clk_params->requested_pix_clk_100hz /= 4;\n\telse if (optc2_is_two_pixels_per_containter(&stream->timing) || opp_cnt == 2)\n\t\tpixel_clk_params->requested_pix_clk_100hz /= 2;\n\telse if (hws->funcs.is_dp_dig_pixel_rate_div_policy) {\n\t\tif (hws->funcs.is_dp_dig_pixel_rate_div_policy(pipe_ctx))\n\t\t\tpixel_clk_params->requested_pix_clk_100hz /= 2;\n\t}\n\n\tif (stream->timing.timing_3d_format == TIMING_3D_FORMAT_HW_FRAME_PACKING)\n\t\tpixel_clk_params->requested_pix_clk_100hz *= 2;\n\n}\n\nstatic void build_clamping_params(struct dc_stream_state *stream)\n{\n\tstream->clamping.clamping_level = CLAMPING_FULL_RANGE;\n\tstream->clamping.c_depth = stream->timing.display_color_depth;\n\tstream->clamping.pixel_encoding = stream->timing.pixel_encoding;\n}\n\nstatic enum dc_status build_pipe_hw_param(struct pipe_ctx *pipe_ctx)\n{\n\n\tget_pixel_clock_parameters(pipe_ctx, &pipe_ctx->stream_res.pix_clk_params);\n\n\tpipe_ctx->clock_source->funcs->get_pix_clk_dividers(\n\t\tpipe_ctx->clock_source,\n\t\t&pipe_ctx->stream_res.pix_clk_params,\n\t\t&pipe_ctx->pll_settings);\n\n\tpipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding;\n\n\tresource_build_bit_depth_reduction_params(pipe_ctx->stream,\n\t\t\t\t\t&pipe_ctx->stream->bit_depth_params);\n\tbuild_clamping_params(pipe_ctx->stream);\n\n\treturn DC_OK;\n}\n\nenum dc_status dcn20_build_mapped_resource(const struct dc *dc, struct dc_state *context, struct dc_stream_state *stream)\n{\n\tenum dc_status status = DC_OK;\n\tstruct pipe_ctx *pipe_ctx = resource_get_otg_master_for_stream(&context->res_ctx, stream);\n\n\tif (!pipe_ctx)\n\t\treturn DC_ERROR_UNEXPECTED;\n\n\n\tstatus = build_pipe_hw_param(pipe_ctx);\n\n\treturn status;\n}\n\n\nvoid dcn20_acquire_dsc(const struct dc *dc,\n\t\t\tstruct resource_context *res_ctx,\n\t\t\tstruct display_stream_compressor **dsc,\n\t\t\tint pipe_idx)\n{\n\tint i;\n\tconst struct resource_pool *pool = dc->res_pool;\n\tstruct display_stream_compressor *dsc_old = dc->current_state->res_ctx.pipe_ctx[pipe_idx].stream_res.dsc;\n\n\tASSERT(*dsc == NULL);  \n\t*dsc = NULL;\n\n\t \n\tif (pool->res_cap->num_dsc == pool->res_cap->num_opp) {\n\t\t*dsc = pool->dscs[pipe_idx];\n\t\tres_ctx->is_dsc_acquired[pipe_idx] = true;\n\t\treturn;\n\t}\n\n\t \n\tif (dsc_old && !res_ctx->is_dsc_acquired[dsc_old->inst]) {\n\t\t*dsc = dsc_old;\n\t\tres_ctx->is_dsc_acquired[dsc_old->inst] = true;\n\t\treturn ;\n\t}\n\n\t \n\tfor (i = 0; i < pool->res_cap->num_dsc; i++)\n\t\tif (!res_ctx->is_dsc_acquired[i]) {\n\t\t\t*dsc = pool->dscs[i];\n\t\t\tres_ctx->is_dsc_acquired[i] = true;\n\t\t\tbreak;\n\t\t}\n}\n\nvoid dcn20_release_dsc(struct resource_context *res_ctx,\n\t\t\tconst struct resource_pool *pool,\n\t\t\tstruct display_stream_compressor **dsc)\n{\n\tint i;\n\n\tfor (i = 0; i < pool->res_cap->num_dsc; i++)\n\t\tif (pool->dscs[i] == *dsc) {\n\t\t\tres_ctx->is_dsc_acquired[i] = false;\n\t\t\t*dsc = NULL;\n\t\t\tbreak;\n\t\t}\n}\n\n\n\nenum dc_status dcn20_add_dsc_to_stream_resource(struct dc *dc,\n\t\tstruct dc_state *dc_ctx,\n\t\tstruct dc_stream_state *dc_stream)\n{\n\tenum dc_status result = DC_OK;\n\tint i;\n\n\t \n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe_ctx = &dc_ctx->res_ctx.pipe_ctx[i];\n\n\t\tif (pipe_ctx->top_pipe)\n\t\t\tcontinue;\n\n\t\tif (pipe_ctx->stream != dc_stream)\n\t\t\tcontinue;\n\n\t\tif (pipe_ctx->stream_res.dsc)\n\t\t\tcontinue;\n\n\t\tdcn20_acquire_dsc(dc, &dc_ctx->res_ctx, &pipe_ctx->stream_res.dsc, i);\n\n\t\t \n\t\tif (!pipe_ctx->stream_res.dsc) {\n\t\t\tresult = DC_NO_DSC_RESOURCE;\n\t\t}\n\n\t\tbreak;\n\t}\n\n\treturn result;\n}\n\n\nstatic enum dc_status remove_dsc_from_stream_resource(struct dc *dc,\n\t\tstruct dc_state *new_ctx,\n\t\tstruct dc_stream_state *dc_stream)\n{\n\tstruct pipe_ctx *pipe_ctx = NULL;\n\tint i;\n\n\tfor (i = 0; i < MAX_PIPES; i++) {\n\t\tif (new_ctx->res_ctx.pipe_ctx[i].stream == dc_stream && !new_ctx->res_ctx.pipe_ctx[i].top_pipe) {\n\t\t\tpipe_ctx = &new_ctx->res_ctx.pipe_ctx[i];\n\n\t\t\tif (pipe_ctx->stream_res.dsc)\n\t\t\t\tdcn20_release_dsc(&new_ctx->res_ctx, dc->res_pool, &pipe_ctx->stream_res.dsc);\n\t\t}\n\t}\n\n\tif (!pipe_ctx)\n\t\treturn DC_ERROR_UNEXPECTED;\n\telse\n\t\treturn DC_OK;\n}\n\n\nenum dc_status dcn20_add_stream_to_ctx(struct dc *dc, struct dc_state *new_ctx, struct dc_stream_state *dc_stream)\n{\n\tenum dc_status result = DC_ERROR_UNEXPECTED;\n\n\tresult = resource_map_pool_resources(dc, new_ctx, dc_stream);\n\n\tif (result == DC_OK)\n\t\tresult = resource_map_phy_clock_resources(dc, new_ctx, dc_stream);\n\n\t \n\tif (result == DC_OK && dc_stream->timing.flags.DSC)\n\t\tresult = dcn20_add_dsc_to_stream_resource(dc, new_ctx, dc_stream);\n\n\tif (result == DC_OK)\n\t\tresult = dcn20_build_mapped_resource(dc, new_ctx, dc_stream);\n\n\treturn result;\n}\n\n\nenum dc_status dcn20_remove_stream_from_ctx(struct dc *dc, struct dc_state *new_ctx, struct dc_stream_state *dc_stream)\n{\n\tenum dc_status result = DC_OK;\n\n\tresult = remove_dsc_from_stream_resource(dc, new_ctx, dc_stream);\n\n\treturn result;\n}\n\n \nbool dcn20_split_stream_for_odm(\n\t\tconst struct dc *dc,\n\t\tstruct resource_context *res_ctx,\n\t\tstruct pipe_ctx *prev_odm_pipe,\n\t\tstruct pipe_ctx *next_odm_pipe)\n{\n\tint pipe_idx = next_odm_pipe->pipe_idx;\n\tconst struct resource_pool *pool = dc->res_pool;\n\n\t*next_odm_pipe = *prev_odm_pipe;\n\n\tnext_odm_pipe->pipe_idx = pipe_idx;\n\tnext_odm_pipe->plane_res.mi = pool->mis[next_odm_pipe->pipe_idx];\n\tnext_odm_pipe->plane_res.hubp = pool->hubps[next_odm_pipe->pipe_idx];\n\tnext_odm_pipe->plane_res.ipp = pool->ipps[next_odm_pipe->pipe_idx];\n\tnext_odm_pipe->plane_res.xfm = pool->transforms[next_odm_pipe->pipe_idx];\n\tnext_odm_pipe->plane_res.dpp = pool->dpps[next_odm_pipe->pipe_idx];\n\tnext_odm_pipe->plane_res.mpcc_inst = pool->dpps[next_odm_pipe->pipe_idx]->inst;\n\tnext_odm_pipe->stream_res.dsc = NULL;\n\tif (prev_odm_pipe->next_odm_pipe && prev_odm_pipe->next_odm_pipe != next_odm_pipe) {\n\t\tnext_odm_pipe->next_odm_pipe = prev_odm_pipe->next_odm_pipe;\n\t\tnext_odm_pipe->next_odm_pipe->prev_odm_pipe = next_odm_pipe;\n\t}\n\tif (prev_odm_pipe->top_pipe && prev_odm_pipe->top_pipe->next_odm_pipe) {\n\t\tprev_odm_pipe->top_pipe->next_odm_pipe->bottom_pipe = next_odm_pipe;\n\t\tnext_odm_pipe->top_pipe = prev_odm_pipe->top_pipe->next_odm_pipe;\n\t}\n\tif (prev_odm_pipe->bottom_pipe && prev_odm_pipe->bottom_pipe->next_odm_pipe) {\n\t\tprev_odm_pipe->bottom_pipe->next_odm_pipe->top_pipe = next_odm_pipe;\n\t\tnext_odm_pipe->bottom_pipe = prev_odm_pipe->bottom_pipe->next_odm_pipe;\n\t}\n\tprev_odm_pipe->next_odm_pipe = next_odm_pipe;\n\tnext_odm_pipe->prev_odm_pipe = prev_odm_pipe;\n\n\tif (prev_odm_pipe->plane_state) {\n\t\tstruct scaler_data *sd = &prev_odm_pipe->plane_res.scl_data;\n\t\tint new_width;\n\n\t\t \n\t\tsd->h_active /= 2;\n\t\t \n\t\t \n\t\tif (sd->recout.x + 16 >= sd->h_active)\n\t\t\treturn false;\n\t\tnew_width = sd->h_active - sd->recout.x;\n\t\tsd->viewport.width -= dc_fixpt_floor(dc_fixpt_mul_int(\n\t\t\t\tsd->ratios.horz, sd->recout.width - new_width));\n\t\tsd->viewport_c.width -= dc_fixpt_floor(dc_fixpt_mul_int(\n\t\t\t\tsd->ratios.horz_c, sd->recout.width - new_width));\n\t\tsd->recout.width = new_width;\n\n\t\t \n\t\tsd = &next_odm_pipe->plane_res.scl_data;\n\t\t \n\t\tsd->h_active /= 2;\n\t\t \n\t\tif (new_width <= 16)\n\t\t\treturn false;\n\t\tnew_width = sd->recout.width + sd->recout.x - sd->h_active;\n\t\tsd->viewport.width -= dc_fixpt_floor(dc_fixpt_mul_int(\n\t\t\t\tsd->ratios.horz, sd->recout.width - new_width));\n\t\tsd->viewport_c.width -= dc_fixpt_floor(dc_fixpt_mul_int(\n\t\t\t\tsd->ratios.horz_c, sd->recout.width - new_width));\n\t\tsd->recout.width = new_width;\n\t\tsd->viewport.x += dc_fixpt_floor(dc_fixpt_mul_int(\n\t\t\t\tsd->ratios.horz, sd->h_active - sd->recout.x));\n\t\tsd->viewport_c.x += dc_fixpt_floor(dc_fixpt_mul_int(\n\t\t\t\tsd->ratios.horz_c, sd->h_active - sd->recout.x));\n\t\tsd->recout.x = 0;\n\t}\n\tif (!next_odm_pipe->top_pipe)\n\t\tnext_odm_pipe->stream_res.opp = pool->opps[next_odm_pipe->pipe_idx];\n\telse\n\t\tnext_odm_pipe->stream_res.opp = next_odm_pipe->top_pipe->stream_res.opp;\n\tif (next_odm_pipe->stream->timing.flags.DSC == 1 && !next_odm_pipe->top_pipe) {\n\t\tdcn20_acquire_dsc(dc, res_ctx, &next_odm_pipe->stream_res.dsc, next_odm_pipe->pipe_idx);\n\t\tASSERT(next_odm_pipe->stream_res.dsc);\n\t\tif (next_odm_pipe->stream_res.dsc == NULL)\n\t\t\treturn false;\n\t}\n\n\treturn true;\n}\n\nvoid dcn20_split_stream_for_mpc(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tstruct pipe_ctx *primary_pipe,\n\t\tstruct pipe_ctx *secondary_pipe)\n{\n\tint pipe_idx = secondary_pipe->pipe_idx;\n\tstruct pipe_ctx *sec_bot_pipe = secondary_pipe->bottom_pipe;\n\n\t*secondary_pipe = *primary_pipe;\n\tsecondary_pipe->bottom_pipe = sec_bot_pipe;\n\n\tsecondary_pipe->pipe_idx = pipe_idx;\n\tsecondary_pipe->plane_res.mi = pool->mis[secondary_pipe->pipe_idx];\n\tsecondary_pipe->plane_res.hubp = pool->hubps[secondary_pipe->pipe_idx];\n\tsecondary_pipe->plane_res.ipp = pool->ipps[secondary_pipe->pipe_idx];\n\tsecondary_pipe->plane_res.xfm = pool->transforms[secondary_pipe->pipe_idx];\n\tsecondary_pipe->plane_res.dpp = pool->dpps[secondary_pipe->pipe_idx];\n\tsecondary_pipe->plane_res.mpcc_inst = pool->dpps[secondary_pipe->pipe_idx]->inst;\n\tsecondary_pipe->stream_res.dsc = NULL;\n\tif (primary_pipe->bottom_pipe && primary_pipe->bottom_pipe != secondary_pipe) {\n\t\tASSERT(!secondary_pipe->bottom_pipe);\n\t\tsecondary_pipe->bottom_pipe = primary_pipe->bottom_pipe;\n\t\tsecondary_pipe->bottom_pipe->top_pipe = secondary_pipe;\n\t}\n\tprimary_pipe->bottom_pipe = secondary_pipe;\n\tsecondary_pipe->top_pipe = primary_pipe;\n\n\tASSERT(primary_pipe->plane_state);\n}\n\nunsigned int dcn20_calc_max_scaled_time(\n\t\tunsigned int time_per_pixel,\n\t\tenum mmhubbub_wbif_mode mode,\n\t\tunsigned int urgent_watermark)\n{\n\tunsigned int time_per_byte = 0;\n\tunsigned int total_y_free_entry = 0x200;  \n\tunsigned int total_c_free_entry = 0x140;  \n\tunsigned int small_free_entry, max_free_entry;\n\tunsigned int buf_lh_capability;\n\tunsigned int max_scaled_time;\n\n\tif (mode == PACKED_444)  \n\t\ttime_per_byte = time_per_pixel/4;\n\telse if (mode == PLANAR_420_8BPC)\n\t\ttime_per_byte  = time_per_pixel;\n\telse if (mode == PLANAR_420_10BPC)  \n\t\ttime_per_byte  = time_per_pixel * 819/1024;\n\n\tif (time_per_byte == 0)\n\t\ttime_per_byte = 1;\n\n\tsmall_free_entry  = (total_y_free_entry > total_c_free_entry) ? total_c_free_entry : total_y_free_entry;\n\tmax_free_entry    = (mode == PACKED_444) ? total_y_free_entry + total_c_free_entry : small_free_entry;\n\tbuf_lh_capability = max_free_entry*time_per_byte*32/16;  \n\tmax_scaled_time   = buf_lh_capability - urgent_watermark;\n\treturn max_scaled_time;\n}\n\nvoid dcn20_set_mcif_arb_params(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt)\n{\n\tenum mmhubbub_wbif_mode wbif_mode;\n\tstruct mcif_arb_params *wb_arb_params;\n\tint i, j, dwb_pipe;\n\n\t \n\tdwb_pipe = 0;\n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\n\t\tif (!context->res_ctx.pipe_ctx[i].stream)\n\t\t\tcontinue;\n\n\t\tfor (j = 0; j < MAX_DWB_PIPES; j++) {\n\t\t\tif (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].wb_enabled == false)\n\t\t\t\tcontinue;\n\n\t\t\t\n\t\t\twb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe];\n\n\t\t\tif (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].dwb_params.out_format == dwb_scaler_mode_yuv420) {\n\t\t\t\tif (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].dwb_params.output_depth == DWB_OUTPUT_PIXEL_DEPTH_8BPC)\n\t\t\t\t\twbif_mode = PLANAR_420_8BPC;\n\t\t\t\telse\n\t\t\t\t\twbif_mode = PLANAR_420_10BPC;\n\t\t\t} else\n\t\t\t\twbif_mode = PACKED_444;\n\n\t\t\tDC_FP_START();\n\t\t\tdcn20_fpu_set_wb_arb_params(wb_arb_params, context, pipes, pipe_cnt, i);\n\t\t\tDC_FP_END();\n\n\t\t\twb_arb_params->slice_lines = 32;\n\t\t\twb_arb_params->arbitration_slice = 2;\n\t\t\twb_arb_params->max_scaled_time = dcn20_calc_max_scaled_time(wb_arb_params->time_per_pixel,\n\t\t\t\twbif_mode,\n\t\t\t\twb_arb_params->cli_watermark[0]);  \n\n\t\t\tdwb_pipe++;\n\n\t\t\tif (dwb_pipe >= MAX_DWB_PIPES)\n\t\t\t\treturn;\n\t\t}\n\t\tif (dwb_pipe >= MAX_DWB_PIPES)\n\t\t\treturn;\n\t}\n}\n\nbool dcn20_validate_dsc(struct dc *dc, struct dc_state *new_ctx)\n{\n\tint i;\n\n\t \n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe_ctx = &new_ctx->res_ctx.pipe_ctx[i];\n\t\tstruct dc_stream_state *stream = pipe_ctx->stream;\n\t\tstruct dsc_config dsc_cfg;\n\t\tstruct pipe_ctx *odm_pipe;\n\t\tint opp_cnt = 1;\n\n\t\tfor (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe)\n\t\t\topp_cnt++;\n\n\t\t \n\t\tif (pipe_ctx->top_pipe || pipe_ctx->prev_odm_pipe || !stream || !stream->timing.flags.DSC)\n\t\t\tcontinue;\n\n\t\tdsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left\n\t\t\t\t+ stream->timing.h_border_right) / opp_cnt;\n\t\tdsc_cfg.pic_height = stream->timing.v_addressable + stream->timing.v_border_top\n\t\t\t\t+ stream->timing.v_border_bottom;\n\t\tdsc_cfg.pixel_encoding = stream->timing.pixel_encoding;\n\t\tdsc_cfg.color_depth = stream->timing.display_color_depth;\n\t\tdsc_cfg.is_odm = pipe_ctx->next_odm_pipe ? true : false;\n\t\tdsc_cfg.dc_dsc_cfg = stream->timing.dsc_cfg;\n\t\tdsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt;\n\n\t\tif (!pipe_ctx->stream_res.dsc->funcs->dsc_validate_stream(pipe_ctx->stream_res.dsc, &dsc_cfg))\n\t\t\treturn false;\n\t}\n\treturn true;\n}\n\nstruct pipe_ctx *dcn20_find_secondary_pipe(struct dc *dc,\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tconst struct pipe_ctx *primary_pipe)\n{\n\tstruct pipe_ctx *secondary_pipe = NULL;\n\n\tif (dc && primary_pipe) {\n\t\tint j;\n\t\tint preferred_pipe_idx = 0;\n\n\t\t \n\t\tif (dc->current_state->res_ctx.pipe_ctx[primary_pipe->pipe_idx].next_odm_pipe) {\n\t\t\tpreferred_pipe_idx = dc->current_state->res_ctx.pipe_ctx[primary_pipe->pipe_idx].next_odm_pipe->pipe_idx;\n\t\t\tif (res_ctx->pipe_ctx[preferred_pipe_idx].stream == NULL) {\n\t\t\t\tsecondary_pipe = &res_ctx->pipe_ctx[preferred_pipe_idx];\n\t\t\t\tsecondary_pipe->pipe_idx = preferred_pipe_idx;\n\t\t\t}\n\t\t}\n\t\tif (secondary_pipe == NULL &&\n\t\t\t\tdc->current_state->res_ctx.pipe_ctx[primary_pipe->pipe_idx].bottom_pipe) {\n\t\t\tpreferred_pipe_idx = dc->current_state->res_ctx.pipe_ctx[primary_pipe->pipe_idx].bottom_pipe->pipe_idx;\n\t\t\tif (res_ctx->pipe_ctx[preferred_pipe_idx].stream == NULL) {\n\t\t\t\tsecondary_pipe = &res_ctx->pipe_ctx[preferred_pipe_idx];\n\t\t\t\tsecondary_pipe->pipe_idx = preferred_pipe_idx;\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tif (secondary_pipe == NULL) {\n\t\t\tfor (j = dc->res_pool->pipe_count - 1; j >= 0; j--) {\n\t\t\t\tif (dc->current_state->res_ctx.pipe_ctx[j].top_pipe == NULL\n\t\t\t\t\t\t&& dc->current_state->res_ctx.pipe_ctx[j].prev_odm_pipe == NULL) {\n\t\t\t\t\tpreferred_pipe_idx = j;\n\n\t\t\t\t\tif (res_ctx->pipe_ctx[preferred_pipe_idx].stream == NULL) {\n\t\t\t\t\t\tsecondary_pipe = &res_ctx->pipe_ctx[preferred_pipe_idx];\n\t\t\t\t\t\tsecondary_pipe->pipe_idx = preferred_pipe_idx;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t\t \n\t\tASSERT(secondary_pipe);\n\t\t \n\t\tif (secondary_pipe == NULL) {\n\t\t\tfor (j = dc->res_pool->pipe_count - 1; j >= 0; j--) {\n\t\t\t\tpreferred_pipe_idx = j;\n\n\t\t\t\tif (res_ctx->pipe_ctx[preferred_pipe_idx].stream == NULL) {\n\t\t\t\t\tsecondary_pipe = &res_ctx->pipe_ctx[preferred_pipe_idx];\n\t\t\t\t\tsecondary_pipe->pipe_idx = preferred_pipe_idx;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n\n\treturn secondary_pipe;\n}\n\nvoid dcn20_merge_pipes_for_validate(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context)\n{\n\tint i;\n\n\t \n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *odm_pipe = pipe->next_odm_pipe;\n\n\t\tif (pipe->prev_odm_pipe)\n\t\t\tcontinue;\n\n\t\tpipe->next_odm_pipe = NULL;\n\t\twhile (odm_pipe) {\n\t\t\tstruct pipe_ctx *next_odm_pipe = odm_pipe->next_odm_pipe;\n\n\t\t\todm_pipe->plane_state = NULL;\n\t\t\todm_pipe->stream = NULL;\n\t\t\todm_pipe->top_pipe = NULL;\n\t\t\todm_pipe->bottom_pipe = NULL;\n\t\t\todm_pipe->prev_odm_pipe = NULL;\n\t\t\todm_pipe->next_odm_pipe = NULL;\n\t\t\tif (odm_pipe->stream_res.dsc)\n\t\t\t\tdcn20_release_dsc(&context->res_ctx, dc->res_pool, &odm_pipe->stream_res.dsc);\n\t\t\t \n\t\t\tmemset(&odm_pipe->plane_res, 0, sizeof(odm_pipe->plane_res));\n\t\t\tmemset(&odm_pipe->stream_res, 0, sizeof(odm_pipe->stream_res));\n\t\t\todm_pipe = next_odm_pipe;\n\t\t}\n\t\tif (pipe->plane_state)\n\t\t\tresource_build_scaling_params(pipe);\n\t}\n\n\t \n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *hsplit_pipe = pipe->bottom_pipe;\n\n\t\tif (!hsplit_pipe || hsplit_pipe->plane_state != pipe->plane_state)\n\t\t\tcontinue;\n\n\t\tpipe->bottom_pipe = hsplit_pipe->bottom_pipe;\n\t\tif (hsplit_pipe->bottom_pipe)\n\t\t\thsplit_pipe->bottom_pipe->top_pipe = pipe;\n\t\thsplit_pipe->plane_state = NULL;\n\t\thsplit_pipe->stream = NULL;\n\t\thsplit_pipe->top_pipe = NULL;\n\t\thsplit_pipe->bottom_pipe = NULL;\n\n\t\t \n\t\tmemset(&hsplit_pipe->plane_res, 0, sizeof(hsplit_pipe->plane_res));\n\t\tmemset(&hsplit_pipe->stream_res, 0, sizeof(hsplit_pipe->stream_res));\n\t\tif (pipe->plane_state)\n\t\t\tresource_build_scaling_params(pipe);\n\t}\n}\n\nint dcn20_validate_apply_pipe_split_flags(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tint vlevel,\n\t\tint *split,\n\t\tbool *merge)\n{\n\tint i, pipe_idx, vlevel_split;\n\tint plane_count = 0;\n\tbool force_split = false;\n\tbool avoid_split = dc->debug.pipe_split_policy == MPC_SPLIT_AVOID;\n\tstruct vba_vars_st *v = &context->bw_ctx.dml.vba;\n\tint max_mpc_comb = v->maxMpcComb;\n\n\tif (context->stream_count > 1) {\n\t\tif (dc->debug.pipe_split_policy == MPC_SPLIT_AVOID_MULT_DISP)\n\t\t\tavoid_split = true;\n\t} else if (dc->debug.force_single_disp_pipe_split)\n\t\t\tforce_split = true;\n\n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\n\t\t \n\t\tif (pipe->plane_state &&\n\t\t    (pipe->plane_state->dst_rect.width <= 16 ||\n\t\t     pipe->plane_state->dst_rect.height <= 16 ||\n\t\t     pipe->plane_state->src_rect.width <= 16 ||\n\t\t     pipe->plane_state->src_rect.height <= 16))\n\t\t\tavoid_split = true;\n\n\t\t \n\t\tif (pipe->stream && !pipe->prev_odm_pipe &&\n\t\t\t\t(!pipe->top_pipe || pipe->top_pipe->plane_state != pipe->plane_state))\n\t\t\t++plane_count;\n\t}\n\tif (plane_count > dc->res_pool->pipe_count / 2)\n\t\tavoid_split = true;\n\n\t \n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct dc_crtc_timing timing;\n\n\t\tif (!pipe->stream)\n\t\t\tcontinue;\n\t\telse {\n\t\t\ttiming = pipe->stream->timing;\n\t\t\tif (timing.h_border_left + timing.h_border_right\n\t\t\t\t\t+ timing.v_border_top + timing.v_border_bottom > 0) {\n\t\t\t\tavoid_split = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\t \n\tif (avoid_split) {\n\t\tfor (i = 0, pipe_idx = 0; i < dc->res_pool->pipe_count; i++) {\n\t\t\tif (!context->res_ctx.pipe_ctx[i].stream)\n\t\t\t\tcontinue;\n\n\t\t\tfor (vlevel_split = vlevel; vlevel <= context->bw_ctx.dml.soc.num_states; vlevel++)\n\t\t\t\tif (v->NoOfDPP[vlevel][0][pipe_idx] == 1 &&\n\t\t\t\t\t\tv->ModeSupport[vlevel][0])\n\t\t\t\t\tbreak;\n\t\t\t \n\t\t\tif (vlevel > context->bw_ctx.dml.soc.num_states)\n\t\t\t\tvlevel = vlevel_split;\n\t\t\telse\n\t\t\t\tmax_mpc_comb = 0;\n\t\t\tpipe_idx++;\n\t\t}\n\t\tv->maxMpcComb = max_mpc_comb;\n\t}\n\n\t \n\tfor (i = 0, pipe_idx = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tint pipe_plane = v->pipe_plane[pipe_idx];\n\t\tbool split4mpc = context->stream_count == 1 && plane_count == 1\n\t\t\t\t&& dc->config.enable_4to1MPC && dc->res_pool->pipe_count >= 4;\n\n\t\tif (!context->res_ctx.pipe_ctx[i].stream)\n\t\t\tcontinue;\n\n\t\tif (split4mpc || v->NoOfDPP[vlevel][max_mpc_comb][pipe_plane] == 4)\n\t\t\tsplit[i] = 4;\n\t\telse if (force_split || v->NoOfDPP[vlevel][max_mpc_comb][pipe_plane] == 2)\n\t\t\t\tsplit[i] = 2;\n\n\t\tif ((pipe->stream->view_format ==\n\t\t\t\tVIEW_3D_FORMAT_SIDE_BY_SIDE ||\n\t\t\t\tpipe->stream->view_format ==\n\t\t\t\tVIEW_3D_FORMAT_TOP_AND_BOTTOM) &&\n\t\t\t\t(pipe->stream->timing.timing_3d_format ==\n\t\t\t\tTIMING_3D_FORMAT_TOP_AND_BOTTOM ||\n\t\t\t\t pipe->stream->timing.timing_3d_format ==\n\t\t\t\tTIMING_3D_FORMAT_SIDE_BY_SIDE))\n\t\t\tsplit[i] = 2;\n\t\tif (dc->debug.force_odm_combine & (1 << pipe->stream_res.tg->inst)) {\n\t\t\tsplit[i] = 2;\n\t\t\tv->ODMCombineEnablePerState[vlevel][pipe_plane] = dm_odm_combine_mode_2to1;\n\t\t}\n\t\tif (dc->debug.force_odm_combine_4to1 & (1 << pipe->stream_res.tg->inst)) {\n\t\t\tsplit[i] = 4;\n\t\t\tv->ODMCombineEnablePerState[vlevel][pipe_plane] = dm_odm_combine_mode_4to1;\n\t\t}\n\t\t \n\t\tif (pipe->stream->timing.h_addressable > 7680 &&\n\t\t\t\tpipe->stream->timing.pixel_encoding == PIXEL_ENCODING_YCBCR420) {\n\t\t\tsplit[i] = 4;\n\t\t}\n\t\tv->ODMCombineEnabled[pipe_plane] =\n\t\t\tv->ODMCombineEnablePerState[vlevel][pipe_plane];\n\n\t\tif (v->ODMCombineEnabled[pipe_plane] == dm_odm_combine_mode_disabled) {\n\t\t\tif (resource_get_num_mpc_splits(pipe) == 1) {\n\t\t\t\t \n\t\t\t\tif (split[i] == 4)\n\t\t\t\t\tsplit[i] = 2;  \n\t\t\t\telse if (split[i] == 2)\n\t\t\t\t\tsplit[i] = 0;  \n\t\t\t\telse if (pipe->top_pipe && pipe->top_pipe->plane_state == pipe->plane_state)\n\t\t\t\t\tmerge[i] = true;  \n\t\t\t} else if (resource_get_num_mpc_splits(pipe) == 3) {\n\t\t\t\t \n\t\t\t\tif (split[i] == 2 && ((pipe->top_pipe && !pipe->top_pipe->top_pipe)\n\t\t\t\t\t\t|| !pipe->bottom_pipe)) {\n\t\t\t\t\tmerge[i] = true;  \n\t\t\t\t} else if (split[i] == 0 && pipe->top_pipe &&\n\t\t\t\t\t\tpipe->top_pipe->plane_state == pipe->plane_state)\n\t\t\t\t\tmerge[i] = true;  \n\t\t\t\tsplit[i] = 0;\n\t\t\t} else if (resource_get_num_odm_splits(pipe)) {\n\t\t\t\t \n\t\t\t\tif (pipe->prev_odm_pipe) {\n\t\t\t\t\tsplit[i] = 0;\n\t\t\t\t\tmerge[i] = true;\n\t\t\t\t}\n\t\t\t}\n\t\t} else {\n\t\t\tif (resource_get_num_odm_splits(pipe) == 1) {\n\t\t\t\t \n\t\t\t\tif (split[i] == 4)\n\t\t\t\t\tsplit[i] = 2;  \n\t\t\t\telse if (split[i] == 2)\n\t\t\t\t\tsplit[i] = 0;  \n\t\t\t\telse if (pipe->prev_odm_pipe) {\n\t\t\t\t\tASSERT(0);  \n\t\t\t\t\tmerge[i] = true;  \n\t\t\t\t}\n\t\t\t} else if (resource_get_num_odm_splits(pipe) == 3) {\n\t\t\t\t \n\t\t\t\tif (split[i] == 2 && ((pipe->prev_odm_pipe && !pipe->prev_odm_pipe->prev_odm_pipe)\n\t\t\t\t\t\t|| !pipe->next_odm_pipe)) {\n\t\t\t\t\tmerge[i] = true;  \n\t\t\t\t} else if (split[i] == 0 && pipe->prev_odm_pipe) {\n\t\t\t\t\tASSERT(0);  \n\t\t\t\t\tmerge[i] = true;  \n\t\t\t\t}\n\t\t\t\tsplit[i] = 0;\n\t\t\t} else if (resource_get_num_mpc_splits(pipe)) {\n\t\t\t\t \n\t\t\t\tASSERT(0);  \n\t\t\t\tif (pipe->top_pipe && pipe->top_pipe->plane_state == pipe->plane_state) {\n\t\t\t\t\tsplit[i] = 0;\n\t\t\t\t\tmerge[i] = true;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tif (split[i] != 0 && v->NoOfDPP[vlevel][max_mpc_comb][pipe_idx] == 1) {\n\t\t\tDC_FP_START();\n\t\t\tdcn20_fpu_adjust_dppclk(v, vlevel, max_mpc_comb, pipe_idx, false);\n\t\t\tDC_FP_END();\n\t\t}\n\t\tpipe_idx++;\n\t}\n\n\treturn vlevel;\n}\n\nbool dcn20_fast_validate_bw(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint *pipe_cnt_out,\n\t\tint *pipe_split_from,\n\t\tint *vlevel_out,\n\t\tbool fast_validate)\n{\n\tbool out = false;\n\tint split[MAX_PIPES] = { 0 };\n\tint pipe_cnt, i, pipe_idx, vlevel;\n\n\tASSERT(pipes);\n\tif (!pipes)\n\t\treturn false;\n\n\tdcn20_merge_pipes_for_validate(dc, context);\n\n\tDC_FP_START();\n\tpipe_cnt = dc->res_pool->funcs->populate_dml_pipes(dc, context, pipes, fast_validate);\n\tDC_FP_END();\n\n\t*pipe_cnt_out = pipe_cnt;\n\n\tif (!pipe_cnt) {\n\t\tout = true;\n\t\tgoto validate_out;\n\t}\n\n\tvlevel = dml_get_voltage_level(&context->bw_ctx.dml, pipes, pipe_cnt);\n\n\tif (vlevel > context->bw_ctx.dml.soc.num_states)\n\t\tgoto validate_fail;\n\n\tvlevel = dcn20_validate_apply_pipe_split_flags(dc, context, vlevel, split, NULL);\n\n\t \n\tfor (i = 0; i < MAX_PIPES; i++)\n\t\tpipe_split_from[i] = -1;\n\n\tfor (i = 0, pipe_idx = -1; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *hsplit_pipe = pipe->bottom_pipe;\n\n\t\tif (!pipe->stream || pipe_split_from[i] >= 0)\n\t\t\tcontinue;\n\n\t\tpipe_idx++;\n\n\t\tif (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) {\n\t\t\thsplit_pipe = dcn20_find_secondary_pipe(dc, &context->res_ctx, dc->res_pool, pipe);\n\t\t\tASSERT(hsplit_pipe);\n\t\t\tif (!dcn20_split_stream_for_odm(\n\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\tpipe, hsplit_pipe))\n\t\t\t\tgoto validate_fail;\n\t\t\tpipe_split_from[hsplit_pipe->pipe_idx] = pipe_idx;\n\t\t\tdcn20_build_mapped_resource(dc, context, pipe->stream);\n\t\t}\n\n\t\tif (!pipe->plane_state)\n\t\t\tcontinue;\n\t\t \n\t\tif (pipe->top_pipe && pipe->plane_state == pipe->top_pipe->plane_state)\n\t\t\tcontinue;\n\n\t\t \n\t\tif (hsplit_pipe && hsplit_pipe->plane_state != pipe->plane_state\n\t\t\t\t&& context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx])\n\t\t\tgoto validate_fail;\n\n\t\tif (split[i] == 2) {\n\t\t\tif (!hsplit_pipe || hsplit_pipe->plane_state != pipe->plane_state) {\n\t\t\t\t \n\t\t\t\thsplit_pipe = dcn20_find_secondary_pipe(dc, &context->res_ctx, dc->res_pool, pipe);\n\t\t\t\tASSERT(hsplit_pipe);\n\t\t\t\tif (!hsplit_pipe) {\n\t\t\t\t\tDC_FP_START();\n\t\t\t\t\tdcn20_fpu_adjust_dppclk(&context->bw_ctx.dml.vba, vlevel, context->bw_ctx.dml.vba.maxMpcComb, pipe_idx, true);\n\t\t\t\t\tDC_FP_END();\n\t\t\t\t\tcontinue;\n\t\t\t\t}\n\t\t\t\tif (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) {\n\t\t\t\t\tif (!dcn20_split_stream_for_odm(\n\t\t\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\t\t\tpipe, hsplit_pipe))\n\t\t\t\t\t\tgoto validate_fail;\n\t\t\t\t\tdcn20_build_mapped_resource(dc, context, pipe->stream);\n\t\t\t\t} else {\n\t\t\t\t\tdcn20_split_stream_for_mpc(\n\t\t\t\t\t\t\t&context->res_ctx, dc->res_pool,\n\t\t\t\t\t\t\tpipe, hsplit_pipe);\n\t\t\t\t\tresource_build_scaling_params(pipe);\n\t\t\t\t\tresource_build_scaling_params(hsplit_pipe);\n\t\t\t\t}\n\t\t\t\tpipe_split_from[hsplit_pipe->pipe_idx] = pipe_idx;\n\t\t\t}\n\t\t} else if (hsplit_pipe && hsplit_pipe->plane_state == pipe->plane_state) {\n\t\t\t \n\t\t\tASSERT(0);\n\t\t}\n\t}\n\t \n\tif (!dcn20_validate_dsc(dc, context)) {\n\t\tcontext->bw_ctx.dml.vba.ValidationStatus[context->bw_ctx.dml.vba.soc.num_states] =\n\t\t\t\tDML_FAIL_DSC_VALIDATION_FAILURE;\n\t\tgoto validate_fail;\n\t}\n\n\t*vlevel_out = vlevel;\n\n\tout = true;\n\tgoto validate_out;\n\nvalidate_fail:\n\tout = false;\n\nvalidate_out:\n\treturn out;\n}\n\nbool dcn20_validate_bandwidth(struct dc *dc, struct dc_state *context,\n\t\tbool fast_validate)\n{\n\tbool voltage_supported;\n\tDC_FP_START();\n\tvoltage_supported = dcn20_validate_bandwidth_fp(dc, context, fast_validate);\n\tDC_FP_END();\n\treturn voltage_supported;\n}\n\nstruct pipe_ctx *dcn20_acquire_free_pipe_for_layer(\n\t\tconst struct dc_state *cur_ctx,\n\t\tstruct dc_state *new_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tconst struct pipe_ctx *opp_head)\n{\n\tstruct resource_context *res_ctx = &new_ctx->res_ctx;\n\tstruct pipe_ctx *otg_master = resource_get_otg_master_for_stream(res_ctx, opp_head->stream);\n\tstruct pipe_ctx *sec_dpp_pipe = resource_find_free_secondary_pipe_legacy(res_ctx, pool, otg_master);\n\n\tASSERT(otg_master);\n\n\tif (!sec_dpp_pipe)\n\t\treturn NULL;\n\n\tsec_dpp_pipe->stream = opp_head->stream;\n\tsec_dpp_pipe->stream_res.tg = opp_head->stream_res.tg;\n\tsec_dpp_pipe->stream_res.opp = opp_head->stream_res.opp;\n\n\tsec_dpp_pipe->plane_res.hubp = pool->hubps[sec_dpp_pipe->pipe_idx];\n\tsec_dpp_pipe->plane_res.ipp = pool->ipps[sec_dpp_pipe->pipe_idx];\n\tsec_dpp_pipe->plane_res.dpp = pool->dpps[sec_dpp_pipe->pipe_idx];\n\tsec_dpp_pipe->plane_res.mpcc_inst = pool->dpps[sec_dpp_pipe->pipe_idx]->inst;\n\n\treturn sec_dpp_pipe;\n}\n\nbool dcn20_get_dcc_compression_cap(const struct dc *dc,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output)\n{\n\treturn dc->res_pool->hubbub->funcs->get_dcc_compression_cap(\n\t\t\tdc->res_pool->hubbub,\n\t\t\tinput,\n\t\t\toutput);\n}\n\nstatic void dcn20_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn20_resource_pool *dcn20_pool = TO_DCN20_RES_POOL(*pool);\n\n\tdcn20_resource_destruct(dcn20_pool);\n\tkfree(dcn20_pool);\n\t*pool = NULL;\n}\n\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn20_get_dcc_compression_cap\n};\n\n\nenum dc_status dcn20_patch_unknown_plane_state(struct dc_plane_state *plane_state)\n{\n\tenum surface_pixel_format surf_pix_format = plane_state->format;\n\tunsigned int bpp = resource_pixel_format_to_bpp(surf_pix_format);\n\n\tplane_state->tiling_info.gfx9.swizzle = DC_SW_64KB_S;\n\tif (bpp == 64)\n\t\tplane_state->tiling_info.gfx9.swizzle = DC_SW_64KB_D;\n\n\treturn DC_OK;\n}\n\nstatic const struct resource_funcs dcn20_res_pool_funcs = {\n\t.destroy = dcn20_destroy_resource_pool,\n\t.link_enc_create = dcn20_link_encoder_create,\n\t.panel_cntl_create = dcn20_panel_cntl_create,\n\t.validate_bandwidth = dcn20_validate_bandwidth,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn20_acquire_free_pipe_for_layer,\n\t.add_stream_to_ctx = dcn20_add_stream_to_ctx,\n\t.add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,\n\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t.populate_dml_writeback_from_context = dcn20_populate_dml_writeback_from_context,\n\t.patch_unknown_plane_state = dcn20_patch_unknown_plane_state,\n\t.set_mcif_arb_params = dcn20_set_mcif_arb_params,\n\t.populate_dml_pipes = dcn20_populate_dml_pipes_from_context,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link\n};\n\nbool dcn20_dwbc_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn20_dwbc *dwbc20 = kzalloc(sizeof(struct dcn20_dwbc),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!dwbc20) {\n\t\t\tdm_error(\"DC: failed to create dwbc20!\\n\");\n\t\t\treturn false;\n\t\t}\n\t\tdcn20_dwbc_construct(dwbc20, ctx,\n\t\t\t\t&dwbc20_regs[i],\n\t\t\t\t&dwbc20_shift,\n\t\t\t\t&dwbc20_mask,\n\t\t\t\ti);\n\t\tpool->dwbc[i] = &dwbc20->base;\n\t}\n\treturn true;\n}\n\nbool dcn20_mmhubbub_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tASSERT(pipe_count > 0);\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn20_mmhubbub *mcif_wb20 = kzalloc(sizeof(struct dcn20_mmhubbub),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!mcif_wb20) {\n\t\t\tdm_error(\"DC: failed to create mcif_wb20!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn20_mmhubbub_construct(mcif_wb20, ctx,\n\t\t\t\t&mcif_wb20_regs[i],\n\t\t\t\t&mcif_wb20_shift,\n\t\t\t\t&mcif_wb20_mask,\n\t\t\t\ti);\n\n\t\tpool->mcif_wb[i] = &mcif_wb20->base;\n\t}\n\treturn true;\n}\n\nstatic struct pp_smu_funcs *dcn20_pp_smu_create(struct dc_context *ctx)\n{\n\tstruct pp_smu_funcs *pp_smu = kzalloc(sizeof(*pp_smu), GFP_ATOMIC);\n\n\tif (!pp_smu)\n\t\treturn pp_smu;\n\n\tdm_pp_get_funcs(ctx, pp_smu);\n\n\tif (pp_smu->ctx.ver != PP_SMU_VER_NV)\n\t\tpp_smu = memset(pp_smu, 0, sizeof(struct pp_smu_funcs));\n\n\treturn pp_smu;\n}\n\nstatic void dcn20_pp_smu_destroy(struct pp_smu_funcs **pp_smu)\n{\n\tif (pp_smu && *pp_smu) {\n\t\tkfree(*pp_smu);\n\t\t*pp_smu = NULL;\n\t}\n}\n\nstatic struct _vcs_dpi_soc_bounding_box_st *get_asic_rev_soc_bb(\n\tuint32_t hw_internal_rev)\n{\n\tif (ASICREV_IS_NAVI14_M(hw_internal_rev))\n\t\treturn &dcn2_0_nv14_soc;\n\n\tif (ASICREV_IS_NAVI12_P(hw_internal_rev))\n\t\treturn &dcn2_0_nv12_soc;\n\n\treturn &dcn2_0_soc;\n}\n\nstatic struct _vcs_dpi_ip_params_st *get_asic_rev_ip_params(\n\tuint32_t hw_internal_rev)\n{\n\t \n\tif (ASICREV_IS_NAVI14_M(hw_internal_rev))\n\t\treturn &dcn2_0_nv14_ip;\n\n\t \n\treturn &dcn2_0_ip;\n}\n\nstatic enum dml_project get_dml_project_version(uint32_t hw_internal_rev)\n{\n\treturn DML_PROJECT_NAVI10v2;\n}\n\nstatic bool init_soc_bounding_box(struct dc *dc,\n\t\t\t\t  struct dcn20_resource_pool *pool)\n{\n\tstruct _vcs_dpi_soc_bounding_box_st *loaded_bb =\n\t\t\tget_asic_rev_soc_bb(dc->ctx->asic_id.hw_internal_rev);\n\tstruct _vcs_dpi_ip_params_st *loaded_ip =\n\t\t\tget_asic_rev_ip_params(dc->ctx->asic_id.hw_internal_rev);\n\n\tDC_LOGGER_INIT(dc->ctx->logger);\n\n\tif (pool->base.pp_smu) {\n\t\tstruct pp_smu_nv_clock_table max_clocks = {0};\n\t\tunsigned int uclk_states[8] = {0};\n\t\tunsigned int num_states = 0;\n\t\tenum pp_smu_status status;\n\t\tbool clock_limits_available = false;\n\t\tbool uclk_states_available = false;\n\n\t\tif (pool->base.pp_smu->nv_funcs.get_uclk_dpm_states) {\n\t\t\tstatus = (pool->base.pp_smu->nv_funcs.get_uclk_dpm_states)\n\t\t\t\t(&pool->base.pp_smu->nv_funcs.pp_smu, uclk_states, &num_states);\n\n\t\t\tuclk_states_available = (status == PP_SMU_RESULT_OK);\n\t\t}\n\n\t\tif (pool->base.pp_smu->nv_funcs.get_maximum_sustainable_clocks) {\n\t\t\tstatus = (*pool->base.pp_smu->nv_funcs.get_maximum_sustainable_clocks)\n\t\t\t\t\t(&pool->base.pp_smu->nv_funcs.pp_smu, &max_clocks);\n\t\t\t \n\t\t\tif (max_clocks.dcfClockInKhz >= max_clocks.socClockInKhz)\n\t\t\t\tmax_clocks.dcfClockInKhz = max_clocks.socClockInKhz - 1000;\n\t\t\tclock_limits_available = (status == PP_SMU_RESULT_OK);\n\t\t}\n\n\t\tif (clock_limits_available && uclk_states_available && num_states) {\n\t\t\tDC_FP_START();\n\t\t\tdcn20_update_bounding_box(dc, loaded_bb, &max_clocks, uclk_states, num_states);\n\t\t\tDC_FP_END();\n\t\t} else if (clock_limits_available) {\n\t\t\tDC_FP_START();\n\t\t\tdcn20_cap_soc_clocks(loaded_bb, max_clocks);\n\t\t\tDC_FP_END();\n\t\t}\n\t}\n\n\tloaded_ip->max_num_otg = pool->base.res_cap->num_timing_generator;\n\tloaded_ip->max_num_dpp = pool->base.pipe_count;\n\tDC_FP_START();\n\tdcn20_patch_bounding_box(dc, loaded_bb);\n\tDC_FP_END();\n\treturn true;\n}\n\nstatic bool dcn20_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn20_resource_pool *pool)\n{\n\tint i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct irq_service_init_data init_data;\n\tstruct ddc_service_init_data ddc_init_data = {0};\n\tstruct _vcs_dpi_soc_bounding_box_st *loaded_bb =\n\t\t\tget_asic_rev_soc_bb(ctx->asic_id.hw_internal_rev);\n\tstruct _vcs_dpi_ip_params_st *loaded_ip =\n\t\t\tget_asic_rev_ip_params(ctx->asic_id.hw_internal_rev);\n\tenum dml_project dml_project_version =\n\t\t\tget_dml_project_version(ctx->asic_id.hw_internal_rev);\n\n\tctx->dc_bios->regs = &bios_regs;\n\tpool->base.funcs = &dcn20_res_pool_funcs;\n\n\tif (ASICREV_IS_NAVI14_M(ctx->asic_id.hw_internal_rev)) {\n\t\tpool->base.res_cap = &res_cap_nv14;\n\t\tpool->base.pipe_count = 5;\n\t\tpool->base.mpcc_count = 5;\n\t} else {\n\t\tpool->base.res_cap = &res_cap_nv10;\n\t\tpool->base.pipe_count = 6;\n\t\tpool->base.mpcc_count = 6;\n\t}\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\n\tdc->caps.max_downscale_ratio = 200;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 100;  \n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\n\tdc->caps.max_slave_planes = 1;\n\tdc->caps.max_slave_yuv_planes = 1;\n\tdc->caps.max_slave_rgb_planes = 1;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.post_csc = 0;\n\tdc->caps.color.dpp.gamma_corr = 0;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 1;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 0;\n\tdc->caps.color.mpc.num_3dluts = 0;\n\tdc->caps.color.mpc.shared_3d_lut = 0;\n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\tdc->caps.dp_hdmi21_pcon_support = true;\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\n\t\n\tdc->work_arounds.dedcn20_305_wa = true;\n\n\t\n\tif (dc->vm_helper)\n\t\tvm_helper_init(dc->vm_helper, 16);\n\n\t \n\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL0] =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL1] =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL2] =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL2,\n\t\t\t\t&clk_src_regs[2], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL3] =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL3,\n\t\t\t\t&clk_src_regs[3], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL4] =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL4,\n\t\t\t\t&clk_src_regs[4], false);\n\tpool->base.clock_sources[DCN20_CLK_SRC_PLL5] =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL5,\n\t\t\t\t&clk_src_regs[5], false);\n\tpool->base.clk_src_count = DCN20_CLK_SRC_TOTAL;\n\t \n\tpool->base.dp_clock_source =\n\t\t\tdcn20_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tpool->base.dccg = dccg2_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->base.dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\tpool->base.dmcu = dcn20_dmcu_create(ctx,\n\t\t\t&dmcu_regs,\n\t\t\t&dmcu_shift,\n\t\t\t&dmcu_mask);\n\tif (pool->base.dmcu == NULL) {\n\t\tdm_error(\"DC: failed to create dmcu!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\tpool->base.abm = dce_abm_create(ctx,\n\t\t\t&abm_regs,\n\t\t\t&abm_shift,\n\t\t\t&abm_mask);\n\tif (pool->base.abm == NULL) {\n\t\tdm_error(\"DC: failed to create abm!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\tpool->base.pp_smu = dcn20_pp_smu_create(ctx);\n\n\n\tif (!init_soc_bounding_box(dc, pool)) {\n\t\tdm_error(\"DC: failed to initialize soc bounding box!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\tdml_init_instance(&dc->dml, loaded_bb, loaded_ip, dml_project_version);\n\n\tif (!dc->debug.disable_pplib_wm_range) {\n\t\tstruct pp_smu_wm_range_sets ranges = {0};\n\t\tint i = 0;\n\n\t\tranges.num_reader_wm_sets = 0;\n\n\t\tif (loaded_bb->num_states == 1) {\n\t\t\tranges.reader_wm_sets[0].wm_inst = i;\n\t\t\tranges.reader_wm_sets[0].min_drain_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MIN;\n\t\t\tranges.reader_wm_sets[0].max_drain_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MAX;\n\t\t\tranges.reader_wm_sets[0].min_fill_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MIN;\n\t\t\tranges.reader_wm_sets[0].max_fill_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MAX;\n\n\t\t\tranges.num_reader_wm_sets = 1;\n\t\t} else if (loaded_bb->num_states > 1) {\n\t\t\tfor (i = 0; i < 4 && i < loaded_bb->num_states; i++) {\n\t\t\t\tranges.reader_wm_sets[i].wm_inst = i;\n\t\t\t\tranges.reader_wm_sets[i].min_drain_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MIN;\n\t\t\t\tranges.reader_wm_sets[i].max_drain_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MAX;\n\t\t\t\tDC_FP_START();\n\t\t\t\tdcn20_fpu_set_wm_ranges(i, &ranges, loaded_bb);\n\t\t\t\tDC_FP_END();\n\n\t\t\t\tranges.num_reader_wm_sets = i + 1;\n\t\t\t}\n\n\t\t\tranges.reader_wm_sets[0].min_fill_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MIN;\n\t\t\tranges.reader_wm_sets[ranges.num_reader_wm_sets - 1].max_fill_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MAX;\n\t\t}\n\n\t\tranges.num_writer_wm_sets = 1;\n\n\t\tranges.writer_wm_sets[0].wm_inst = 0;\n\t\tranges.writer_wm_sets[0].min_fill_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MIN;\n\t\tranges.writer_wm_sets[0].max_fill_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MAX;\n\t\tranges.writer_wm_sets[0].min_drain_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MIN;\n\t\tranges.writer_wm_sets[0].max_drain_clk_mhz = PP_SMU_WM_SET_RANGE_CLK_UNCONSTRAINED_MAX;\n\n\t\t \n\t\tif (pool->base.pp_smu->nv_funcs.set_wm_ranges)\n\t\t\tpool->base.pp_smu->nv_funcs.set_wm_ranges(&pool->base.pp_smu->nv_funcs.pp_smu, &ranges);\n\t}\n\n\tinit_data.ctx = dc->ctx;\n\tpool->base.irqs = dal_irq_service_dcn20_create(&init_data);\n\tif (!pool->base.irqs)\n\t\tgoto create_fail;\n\n\t \n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.hubps[i] = dcn20_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create memory input!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.ipps[i] = dcn20_ipp_create(ctx, i);\n\t\tif (pool->base.ipps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create input pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.dpps[i] = dcn20_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn20_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn20_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tpool->base.opps[i] = dcn20_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tpool->base.timing_generators[i] = dcn20_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tpool->base.timing_generator_count = i;\n\n\tpool->base.mpc = dcn20_mpc_create(ctx);\n\tif (pool->base.mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tpool->base.hubbub = dcn20_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tpool->base.dscs[i] = dcn20_dsc_create(ctx, i);\n\t\tif (pool->base.dscs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create display stream compressor %d!\\n\", i);\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tif (!dcn20_dwbc_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create dwbc!\\n\");\n\t\tgoto create_fail;\n\t}\n\tif (!dcn20_mmhubbub_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mcif_wb!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\tdcn20_hw_sequencer_construct(dc);\n\n\t\n\t\n\t\n\t\n\t\n\t\n\tif (ASICREV_IS_NAVI12_P(dc->ctx->asic_id.hw_internal_rev)) {\n\t\tdc->hwseq->funcs.enable_power_gating_plane = NULL;\n\t\tdc->debug.disable_dpp_power_gate = true;\n\t\tdc->debug.disable_hubp_power_gate = true;\n\t}\n\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\tif (dc->ctx->dc_bios->fw_info.oem_i2c_present) {\n\t\tddc_init_data.ctx = dc->ctx;\n\t\tddc_init_data.link = NULL;\n\t\tddc_init_data.id.id = dc->ctx->dc_bios->fw_info.oem_i2c_obj_id;\n\t\tddc_init_data.id.enum_id = 0;\n\t\tddc_init_data.id.type = OBJECT_TYPE_GENERIC;\n\t\tpool->base.oem_device = dc->link_srv->create_ddc_service(&ddc_init_data);\n\t} else {\n\t\tpool->base.oem_device = NULL;\n\t}\n\n\treturn true;\n\ncreate_fail:\n\n\tdcn20_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn20_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn20_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn20_resource_pool), GFP_ATOMIC);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn20_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}