CAPI=2:

name: retrobus:test:test_minimal:0.1.0

description: Simple test project for Chisel migration (migrated from Lucid)

filesets:
  rtl:
    files:
      - ../../chisel/generated/test_minimal.sv
    file_type: systemVerilogSource

  constraints:
    files:
      - ../../shared-constraints/alchitry.xdc : {file_type: xdc}

targets:
  default: &default
    filesets: [rtl]
    toplevel: alchitry_top

  synth:
    <<: *default
    flow: vivado
    filesets_append: [constraints]
    flow_options:
      part: xc7a35tftg256-1

generate:
  chisel:
    generator: chisel
    parameters:
      output_dir: ../../chisel/generated
      top_module: test_minimal