// Seed: 2078714332
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3
);
  logic id_5 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd8,
    parameter id_21 = 32'd53
) (
    input tri1 id_0,
    output wor id_1,
    output uwire id_2["" <->  1 : id_15],
    input tri1 id_3,
    output supply1 id_4,
    output tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri id_8,
    input tri id_9,
    input supply0 id_10,
    output wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input supply0 _id_15,
    output wor id_16,
    input tri1 id_17,
    input uwire id_18,
    input tri id_19,
    output tri id_20,
    input wor _id_21,
    input tri0 id_22
);
  logic [7:0][-1 : id_21] id_24, \id_25 ;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19,
      id_6
  );
  assign \id_25 [-1'h0] = 1'b0 == -1;
endmodule
