

================================================================
== Vivado HLS Report for 'flightmain'
================================================================
* Date:           Tue Jun  4 22:42:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Flight_Main
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   40|   53|   40|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2  |   18|   18|         3|          -|          -|     6|    no    |
        |- Loop 3  |   18|   18|         3|          -|          -|     6|    no    |
        |- Loop 4  |   18|   18|         3|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    239|
|FIFO             |        -|      -|       -|      -|
|Instance         |       14|      -|     843|    967|
|Memory           |        0|      -|      32|      2|
|Multiplexer      |        -|      -|       -|    760|
|Register         |        -|      -|     185|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      0|    1060|   1968|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |flightmain_CTRL_s_axi_U   |flightmain_CTRL_s_axi   |        4|      0|  196|  180|
    |flightmain_OUT_r_m_axi_U  |flightmain_OUT_r_m_axi  |        2|      0|  537|  677|
    |flightmain_TEST_s_axi_U   |flightmain_TEST_s_axi   |        8|      0|  110|  110|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       14|      0|  843|  967|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------+---------+----+----+------+-----+------+-------------+
    |buffer_V_U  |flightmain_buffer_V  |        0|  32|   2|     6|   16|     1|           96|
    +------------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                     |        0|  32|   2|     6|   16|     1|           96|
    +------------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_901_p2                         |     +    |      0|  0|  12|           3|           1|
    |i_2_fu_1098_p2                        |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_1081_p2                        |     +    |      0|  0|  12|           3|           1|
    |i_4_fu_1064_p2                        |     +    |      0|  0|  12|           3|           1|
    |ret_V_1_fu_940_p2                     |     +    |      0|  0|  12|           1|           3|
    |ret_V_3_fu_996_p2                     |     +    |      0|  0|  12|           1|           3|
    |ap_predicate_op138_writereq_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op140_writereq_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op153_writereq_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op166_writereq_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op217_writeresp_state17  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op220_writeresp_state17  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_895_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_1092_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond3_fu_1075_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_1058_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |grp_fu_747_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_753_p2                         |   icmp   |      0|  0|  13|          16|          10|
    |grp_fu_759_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_765_p2                         |   icmp   |      0|  0|  13|          16|          10|
    |tmp_5_fu_990_p2                       |   icmp   |      0|  0|  13|          13|           1|
    |tmp_6_fu_934_p2                       |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_fu_962_p2                       |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_state10_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    or    |      0|  0|   2|           1|           1|
    |brmerge1_fu_1030_p2                   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1048_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_1042_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_1018_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_1024_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_1036_p2                        |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_1002_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_2_fu_954_p3                         |  select  |      0|  0|   3|           1|           3|
    |p_3_fu_1010_p3                        |  select  |      0|  0|   3|           1|           3|
    |p_s_fu_946_p3                         |  select  |      0|  0|   3|           1|           3|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 239|         139|          91|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |OUT_r_AWADDR                  |   38|          7|   32|        224|
    |OUT_r_AWLEN                   |   15|          3|   32|         96|
    |OUT_r_WDATA                   |   27|          5|   16|         80|
    |OUT_r_blk_n_AR                |    9|          2|    1|          2|
    |OUT_r_blk_n_AW                |    9|          2|    1|          2|
    |OUT_r_blk_n_B                 |    9|          2|    1|          2|
    |OUT_r_blk_n_R                 |    9|          2|    1|          2|
    |OUT_r_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                     |  377|         86|    1|         86|
    |ap_sig_ioackin_OUT_r_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY   |    9|          2|    1|          2|
    |buffer_V_address0             |   41|          8|    3|         24|
    |buffer_V_address1             |   33|          6|    3|         18|
    |i1_reg_736                    |    9|          2|    3|          6|
    |i2_reg_725                    |    9|          2|    3|          6|
    |i3_reg_714                    |    9|          2|    3|          6|
    |i_reg_703                     |    9|          2|    3|          6|
    |reg_821                       |    9|          2|   16|         32|
    |test_V_address0               |   56|         13|   12|        156|
    |test_V_d0                     |   56|         13|   32|        416|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  760|        167|  167|       1172|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  85|   0|   85|          0|
    |ap_reg_ioackin_OUT_r_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY   |   1|   0|    1|          0|
    |brmerge1_reg_1212             |   1|   0|    1|          0|
    |brmerge_reg_1216              |   1|   0|    1|          0|
    |i1_reg_736                    |   3|   0|    3|          0|
    |i2_reg_725                    |   3|   0|    3|          0|
    |i3_reg_714                    |   3|   0|    3|          0|
    |i_1_reg_1171                  |   3|   0|    3|          0|
    |i_2_reg_1255                  |   3|   0|    3|          0|
    |i_3_reg_1242                  |   3|   0|    3|          0|
    |i_4_reg_1223                  |   3|   0|    3|          0|
    |i_reg_703                     |   3|   0|    3|          0|
    |p_3_reg_1208                  |   3|   0|    3|          0|
    |p_Val2_1_reg_1199             |  16|   0|   16|          0|
    |p_Val2_s_reg_1186             |  16|   0|   16|          0|
    |reg_821                       |  16|   0|   16|          0|
    |reg_891                       |  16|   0|   16|          0|
    |tmp_4_reg_1176                |   3|   0|   64|         61|
    |tmp_8_reg_1195                |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 185|   0|  246|         61|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  flightmain  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

