

================================================================
== Vitis HLS Report for 'bf16_to_float'
================================================================
* Date:           Sat Oct 25 22:45:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.739 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49154|    49154|  0.492 ms|  0.492 ms|  49154|  49154|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- bf16_to_float_loop  |    49152|    49152|         2|          1|          1|  49152|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 0, i16 %i" [./bf16_accl.h:49]   --->   Operation 8 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln49 = store i33 0, i33 %phi_mul" [./bf16_accl.h:49]   --->   Operation 9 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 0, i16 %phi_urem" [./bf16_accl.h:49]   --->   Operation 10 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [./bf16_accl.h:49]   --->   Operation 11 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [./bf16_accl.h:49]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.10ns)   --->   "%icmp_ln49 = icmp_eq  i16 %i_1, i16 49152" [./bf16_accl.h:49]   --->   Operation 14 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln49 = add i16 %i_1, i16 1" [./bf16_accl.h:49]   --->   Operation 16 'add' 'add_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %for.end" [./bf16_accl.h:49]   --->   Operation 17 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul_load = load i33 %phi_mul" [./bf16_accl.h:51]   --->   Operation 18 'load' 'phi_mul_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i_1" [./bf16_accl.h:49]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i16 %buf0, i64 0, i64 %i_cast" [./bf16_accl.h:50]   --->   Operation 20 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.23ns)   --->   "%buf0_load = load i16 %buf0_addr" [./bf16_accl.h:50]   --->   Operation 21 'load' 'buf0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_2 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln51 = add i33 %phi_mul_load, i33 87382" [./bf16_accl.h:51]   --->   Operation 22 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i33.i32.i32, i33 %phi_mul_load, i32 26, i32 31" [./bf16_accl.h:51]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%switch_ln51 = switch i6 %trunc_ln, void %arrayidx21.case.63, i6 0, void %arrayidx21.case.0, i6 1, void %arrayidx21.case.1, i6 2, void %arrayidx21.case.2, i6 3, void %arrayidx21.case.3, i6 4, void %arrayidx21.case.4, i6 5, void %arrayidx21.case.5, i6 6, void %arrayidx21.case.6, i6 7, void %arrayidx21.case.7, i6 8, void %arrayidx21.case.8, i6 9, void %arrayidx21.case.9, i6 10, void %arrayidx21.case.10, i6 11, void %arrayidx21.case.11, i6 12, void %arrayidx21.case.12, i6 13, void %arrayidx21.case.13, i6 14, void %arrayidx21.case.14, i6 15, void %arrayidx21.case.15, i6 16, void %arrayidx21.case.16, i6 17, void %arrayidx21.case.17, i6 18, void %arrayidx21.case.18, i6 19, void %arrayidx21.case.19, i6 20, void %arrayidx21.case.20, i6 21, void %arrayidx21.case.21, i6 22, void %arrayidx21.case.22, i6 23, void %arrayidx21.case.23, i6 24, void %arrayidx21.case.24, i6 25, void %arrayidx21.case.25, i6 26, void %arrayidx21.case.26, i6 27, void %arrayidx21.case.27, i6 28, void %arrayidx21.case.28, i6 29, void %arrayidx21.case.29, i6 30, void %arrayidx21.case.30, i6 31, void %arrayidx21.case.31, i6 32, void %arrayidx21.case.32, i6 33, void %arrayidx21.case.33, i6 34, void %arrayidx21.case.34, i6 35, void %arrayidx21.case.35, i6 36, void %arrayidx21.case.36, i6 37, void %arrayidx21.case.37, i6 38, void %arrayidx21.case.38, i6 39, void %arrayidx21.case.39, i6 40, void %arrayidx21.case.40, i6 41, void %arrayidx21.case.41, i6 42, void %arrayidx21.case.42, i6 43, void %arrayidx21.case.43, i6 44, void %arrayidx21.case.44, i6 45, void %arrayidx21.case.45, i6 46, void %arrayidx21.case.46, i6 47, void %arrayidx21.case.47, i6 48, void %arrayidx21.case.48, i6 49, void %arrayidx21.case.49, i6 50, void %arrayidx21.case.50, i6 51, void %arrayidx21.case.51, i6 52, void %arrayidx21.case.52, i6 53, void %arrayidx21.case.53, i6 54, void %arrayidx21.case.54, i6 55, void %arrayidx21.case.55, i6 56, void %arrayidx21.case.56, i6 57, void %arrayidx21.case.57, i6 58, void %arrayidx21.case.58, i6 59, void %arrayidx21.case.59, i6 60, void %arrayidx21.case.60, i6 61, void %arrayidx21.case.61, i6 62, void %arrayidx21.case.62" [./bf16_accl.h:51]   --->   Operation 24 'switch' 'switch_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.44>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 %add_ln49, i16 %i" [./bf16_accl.h:49]   --->   Operation 25 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln49 = store i33 %add_ln51, i33 %phi_mul" [./bf16_accl.h:49]   --->   Operation 26 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [./bf16_accl.h:53]   --->   Operation 231 'ret' 'ret_ln53' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i16 %phi_urem" [./bf16_accl.h:51]   --->   Operation 27 'load' 'phi_urem_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [./bf16_accl.h:49]   --->   Operation 28 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.23ns)   --->   "%buf0_load = load i16 %buf0_addr" [./bf16_accl.h:50]   --->   Operation 29 'load' 'buf0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %buf0_load, i16 0" [./bf16_accl.h:50]   --->   Operation 30 'bitconcatenate' 'x_f32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %x_f32" [./bf16_accl.h:51]   --->   Operation 31 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i16 %phi_urem_load_1" [./bf16_accl.h:51]   --->   Operation 32 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 33 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 34 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 35 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 36 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 37 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 38 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 39 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 40 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%out_8_addr = getelementptr i32 %out_8, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 41 'getelementptr' 'out_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%out_9_addr = getelementptr i32 %out_9, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 42 'getelementptr' 'out_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%out_10_addr = getelementptr i32 %out_10, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 43 'getelementptr' 'out_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%out_11_addr = getelementptr i32 %out_11, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 44 'getelementptr' 'out_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_12_addr = getelementptr i32 %out_12, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 45 'getelementptr' 'out_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%out_13_addr = getelementptr i32 %out_13, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 46 'getelementptr' 'out_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%out_14_addr = getelementptr i32 %out_14, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 47 'getelementptr' 'out_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%out_15_addr = getelementptr i32 %out_15, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 48 'getelementptr' 'out_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%out_16_addr = getelementptr i32 %out_16, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 49 'getelementptr' 'out_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%out_17_addr = getelementptr i32 %out_17, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 50 'getelementptr' 'out_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%out_18_addr = getelementptr i32 %out_18, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 51 'getelementptr' 'out_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%out_19_addr = getelementptr i32 %out_19, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 52 'getelementptr' 'out_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%out_20_addr = getelementptr i32 %out_20, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 53 'getelementptr' 'out_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%out_21_addr = getelementptr i32 %out_21, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 54 'getelementptr' 'out_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%out_22_addr = getelementptr i32 %out_22, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 55 'getelementptr' 'out_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%out_23_addr = getelementptr i32 %out_23, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 56 'getelementptr' 'out_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%out_24_addr = getelementptr i32 %out_24, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 57 'getelementptr' 'out_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%out_25_addr = getelementptr i32 %out_25, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 58 'getelementptr' 'out_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%out_26_addr = getelementptr i32 %out_26, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 59 'getelementptr' 'out_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%out_27_addr = getelementptr i32 %out_27, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 60 'getelementptr' 'out_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%out_28_addr = getelementptr i32 %out_28, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 61 'getelementptr' 'out_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%out_29_addr = getelementptr i32 %out_29, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 62 'getelementptr' 'out_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%out_30_addr = getelementptr i32 %out_30, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 63 'getelementptr' 'out_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%out_31_addr = getelementptr i32 %out_31, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 64 'getelementptr' 'out_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%out_32_addr = getelementptr i32 %out_32, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 65 'getelementptr' 'out_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%out_33_addr = getelementptr i32 %out_33, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 66 'getelementptr' 'out_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%out_34_addr = getelementptr i32 %out_34, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 67 'getelementptr' 'out_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%out_35_addr = getelementptr i32 %out_35, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 68 'getelementptr' 'out_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%out_36_addr = getelementptr i32 %out_36, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 69 'getelementptr' 'out_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%out_37_addr = getelementptr i32 %out_37, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 70 'getelementptr' 'out_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%out_38_addr = getelementptr i32 %out_38, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 71 'getelementptr' 'out_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%out_39_addr = getelementptr i32 %out_39, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 72 'getelementptr' 'out_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%out_40_addr = getelementptr i32 %out_40, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 73 'getelementptr' 'out_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%out_41_addr = getelementptr i32 %out_41, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 74 'getelementptr' 'out_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%out_42_addr = getelementptr i32 %out_42, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 75 'getelementptr' 'out_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%out_43_addr = getelementptr i32 %out_43, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 76 'getelementptr' 'out_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%out_44_addr = getelementptr i32 %out_44, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 77 'getelementptr' 'out_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%out_45_addr = getelementptr i32 %out_45, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 78 'getelementptr' 'out_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%out_46_addr = getelementptr i32 %out_46, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 79 'getelementptr' 'out_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%out_47_addr = getelementptr i32 %out_47, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 80 'getelementptr' 'out_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%out_48_addr = getelementptr i32 %out_48, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 81 'getelementptr' 'out_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%out_49_addr = getelementptr i32 %out_49, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 82 'getelementptr' 'out_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%out_50_addr = getelementptr i32 %out_50, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 83 'getelementptr' 'out_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%out_51_addr = getelementptr i32 %out_51, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 84 'getelementptr' 'out_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%out_52_addr = getelementptr i32 %out_52, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 85 'getelementptr' 'out_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%out_53_addr = getelementptr i32 %out_53, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 86 'getelementptr' 'out_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%out_54_addr = getelementptr i32 %out_54, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 87 'getelementptr' 'out_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%out_55_addr = getelementptr i32 %out_55, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 88 'getelementptr' 'out_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%out_56_addr = getelementptr i32 %out_56, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 89 'getelementptr' 'out_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%out_57_addr = getelementptr i32 %out_57, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 90 'getelementptr' 'out_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%out_58_addr = getelementptr i32 %out_58, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 91 'getelementptr' 'out_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%out_59_addr = getelementptr i32 %out_59, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 92 'getelementptr' 'out_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%out_60_addr = getelementptr i32 %out_60, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 93 'getelementptr' 'out_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%out_61_addr = getelementptr i32 %out_61, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 94 'getelementptr' 'out_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%out_62_addr = getelementptr i32 %out_62, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 95 'getelementptr' 'out_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%out_63_addr = getelementptr i32 %out_63, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 96 'getelementptr' 'out_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_62_addr" [./bf16_accl.h:51]   --->   Operation 97 'store' 'store_ln51' <Predicate = (trunc_ln == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 98 'br' 'br_ln51' <Predicate = (trunc_ln == 62)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_61_addr" [./bf16_accl.h:51]   --->   Operation 99 'store' 'store_ln51' <Predicate = (trunc_ln == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 100 'br' 'br_ln51' <Predicate = (trunc_ln == 61)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_60_addr" [./bf16_accl.h:51]   --->   Operation 101 'store' 'store_ln51' <Predicate = (trunc_ln == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 102 'br' 'br_ln51' <Predicate = (trunc_ln == 60)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_59_addr" [./bf16_accl.h:51]   --->   Operation 103 'store' 'store_ln51' <Predicate = (trunc_ln == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 104 'br' 'br_ln51' <Predicate = (trunc_ln == 59)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_58_addr" [./bf16_accl.h:51]   --->   Operation 105 'store' 'store_ln51' <Predicate = (trunc_ln == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 106 'br' 'br_ln51' <Predicate = (trunc_ln == 58)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_57_addr" [./bf16_accl.h:51]   --->   Operation 107 'store' 'store_ln51' <Predicate = (trunc_ln == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 108 'br' 'br_ln51' <Predicate = (trunc_ln == 57)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_56_addr" [./bf16_accl.h:51]   --->   Operation 109 'store' 'store_ln51' <Predicate = (trunc_ln == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 110 'br' 'br_ln51' <Predicate = (trunc_ln == 56)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_55_addr" [./bf16_accl.h:51]   --->   Operation 111 'store' 'store_ln51' <Predicate = (trunc_ln == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 112 'br' 'br_ln51' <Predicate = (trunc_ln == 55)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_54_addr" [./bf16_accl.h:51]   --->   Operation 113 'store' 'store_ln51' <Predicate = (trunc_ln == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 114 'br' 'br_ln51' <Predicate = (trunc_ln == 54)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_53_addr" [./bf16_accl.h:51]   --->   Operation 115 'store' 'store_ln51' <Predicate = (trunc_ln == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 116 'br' 'br_ln51' <Predicate = (trunc_ln == 53)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_52_addr" [./bf16_accl.h:51]   --->   Operation 117 'store' 'store_ln51' <Predicate = (trunc_ln == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 118 'br' 'br_ln51' <Predicate = (trunc_ln == 52)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_51_addr" [./bf16_accl.h:51]   --->   Operation 119 'store' 'store_ln51' <Predicate = (trunc_ln == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 120 'br' 'br_ln51' <Predicate = (trunc_ln == 51)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_50_addr" [./bf16_accl.h:51]   --->   Operation 121 'store' 'store_ln51' <Predicate = (trunc_ln == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 122 'br' 'br_ln51' <Predicate = (trunc_ln == 50)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_49_addr" [./bf16_accl.h:51]   --->   Operation 123 'store' 'store_ln51' <Predicate = (trunc_ln == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 124 'br' 'br_ln51' <Predicate = (trunc_ln == 49)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_48_addr" [./bf16_accl.h:51]   --->   Operation 125 'store' 'store_ln51' <Predicate = (trunc_ln == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 126 'br' 'br_ln51' <Predicate = (trunc_ln == 48)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_47_addr" [./bf16_accl.h:51]   --->   Operation 127 'store' 'store_ln51' <Predicate = (trunc_ln == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 128 'br' 'br_ln51' <Predicate = (trunc_ln == 47)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_46_addr" [./bf16_accl.h:51]   --->   Operation 129 'store' 'store_ln51' <Predicate = (trunc_ln == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 130 'br' 'br_ln51' <Predicate = (trunc_ln == 46)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_45_addr" [./bf16_accl.h:51]   --->   Operation 131 'store' 'store_ln51' <Predicate = (trunc_ln == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 132 'br' 'br_ln51' <Predicate = (trunc_ln == 45)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_44_addr" [./bf16_accl.h:51]   --->   Operation 133 'store' 'store_ln51' <Predicate = (trunc_ln == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 134 'br' 'br_ln51' <Predicate = (trunc_ln == 44)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_43_addr" [./bf16_accl.h:51]   --->   Operation 135 'store' 'store_ln51' <Predicate = (trunc_ln == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 136 'br' 'br_ln51' <Predicate = (trunc_ln == 43)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_42_addr" [./bf16_accl.h:51]   --->   Operation 137 'store' 'store_ln51' <Predicate = (trunc_ln == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 138 'br' 'br_ln51' <Predicate = (trunc_ln == 42)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_41_addr" [./bf16_accl.h:51]   --->   Operation 139 'store' 'store_ln51' <Predicate = (trunc_ln == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 140 'br' 'br_ln51' <Predicate = (trunc_ln == 41)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_40_addr" [./bf16_accl.h:51]   --->   Operation 141 'store' 'store_ln51' <Predicate = (trunc_ln == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 142 'br' 'br_ln51' <Predicate = (trunc_ln == 40)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_39_addr" [./bf16_accl.h:51]   --->   Operation 143 'store' 'store_ln51' <Predicate = (trunc_ln == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 144 'br' 'br_ln51' <Predicate = (trunc_ln == 39)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_38_addr" [./bf16_accl.h:51]   --->   Operation 145 'store' 'store_ln51' <Predicate = (trunc_ln == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 146 'br' 'br_ln51' <Predicate = (trunc_ln == 38)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_37_addr" [./bf16_accl.h:51]   --->   Operation 147 'store' 'store_ln51' <Predicate = (trunc_ln == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 148 'br' 'br_ln51' <Predicate = (trunc_ln == 37)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_36_addr" [./bf16_accl.h:51]   --->   Operation 149 'store' 'store_ln51' <Predicate = (trunc_ln == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 150 'br' 'br_ln51' <Predicate = (trunc_ln == 36)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_35_addr" [./bf16_accl.h:51]   --->   Operation 151 'store' 'store_ln51' <Predicate = (trunc_ln == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 152 'br' 'br_ln51' <Predicate = (trunc_ln == 35)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_34_addr" [./bf16_accl.h:51]   --->   Operation 153 'store' 'store_ln51' <Predicate = (trunc_ln == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 154 'br' 'br_ln51' <Predicate = (trunc_ln == 34)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_33_addr" [./bf16_accl.h:51]   --->   Operation 155 'store' 'store_ln51' <Predicate = (trunc_ln == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 156 'br' 'br_ln51' <Predicate = (trunc_ln == 33)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_32_addr" [./bf16_accl.h:51]   --->   Operation 157 'store' 'store_ln51' <Predicate = (trunc_ln == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 158 'br' 'br_ln51' <Predicate = (trunc_ln == 32)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_31_addr" [./bf16_accl.h:51]   --->   Operation 159 'store' 'store_ln51' <Predicate = (trunc_ln == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 160 'br' 'br_ln51' <Predicate = (trunc_ln == 31)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_30_addr" [./bf16_accl.h:51]   --->   Operation 161 'store' 'store_ln51' <Predicate = (trunc_ln == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 162 'br' 'br_ln51' <Predicate = (trunc_ln == 30)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_29_addr" [./bf16_accl.h:51]   --->   Operation 163 'store' 'store_ln51' <Predicate = (trunc_ln == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 164 'br' 'br_ln51' <Predicate = (trunc_ln == 29)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_28_addr" [./bf16_accl.h:51]   --->   Operation 165 'store' 'store_ln51' <Predicate = (trunc_ln == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 166 'br' 'br_ln51' <Predicate = (trunc_ln == 28)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_27_addr" [./bf16_accl.h:51]   --->   Operation 167 'store' 'store_ln51' <Predicate = (trunc_ln == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 168 'br' 'br_ln51' <Predicate = (trunc_ln == 27)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_26_addr" [./bf16_accl.h:51]   --->   Operation 169 'store' 'store_ln51' <Predicate = (trunc_ln == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 170 'br' 'br_ln51' <Predicate = (trunc_ln == 26)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_25_addr" [./bf16_accl.h:51]   --->   Operation 171 'store' 'store_ln51' <Predicate = (trunc_ln == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 172 'br' 'br_ln51' <Predicate = (trunc_ln == 25)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_24_addr" [./bf16_accl.h:51]   --->   Operation 173 'store' 'store_ln51' <Predicate = (trunc_ln == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 174 'br' 'br_ln51' <Predicate = (trunc_ln == 24)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_23_addr" [./bf16_accl.h:51]   --->   Operation 175 'store' 'store_ln51' <Predicate = (trunc_ln == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 176 'br' 'br_ln51' <Predicate = (trunc_ln == 23)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_22_addr" [./bf16_accl.h:51]   --->   Operation 177 'store' 'store_ln51' <Predicate = (trunc_ln == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 178 'br' 'br_ln51' <Predicate = (trunc_ln == 22)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_21_addr" [./bf16_accl.h:51]   --->   Operation 179 'store' 'store_ln51' <Predicate = (trunc_ln == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 180 'br' 'br_ln51' <Predicate = (trunc_ln == 21)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_20_addr" [./bf16_accl.h:51]   --->   Operation 181 'store' 'store_ln51' <Predicate = (trunc_ln == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 182 'br' 'br_ln51' <Predicate = (trunc_ln == 20)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_19_addr" [./bf16_accl.h:51]   --->   Operation 183 'store' 'store_ln51' <Predicate = (trunc_ln == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 184 'br' 'br_ln51' <Predicate = (trunc_ln == 19)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_18_addr" [./bf16_accl.h:51]   --->   Operation 185 'store' 'store_ln51' <Predicate = (trunc_ln == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 186 'br' 'br_ln51' <Predicate = (trunc_ln == 18)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_17_addr" [./bf16_accl.h:51]   --->   Operation 187 'store' 'store_ln51' <Predicate = (trunc_ln == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 188 'br' 'br_ln51' <Predicate = (trunc_ln == 17)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_16_addr" [./bf16_accl.h:51]   --->   Operation 189 'store' 'store_ln51' <Predicate = (trunc_ln == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 190 'br' 'br_ln51' <Predicate = (trunc_ln == 16)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_15_addr" [./bf16_accl.h:51]   --->   Operation 191 'store' 'store_ln51' <Predicate = (trunc_ln == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 192 'br' 'br_ln51' <Predicate = (trunc_ln == 15)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_14_addr" [./bf16_accl.h:51]   --->   Operation 193 'store' 'store_ln51' <Predicate = (trunc_ln == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 194 'br' 'br_ln51' <Predicate = (trunc_ln == 14)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_13_addr" [./bf16_accl.h:51]   --->   Operation 195 'store' 'store_ln51' <Predicate = (trunc_ln == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 196 'br' 'br_ln51' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_12_addr" [./bf16_accl.h:51]   --->   Operation 197 'store' 'store_ln51' <Predicate = (trunc_ln == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 198 'br' 'br_ln51' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_11_addr" [./bf16_accl.h:51]   --->   Operation 199 'store' 'store_ln51' <Predicate = (trunc_ln == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 200 'br' 'br_ln51' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_10_addr" [./bf16_accl.h:51]   --->   Operation 201 'store' 'store_ln51' <Predicate = (trunc_ln == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 202 'br' 'br_ln51' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_9_addr" [./bf16_accl.h:51]   --->   Operation 203 'store' 'store_ln51' <Predicate = (trunc_ln == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 204 'br' 'br_ln51' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_8_addr" [./bf16_accl.h:51]   --->   Operation 205 'store' 'store_ln51' <Predicate = (trunc_ln == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 206 'br' 'br_ln51' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_7_addr" [./bf16_accl.h:51]   --->   Operation 207 'store' 'store_ln51' <Predicate = (trunc_ln == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 208 'br' 'br_ln51' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_6_addr" [./bf16_accl.h:51]   --->   Operation 209 'store' 'store_ln51' <Predicate = (trunc_ln == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 210 'br' 'br_ln51' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_5_addr" [./bf16_accl.h:51]   --->   Operation 211 'store' 'store_ln51' <Predicate = (trunc_ln == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 212 'br' 'br_ln51' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_4_addr" [./bf16_accl.h:51]   --->   Operation 213 'store' 'store_ln51' <Predicate = (trunc_ln == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 214 'br' 'br_ln51' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_3_addr" [./bf16_accl.h:51]   --->   Operation 215 'store' 'store_ln51' <Predicate = (trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 216 'br' 'br_ln51' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_2_addr" [./bf16_accl.h:51]   --->   Operation 217 'store' 'store_ln51' <Predicate = (trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 218 'br' 'br_ln51' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_1_addr" [./bf16_accl.h:51]   --->   Operation 219 'store' 'store_ln51' <Predicate = (trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 220 'br' 'br_ln51' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_0_addr" [./bf16_accl.h:51]   --->   Operation 221 'store' 'store_ln51' <Predicate = (trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 222 'br' 'br_ln51' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i10 %out_63_addr" [./bf16_accl.h:51]   --->   Operation 223 'store' 'store_ln51' <Predicate = (trunc_ln == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 224 'br' 'br_ln51' <Predicate = (trunc_ln == 63)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%phi_urem_load = load i16 %phi_urem" [./bf16_accl.h:49]   --->   Operation 225 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.85ns)   --->   "%add_ln49_1 = add i16 %phi_urem_load, i16 1" [./bf16_accl.h:49]   --->   Operation 226 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (1.10ns)   --->   "%icmp_ln49_1 = icmp_ult  i16 %add_ln49_1, i16 768" [./bf16_accl.h:49]   --->   Operation 227 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.35ns)   --->   "%select_ln49 = select i1 %icmp_ln49_1, i16 %add_ln49_1, i16 0" [./bf16_accl.h:49]   --->   Operation 228 'select' 'select_ln49' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 %select_ln49, i16 %phi_urem" [./bf16_accl.h:49]   --->   Operation 229 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [./bf16_accl.h:49]   --->   Operation 230 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [68]  (0 ns)
	'store' operation ('store_ln49', ./bf16_accl.h:49) of constant 0 on local variable 'i' [69]  (0.427 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', ./bf16_accl.h:51) on local variable 'phi_mul' [82]  (0 ns)
	'add' operation ('add_ln51', ./bf16_accl.h:51) [89]  (1.02 ns)
	'store' operation ('store_ln49', ./bf16_accl.h:49) of variable 'add_ln51', ./bf16_accl.h:51 on local variable 'phi_mul' [355]  (0.427 ns)
	blocking operation 0.084 ns on control path)

 <State 3>: 2.74ns
The critical path consists of the following:
	'load' operation ('phi_urem_load', ./bf16_accl.h:49) on local variable 'phi_urem' [350]  (0 ns)
	'add' operation ('add_ln49_1', ./bf16_accl.h:49) [351]  (0.853 ns)
	'icmp' operation ('icmp_ln49_1', ./bf16_accl.h:49) [352]  (1.1 ns)
	'select' operation ('select_ln49', ./bf16_accl.h:49) [353]  (0.357 ns)
	'store' operation ('store_ln49', ./bf16_accl.h:49) of variable 'select_ln49', ./bf16_accl.h:49 on local variable 'phi_urem' [356]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
