<?xml version="1.0" encoding="utf-8"?>
<module id="PSC" HW_revision="" XML_version="1" description="Power and Sleep Controller">
	<register id="PID" acronym="PID" offset="0x0000" width="32" description="Peripheral Identification Register">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="4" description="Used to distinguish between old scheme and  current. Spare bit to encode future schemes" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="29" end="28" resetval="0" description="Reserved for future expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="1154" description="Indicating a software compatible module family.  If there is no level of software compatibility a new ID  should be assigned" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="2" description="RTL Version. Must be easily ECO'able or controlled during fabrication. Ideally through a top level metal maskor e_fuse. Start with 0 for PSC1.0, 1 for PSC2.0" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="1" description="Major Revision" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0" description="Indicates a Special Version for a particular device.  Consequence of use may avoid use of standard  CSL/Drivers. 0 if non_custom" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="5" description="Minor Revision" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="GBLCTL" acronym="GBLCTL" offset="0x0010" width="32" description="Global Control register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved for future expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CCM" width="1" begin="1" end="1" resetval="0" description="PSC MMR Control" range="" rwaccess="RW">
			<bitenum id="CNTL_BY_SW" value="11" token="CNTL_BY_SW" description="Software is allowed to control PSC " />
			<bitenum id="CNTL_BY_CCM" value="27" token="CNTL_BY_CCM" description="PSC controlled by Chip Config  Module(CCM)" />
		</bitfield>
		<bitfield id="FORCE" width="1" begin="0" end="0" resetval="0" description="Force mode  bit. When set, the PSC simplifies the  &quot;check&quot; performed so that the module or domain can quicklyadvance to the next state without waiting for  all conditions to be true" range="" rwaccess="RW">
			<bitenum id="MODE_FORCE" value="27" token="MODE_FORCE" description="PSC is in Force Mode" />
			<bitenum id="MODE_DEFAULT" value="11" token="MODE_DEFAULT" description="PSC is in Default Mode" />
		</bitfield>
	</register>
	<register id="GBLSTAT" acronym="GBLSTAT" offset="0x0014" width="32" description="Global Status register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved for future expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="GBLTRANS" width="1" begin="0" end="0" resetval="0" description="PSC Global Transition Status" range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No Global Transition in progress" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Global Transition in progress" />
		</bitfield>
	</register>
	<register id="INTEVAL" acronym="INTEVAL" offset="0x0018" width="32" description="Interrupt Evaluation Register">
		<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved for future expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MPSET" width="1" begin="19" end="19" resetval="0" description="Memory Protection Interrupt Set " range="" rwaccess="W">
			<bitenum id="MEMPROT_INTR_SET" value="27" token="MEMPROT_INTR_SET" description="Makes  the interrupt PSC_MPINT to be pulsed" />
		</bitfield>
		<bitfield id="EPCSET" width="1" begin="18" end="18" resetval="0" description="External Power Control Interrupt Set " range="" rwaccess="W">
			<bitenum id="EXT_PWR_INTR_SET" value="27" token="EXT_PWR_INTR_SET" description="Makes  the interrupt PSC_EPCINT to be pulsed" />
		</bitfield>
		<bitfield id="ERRSET" width="1" begin="17" end="17" resetval="0" description="Error Interrupt Set " range="" rwaccess="W">
			<bitenum id="ERR_INTR_SET" value="27" token="ERR_INTR_SET" description="Makes  the interrupt PSC_ERRINT to be pulsed" />
		</bitfield>
		<bitfield id="ALLSET" width="1" begin="16" end="16" resetval="0" description="Combined Interrupt Set " range="" rwaccess="W">
			<bitenum id="COMBINE_INTR_SET" value="27" token="COMBINE_INTR_SET" description="Makes  the interrupt PSC_ALLINT to be pulsed" />
		</bitfield>
		<bitfield id="_RESV_6" width="12" begin="15" end="4" resetval="0" description="Reserved for future expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MPEV" width="1" begin="3" end="3" resetval="0" description="Re_evaluate Memory Protection Interrupt" range="" rwaccess="W">
			<bitenum id="MEMPROT_INTR_EVAL" value="27" token="MEMPROT_INTR_EVAL" description="Re_evaluates memory protection interrupt PSC_MPINT" />
		</bitfield>
		<bitfield id="EPCEV" width="1" begin="2" end="2" resetval="0" description="External Power Control Interrupt" range="" rwaccess="W">
			<bitenum id="EXT_PWR_INTR_EVAL" value="27" token="EXT_PWR_INTR_EVAL" description="Re_evaluates external power control interrupt PSC_EPCINT" />
		</bitfield>
		<bitfield id="ERREV" width="1" begin="1" end="1" resetval="0" description="Re_evaluate Error Interrupt" range="" rwaccess="W">
			<bitenum id="ERR_INTR_EVAL" value="27" token="ERR_INTR_EVAL" description="Re_evaluates error interrupt PSC_ERRINT" />
		</bitfield>
		<bitfield id="ALLEV" width="1" begin="0" end="0" resetval="0" description="Re_evaluate Combined PSC Interrupt" range="" rwaccess="W">
			<bitenum id="COMBINE_INTR_EVAL" value="27" token="COMBINE_INTR_EVAL" description="Re_evaluates the Combined PSC interrupt PSC_ALLINT" />
		</bitfield>
	</register>
	<register id="MERRPR_0" acronym="MERRPR_0" offset="64" width="32" description="Module Error Pending Registers(MERRPR_0 for modules 0 _ 31 and MERRPR_0 for modules 32 _ 63 )">
		<bitfield id="M_0" width="1" begin="31" end="31" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_1" width="1" begin="30" end="30" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_2" width="1" begin="29" end="29" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_3" width="1" begin="28" end="28" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_4" width="1" begin="27" end="27" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_5" width="1" begin="26" end="26" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_6" width="1" begin="25" end="25" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_7" width="1" begin="24" end="24" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_8" width="1" begin="23" end="23" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_9" width="1" begin="22" end="22" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_10" width="1" begin="21" end="21" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_11" width="1" begin="20" end="20" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_12" width="1" begin="19" end="19" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_13" width="1" begin="18" end="18" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_14" width="1" begin="17" end="17" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_15" width="1" begin="16" end="16" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_16" width="1" begin="15" end="15" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_17" width="1" begin="14" end="14" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_18" width="1" begin="13" end="13" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_19" width="1" begin="12" end="12" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_20" width="1" begin="11" end="11" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_21" width="1" begin="10" end="10" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_22" width="1" begin="9" end="9" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_23" width="1" begin="8" end="8" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_24" width="1" begin="7" end="7" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_25" width="1" begin="6" end="6" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_26" width="1" begin="5" end="5" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_27" width="1" begin="4" end="4" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_28" width="1" begin="3" end="3" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_29" width="1" begin="2" end="2" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_30" width="1" begin="1" end="1" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_31" width="1" begin="0" end="0" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
	</register>
	<register id="MERRPR_1" acronym="MERRPR_1" offset="68" width="32" description="Module Error Pending Registers(MERRPR_1 for modules 0 _ 31 and MERRPR_1 for modules 32 _ 63 )">
		<bitfield id="M_0" width="1" begin="31" end="31" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_1" width="1" begin="30" end="30" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_2" width="1" begin="29" end="29" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_3" width="1" begin="28" end="28" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_4" width="1" begin="27" end="27" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_5" width="1" begin="26" end="26" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_6" width="1" begin="25" end="25" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_7" width="1" begin="24" end="24" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_8" width="1" begin="23" end="23" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_9" width="1" begin="22" end="22" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_10" width="1" begin="21" end="21" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_11" width="1" begin="20" end="20" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_12" width="1" begin="19" end="19" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_13" width="1" begin="18" end="18" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_14" width="1" begin="17" end="17" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_15" width="1" begin="16" end="16" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_16" width="1" begin="15" end="15" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_17" width="1" begin="14" end="14" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_18" width="1" begin="13" end="13" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_19" width="1" begin="12" end="12" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_20" width="1" begin="11" end="11" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_21" width="1" begin="10" end="10" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_22" width="1" begin="9" end="9" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_23" width="1" begin="8" end="8" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_24" width="1" begin="7" end="7" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_25" width="1" begin="6" end="6" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_26" width="1" begin="5" end="5" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_27" width="1" begin="4" end="4" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_28" width="1" begin="3" end="3" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_29" width="1" begin="2" end="2" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_30" width="1" begin="1" end="1" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
		<bitfield id="M_31" width="1" begin="0" end="0" resetval="0" description="Module n Error Condition, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Module n does not have error condition, n = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Module n has error condition, n = 0 to 31" />
		</bitfield>
	</register>
	<register id="MERRCR_0" acronym="MERRCR_0" offset="80" width="32" description="Module Error Clear Registers(MERRCR_0 for modules 0 _ 31 and MERRCR_0 for modules 32 _ 63 )">
		<bitfield id="M_0" width="1" begin="31" end="31" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_1" width="1" begin="30" end="30" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_2" width="1" begin="29" end="29" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_3" width="1" begin="28" end="28" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_4" width="1" begin="27" end="27" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_5" width="1" begin="26" end="26" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_6" width="1" begin="25" end="25" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_7" width="1" begin="24" end="24" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_8" width="1" begin="23" end="23" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_9" width="1" begin="22" end="22" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_10" width="1" begin="21" end="21" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_11" width="1" begin="20" end="20" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_12" width="1" begin="19" end="19" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_13" width="1" begin="18" end="18" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_14" width="1" begin="17" end="17" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_15" width="1" begin="16" end="16" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_16" width="1" begin="15" end="15" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_17" width="1" begin="14" end="14" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_18" width="1" begin="13" end="13" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_19" width="1" begin="12" end="12" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_20" width="1" begin="11" end="11" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_21" width="1" begin="10" end="10" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_22" width="1" begin="9" end="9" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_23" width="1" begin="8" end="8" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_24" width="1" begin="7" end="7" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_25" width="1" begin="6" end="6" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_26" width="1" begin="5" end="5" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_27" width="1" begin="4" end="4" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_28" width="1" begin="3" end="3" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_29" width="1" begin="2" end="2" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_30" width="1" begin="1" end="1" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_31" width="1" begin="0" end="0" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
	</register>
	<register id="MERRCR_1" acronym="MERRCR_1" offset="84" width="32" description="Module Error Clear Registers(MERRCR_1 for modules 0 _ 31 and MERRCR_1 for modules 32 _ 63 )">
		<bitfield id="M_0" width="1" begin="31" end="31" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_1" width="1" begin="30" end="30" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_2" width="1" begin="29" end="29" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_3" width="1" begin="28" end="28" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_4" width="1" begin="27" end="27" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_5" width="1" begin="26" end="26" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_6" width="1" begin="25" end="25" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_7" width="1" begin="24" end="24" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_8" width="1" begin="23" end="23" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_9" width="1" begin="22" end="22" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_10" width="1" begin="21" end="21" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_11" width="1" begin="20" end="20" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_12" width="1" begin="19" end="19" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_13" width="1" begin="18" end="18" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_14" width="1" begin="17" end="17" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_15" width="1" begin="16" end="16" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_16" width="1" begin="15" end="15" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_17" width="1" begin="14" end="14" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_18" width="1" begin="13" end="13" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_19" width="1" begin="12" end="12" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_20" width="1" begin="11" end="11" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_21" width="1" begin="10" end="10" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_22" width="1" begin="9" end="9" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_23" width="1" begin="8" end="8" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_24" width="1" begin="7" end="7" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_25" width="1" begin="6" end="6" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_26" width="1" begin="5" end="5" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_27" width="1" begin="4" end="4" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_28" width="1" begin="3" end="3" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_29" width="1" begin="2" end="2" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_30" width="1" begin="1" end="1" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
		<bitfield id="M_31" width="1" begin="0" end="0" resetval="0" description="Write of '1' to bit n causes Module Error Pending Register (MERRPR) bit n to be cleared, and the  module's relevant Module Status register  (MDSTAT) fieldsto be cleared, where n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the MERRPR register " />
		</bitfield>
	</register>
	<register id="PERRPR" acronym="PERRPR" offset="0x0060" width="32" description="Power Domain Error Pending Register">
		<bitfield id="P_0" width="1" begin="31" end="31" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_1" width="1" begin="30" end="30" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_2" width="1" begin="29" end="29" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_3" width="1" begin="28" end="28" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_4" width="1" begin="27" end="27" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_5" width="1" begin="26" end="26" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_6" width="1" begin="25" end="25" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_7" width="1" begin="24" end="24" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_8" width="1" begin="23" end="23" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_9" width="1" begin="22" end="22" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_10" width="1" begin="21" end="21" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_11" width="1" begin="20" end="20" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_12" width="1" begin="19" end="19" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_13" width="1" begin="18" end="18" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_14" width="1" begin="17" end="17" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_15" width="1" begin="16" end="16" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_16" width="1" begin="15" end="15" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_17" width="1" begin="14" end="14" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_18" width="1" begin="13" end="13" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_19" width="1" begin="12" end="12" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_20" width="1" begin="11" end="11" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_21" width="1" begin="10" end="10" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_22" width="1" begin="9" end="9" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_23" width="1" begin="8" end="8" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_24" width="1" begin="7" end="7" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_25" width="1" begin="6" end="6" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_26" width="1" begin="5" end="5" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_27" width="1" begin="4" end="4" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_28" width="1" begin="3" end="3" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_29" width="1" begin="2" end="2" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_30" width="1" begin="1" end="1" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
		<bitfield id="P_31" width="1" begin="0" end="0" resetval="0" description="Power Domain m Error Condition, m = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="Power Domain m does not have error condition, m = 0 to 31" />
			<bitenum id="ERROR_OCCURED" value="27" token="ERROR_OCCURED" description="Power Domain m has error condition, m = 0 to 31" />
		</bitfield>
	</register>
	<register id="PERRCR" acronym="PERRCR" offset="0x0068" width="32" description="Power Domain Error Clear Register">
		<bitfield id="P_0" width="1" begin="31" end="31" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_1" width="1" begin="30" end="30" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_2" width="1" begin="29" end="29" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_3" width="1" begin="28" end="28" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_4" width="1" begin="27" end="27" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_5" width="1" begin="26" end="26" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_6" width="1" begin="25" end="25" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_7" width="1" begin="24" end="24" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_8" width="1" begin="23" end="23" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_9" width="1" begin="22" end="22" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_10" width="1" begin="21" end="21" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_11" width="1" begin="20" end="20" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_12" width="1" begin="19" end="19" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_13" width="1" begin="18" end="18" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_14" width="1" begin="17" end="17" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_15" width="1" begin="16" end="16" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_16" width="1" begin="15" end="15" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_17" width="1" begin="14" end="14" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_18" width="1" begin="13" end="13" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_19" width="1" begin="12" end="12" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_20" width="1" begin="11" end="11" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_21" width="1" begin="10" end="10" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_22" width="1" begin="9" end="9" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_23" width="1" begin="8" end="8" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_24" width="1" begin="7" end="7" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_25" width="1" begin="6" end="6" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_26" width="1" begin="5" end="5" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_27" width="1" begin="4" end="4" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_28" width="1" begin="3" end="3" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_29" width="1" begin="2" end="2" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_30" width="1" begin="1" end="1" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
		<bitfield id="P_31" width="1" begin="0" end="0" resetval="0" description="Write of '1' to bit n causes Power Domain Error  Pending Register (PERRPR) bit n to be cleared,  and the domain's relevant Power Domain Status  Register (PDSTAT) fields to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the PERRPR register " />
		</bitfield>
	</register>
	<register id="EPCPR" acronym="EPCPR" offset="0x0070" width="32" description="External Power Control Pending Register ">
		<bitfield id="EPC_0" width="1" begin="31" end="31" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_1" width="1" begin="30" end="30" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_2" width="1" begin="29" end="29" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_3" width="1" begin="28" end="28" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_4" width="1" begin="27" end="27" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_5" width="1" begin="26" end="26" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_6" width="1" begin="25" end="25" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_7" width="1" begin="24" end="24" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_8" width="1" begin="23" end="23" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_9" width="1" begin="22" end="22" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_10" width="1" begin="21" end="21" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_11" width="1" begin="20" end="20" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_12" width="1" begin="19" end="19" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_13" width="1" begin="18" end="18" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_14" width="1" begin="17" end="17" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_15" width="1" begin="16" end="16" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_16" width="1" begin="15" end="15" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_17" width="1" begin="14" end="14" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_18" width="1" begin="13" end="13" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_19" width="1" begin="12" end="12" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_20" width="1" begin="11" end="11" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_21" width="1" begin="10" end="10" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_22" width="1" begin="9" end="9" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_23" width="1" begin="8" end="8" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_24" width="1" begin="7" end="7" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_25" width="1" begin="6" end="6" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_26" width="1" begin="5" end="5" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_27" width="1" begin="4" end="4" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_28" width="1" begin="3" end="3" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_29" width="1" begin="2" end="2" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_30" width="1" begin="1" end="1" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
		<bitfield id="EPC_31" width="1" begin="0" end="0" resetval="0" description="External Power Control Intervention Request for  Power Domain n, where n = 0 to 31" range="" rwaccess="R">
			<bitenum id="NO_NEED" value="11" token="NO_NEED" description="No need for external power control to turn on/off power" />
			<bitenum id="NEED" value="27" token="NEED" description="External Power Control intervention is needed" />
		</bitfield>
	</register>
	<register id="EPCCR" acronym="EPCCR" offset="0x0078" width="32" description="External Power Control Clear Register">
		<bitfield id="EPC_0" width="1" begin="31" end="31" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_1" width="1" begin="30" end="30" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_2" width="1" begin="29" end="29" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_3" width="1" begin="28" end="28" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_4" width="1" begin="27" end="27" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_5" width="1" begin="26" end="26" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_6" width="1" begin="25" end="25" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_7" width="1" begin="24" end="24" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_8" width="1" begin="23" end="23" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_9" width="1" begin="22" end="22" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_10" width="1" begin="21" end="21" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_11" width="1" begin="20" end="20" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_12" width="1" begin="19" end="19" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_13" width="1" begin="18" end="18" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_14" width="1" begin="17" end="17" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_15" width="1" begin="16" end="16" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_16" width="1" begin="15" end="15" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_17" width="1" begin="14" end="14" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_18" width="1" begin="13" end="13" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_19" width="1" begin="12" end="12" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_20" width="1" begin="11" end="11" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_21" width="1" begin="10" end="10" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_22" width="1" begin="9" end="9" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_23" width="1" begin="8" end="8" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_24" width="1" begin="7" end="7" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_25" width="1" begin="6" end="6" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_26" width="1" begin="5" end="5" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_27" width="1" begin="4" end="4" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_28" width="1" begin="3" end="3" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_29" width="1" begin="2" end="2" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_30" width="1" begin="1" end="1" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
		<bitfield id="EPC_31" width="1" begin="0" end="0" resetval="0" description="Write of '1' to bit n causes External Power Control  Pending Register  bit n to be cleared, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears the specific bit in the EPCCR register " />
		</bitfield>
	</register>
	<register id="RAILSTAT" acronym="RAILSTAT" offset="0x0100" width="32" description="Power Rail Status Register">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved for future expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RAILNUM" width="5" begin="28" end="24" resetval="0" description="Indicates Current Rail Requestor being processed  by GPSC" range="0  31" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="16" begin="23" end="8" resetval="0" description="Reserved for RailCnt expansion" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RAILCNT" width="8" begin="7" end="0" resetval="0" description="Indicates the current rail counter value" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="RAILCTL" acronym="RAILCTL" offset="0x0104" width="32" description="Power Rail Counter Control Register">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved for more RailCtr values" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RAILCTR1" width="8" begin="15" end="8" resetval="0" description="Rail Counter Value 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RAILCTR0" width="8" begin="7" end="0" resetval="0" description="Rail Counter Value 0" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="RAILSEL" acronym="RAILSEL" offset="0x0108" width="32" description="Power Rail Counter Select Register">
		<bitfield id="P_0" width="1" begin="31" end="31" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_1" width="1" begin="30" end="30" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_2" width="1" begin="29" end="29" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_3" width="1" begin="28" end="28" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_4" width="1" begin="27" end="27" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_5" width="1" begin="26" end="26" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_6" width="1" begin="25" end="25" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_7" width="1" begin="24" end="24" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_8" width="1" begin="23" end="23" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_9" width="1" begin="22" end="22" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_10" width="1" begin="21" end="21" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_11" width="1" begin="20" end="20" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_12" width="1" begin="19" end="19" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_13" width="1" begin="18" end="18" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_14" width="1" begin="17" end="17" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_15" width="1" begin="16" end="16" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_16" width="1" begin="15" end="15" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_17" width="1" begin="14" end="14" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_18" width="1" begin="13" end="13" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_19" width="1" begin="12" end="12" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_20" width="1" begin="11" end="11" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_21" width="1" begin="10" end="10" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_22" width="1" begin="9" end="9" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_23" width="1" begin="8" end="8" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_24" width="1" begin="7" end="7" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_25" width="1" begin="6" end="6" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_26" width="1" begin="5" end="5" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_27" width="1" begin="4" end="4" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_28" width="1" begin="3" end="3" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_29" width="1" begin="2" end="2" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_30" width="1" begin="1" end="1" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
		<bitfield id="P_31" width="1" begin="0" end="0" resetval="0" description="Rail Counter Select for Power Domain n, n = 0 to 31. An AlwaysON domain (ALWAYSON parameter = 1)  ignores the rail counter selection it should always count 0" range="" rwaccess="RW">
			<bitenum id="USE_RAILCTR0" value="11" token="USE_RAILCTR0" description="Uses RailCtr0 count value for power domain n, n = 0 to 31" />
			<bitenum id="USE_RAILCTR1" value="27" token="USE_RAILCTR1" description="Uses RailCtr1 count value for power domain n, n = 0 to 31" />
		</bitfield>
	</register>
	<register id="PTCMD" acronym="PTCMD" offset="0x0120" width="32" description="Power Domain Transition Command Register">
		<bitfield id="GO_0" width="1" begin="31" end="31" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_1" width="1" begin="30" end="30" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_2" width="1" begin="29" end="29" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_3" width="1" begin="28" end="28" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_4" width="1" begin="27" end="27" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_5" width="1" begin="26" end="26" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_6" width="1" begin="25" end="25" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_7" width="1" begin="24" end="24" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_8" width="1" begin="23" end="23" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_9" width="1" begin="22" end="22" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_10" width="1" begin="21" end="21" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_11" width="1" begin="20" end="20" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_12" width="1" begin="19" end="19" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_13" width="1" begin="18" end="18" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_14" width="1" begin="17" end="17" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_15" width="1" begin="16" end="16" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_16" width="1" begin="15" end="15" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_17" width="1" begin="14" end="14" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_18" width="1" begin="13" end="13" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_19" width="1" begin="12" end="12" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_20" width="1" begin="11" end="11" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_21" width="1" begin="10" end="10" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_22" width="1" begin="9" end="9" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_23" width="1" begin="8" end="8" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_24" width="1" begin="7" end="7" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_25" width="1" begin="6" end="6" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_26" width="1" begin="5" end="5" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_27" width="1" begin="4" end="4" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_28" width="1" begin="3" end="3" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_29" width="1" begin="2" end="2" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_30" width="1" begin="1" end="1" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
		<bitfield id="GO_31" width="1" begin="0" end="0" resetval="0" description="Power Domain n GO Transition, n = 0 to 31" range="" rwaccess="W">
			<bitenum id="SET" value="27" token="SET" description="sets corresponding PTSTAT.GOSTAT field" />
		</bitfield>
	</register>
	<register id="PTSTAT" acronym="PTSTAT" offset="0x0128" width="32" description="Power Domain Transition Status Register">
		<bitfield id="GOSTAT_0" width="1" begin="31" end="31" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_1" width="1" begin="30" end="30" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_2" width="1" begin="29" end="29" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_3" width="1" begin="28" end="28" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_4" width="1" begin="27" end="27" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_5" width="1" begin="26" end="26" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_6" width="1" begin="25" end="25" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_7" width="1" begin="24" end="24" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_8" width="1" begin="23" end="23" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_9" width="1" begin="22" end="22" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_10" width="1" begin="21" end="21" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_11" width="1" begin="20" end="20" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_12" width="1" begin="19" end="19" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_13" width="1" begin="18" end="18" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_14" width="1" begin="17" end="17" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_15" width="1" begin="16" end="16" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_16" width="1" begin="15" end="15" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_17" width="1" begin="14" end="14" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_18" width="1" begin="13" end="13" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_19" width="1" begin="12" end="12" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_20" width="1" begin="11" end="11" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_21" width="1" begin="10" end="10" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_22" width="1" begin="9" end="9" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_23" width="1" begin="8" end="8" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_24" width="1" begin="7" end="7" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_25" width="1" begin="6" end="6" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_26" width="1" begin="5" end="5" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_27" width="1" begin="4" end="4" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_28" width="1" begin="3" end="3" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_29" width="1" begin="2" end="2" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_30" width="1" begin="1" end="1" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
		<bitfield id="GOSTAT_31" width="1" begin="0" end="0" resetval="0" description="Power Domain n Transition Command Status, n = 0 to 31 " range="" rwaccess="R">
			<bitenum id="NOT_IN_PROGRESS" value="11" token="NOT_IN_PROGRESS" description="No transitions in progress in Power Domain n, n = 0 to 31" />
			<bitenum id="IN_PROGRESS" value="27" token="IN_PROGRESS" description="Power Domain n Transition in progress, , n = 0 to 31" />
		</bitfield>
	</register>
	<register id="PDSTAT_0" acronym="PDSTAT_0" offset="512" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_1" acronym="PDSTAT_1" offset="516" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_2" acronym="PDSTAT_2" offset="520" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_3" acronym="PDSTAT_3" offset="524" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_4" acronym="PDSTAT_4" offset="528" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_5" acronym="PDSTAT_5" offset="532" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_6" acronym="PDSTAT_6" offset="536" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_7" acronym="PDSTAT_7" offset="540" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_8" acronym="PDSTAT_8" offset="544" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_9" acronym="PDSTAT_9" offset="548" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_10" acronym="PDSTAT_10" offset="552" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_11" acronym="PDSTAT_11" offset="556" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_12" acronym="PDSTAT_12" offset="560" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_13" acronym="PDSTAT_13" offset="564" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_14" acronym="PDSTAT_14" offset="568" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_15" acronym="PDSTAT_15" offset="572" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_16" acronym="PDSTAT_16" offset="576" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_17" acronym="PDSTAT_17" offset="580" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_18" acronym="PDSTAT_18" offset="584" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_19" acronym="PDSTAT_19" offset="588" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_20" acronym="PDSTAT_20" offset="592" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_21" acronym="PDSTAT_21" offset="596" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_22" acronym="PDSTAT_22" offset="600" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_23" acronym="PDSTAT_23" offset="604" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_24" acronym="PDSTAT_24" offset="608" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_25" acronym="PDSTAT_25" offset="612" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_26" acronym="PDSTAT_26" offset="616" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_27" acronym="PDSTAT_27" offset="620" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_28" acronym="PDSTAT_28" offset="624" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_29" acronym="PDSTAT_29" offset="628" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_30" acronym="PDSTAT_30" offset="632" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDSTAT_31" acronym="PDSTAT_31" offset="636" width="32" description="Power Domain Status Registers (0 to 31)">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State _ Inhibits Off or Forces ON" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired power domain state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired power state" />
		</bitfield>
		<bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0" description="Power Bad Error" range="" rwaccess="R">
			<bitenum id="NO_ERROR" value="11" token="NO_ERROR" description="No error" />
			<bitenum id="ERROR_DETECTED" value="27" token="ERROR_DETECTED" description="Error detected" />
		</bitfield>
		<bitfield id="PORDONE" width="1" begin="9" end="9" resetval="1" description="POR Done Input status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Power On Reset Initialization for this power domain is not done" />
			<bitenum id="YES" value="27" token="YES" description="Power On Reset initialization for this power domain is done" />
		</bitfield>
		<bitfield id="PORZ" width="1" begin="8" end="8" resetval="1" description="PORz output actual status" range="" rwaccess="">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="PORz is asserted for all the modules in this power domain" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="PORz is de_asserted for all the modules in this power domain" />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="1" description="Current Power Domain State" range="" rwaccess="R">
			<bitenum id="OFF" value="11" token="OFF" description="PSM is in OFF state" />
			<bitenum id="ON" value="27" token="ON" description="PSM is in On state" />
			<bitenum id="ON_ARB" value="1048587" token="ON_ARB" description="OnArb" />
			<bitenum id="SWITCH_ON" value="1048603" token="SWITCH_ON" description="SwitchOn" />
			<bitenum id="ON_RAILCNT" value="1048843" token="ON_RAILCNT" description="OnRailCnt" />
			<bitenum id="WAIT_ALL_SYNC_RST" value="1048859" token="WAIT_ALL_SYNC_RST" description="WaitAllSyncRst" />
			<bitenum id="STRETCH_POR" value="1052683" token="STRETCH_POR" description="StretchPOR" />
			<bitenum id="WAIT_POR_DONE" value="1052699" token="WAIT_POR_DONE" description="WaitPORDone" />
			<bitenum id="COUNT16" value="1052939" token="COUNT16" description="Count16" />
			<bitenum id="WAIT_ALL_SW_RST_DIS" value="1052955" token="WAIT_ALL_SW_RST_DIS" description="WaitAllSwRstDisable" />
			<bitenum id="OFF_ARB" value="1114123" token="OFF_ARB" description="OffArb" />
			<bitenum id="SWITCH_OFF" value="1114139" token="SWITCH_OFF" description="SwitchOff" />
			<bitenum id="OFF_RAILCNT" value="1114379" token="OFF_RAILCNT" description="OffRailCnt" />
		</bitfield>
	</register>
	<register id="PDCTL_0" acronym="PDCTL_0" offset="768" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_1" acronym="PDCTL_1" offset="772" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_2" acronym="PDCTL_2" offset="776" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_3" acronym="PDCTL_3" offset="780" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_4" acronym="PDCTL_4" offset="784" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_5" acronym="PDCTL_5" offset="788" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_6" acronym="PDCTL_6" offset="792" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_7" acronym="PDCTL_7" offset="796" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_8" acronym="PDCTL_8" offset="800" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_9" acronym="PDCTL_9" offset="804" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_10" acronym="PDCTL_10" offset="808" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_11" acronym="PDCTL_11" offset="812" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_12" acronym="PDCTL_12" offset="816" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_13" acronym="PDCTL_13" offset="820" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_14" acronym="PDCTL_14" offset="824" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_15" acronym="PDCTL_15" offset="828" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_16" acronym="PDCTL_16" offset="832" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_17" acronym="PDCTL_17" offset="836" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_18" acronym="PDCTL_18" offset="840" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_19" acronym="PDCTL_19" offset="844" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_20" acronym="PDCTL_20" offset="848" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_21" acronym="PDCTL_21" offset="852" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_22" acronym="PDCTL_22" offset="856" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_23" acronym="PDCTL_23" offset="860" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_24" acronym="PDCTL_24" offset="864" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_25" acronym="PDCTL_25" offset="868" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_26" acronym="PDCTL_26" offset="872" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_27" acronym="PDCTL_27" offset="876" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_28" acronym="PDCTL_28" offset="880" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_29" acronym="PDCTL_29" offset="884" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_30" acronym="PDCTL_30" offset="888" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCTL_31" acronym="PDCTL_31" offset="892" width="32" description="Power Domain Control Registers (0 to 31)">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alters Domain State" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables interrupt" />
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables interrupt" />
		</bitfield>
		<bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0" description="External Power Control Power Good Indication" range="" rwaccess="RW">
			<bitenum id="EXT_PWR_TURN_ON" value="27" token="EXT_PWR_TURN_ON" description="Turns ON external power control to this domain" />
			<bitenum id="EXT_PWR_TURN_OFF" value="11" token="EXT_PWR_TURN_OFF" description="Turns OFF external power control to this domain" />
		</bitfield>
		<bitfield id="_RESV_4" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="0" description="User_Desired Next Power Domain State" range="" rwaccess="RW">
			<bitenum id="OFF" value="11" token="OFF" description="Off" />
			<bitenum id="ON" value="27" token="ON" description="On" />
		</bitfield>
	</register>
	<register id="PDCFG_0" acronym="PDCFG_0" offset="1024" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_1" acronym="PDCFG_1" offset="1028" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_2" acronym="PDCFG_2" offset="1032" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_3" acronym="PDCFG_3" offset="1036" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_4" acronym="PDCFG_4" offset="1040" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_5" acronym="PDCFG_5" offset="1044" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_6" acronym="PDCFG_6" offset="1048" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_7" acronym="PDCFG_7" offset="1052" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_8" acronym="PDCFG_8" offset="1056" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_9" acronym="PDCFG_9" offset="1060" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_10" acronym="PDCFG_10" offset="1064" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_11" acronym="PDCFG_11" offset="1068" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_12" acronym="PDCFG_12" offset="1072" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_13" acronym="PDCFG_13" offset="1076" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_14" acronym="PDCFG_14" offset="1080" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_15" acronym="PDCFG_15" offset="1084" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_16" acronym="PDCFG_16" offset="1088" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_17" acronym="PDCFG_17" offset="1092" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_18" acronym="PDCFG_18" offset="1096" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_19" acronym="PDCFG_19" offset="1100" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_20" acronym="PDCFG_20" offset="1104" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_21" acronym="PDCFG_21" offset="1108" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_22" acronym="PDCFG_22" offset="1112" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_23" acronym="PDCFG_23" offset="1116" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_24" acronym="PDCFG_24" offset="1120" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_25" acronym="PDCFG_25" offset="1124" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_26" acronym="PDCFG_26" offset="1128" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_27" acronym="PDCFG_27" offset="1132" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_28" acronym="PDCFG_28" offset="1136" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_29" acronym="PDCFG_29" offset="1140" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_30" acronym="PDCFG_30" offset="1144" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="PDCFG_31" acronym="PDCFG_31" offset="1148" width="32" description="Power Domain Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="41120" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain does not have IcePick support" />
			<bitenum id="YES" value="27" token="YES" description="This domain has IcePick support because one  (or more) of its LPSCs have IcePick support" />
		</bitfield>
		<bitfield id="PROXYGEM" width="1" begin="2" end="2" resetval="41120" description="Proxy GEM Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a ProxyGEM domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a ProxyGEM domain" />
		</bitfield>
		<bitfield id="MEMSLPWK" width="1" begin="1" end="1" resetval="41120" description="Memory Sleep/Wake Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not a MEMSLPWK domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is a MEMSLPWK domain" />
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="41120" description="AlwaysON Power Domain" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This domain is not an AlwaysON power domain" />
			<bitenum id="YES" value="27" token="YES" description="This domain is an AlwaysON power domain" />
		</bitfield>
	</register>
	<register id="MDCFG_0" acronym="MDCFG_0" offset="1536" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_1" acronym="MDCFG_1" offset="1540" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_2" acronym="MDCFG_2" offset="1544" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_3" acronym="MDCFG_3" offset="1548" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_4" acronym="MDCFG_4" offset="1552" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_5" acronym="MDCFG_5" offset="1556" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_6" acronym="MDCFG_6" offset="1560" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_7" acronym="MDCFG_7" offset="1564" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_8" acronym="MDCFG_8" offset="1568" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_9" acronym="MDCFG_9" offset="1572" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_10" acronym="MDCFG_10" offset="1576" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_11" acronym="MDCFG_11" offset="1580" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_12" acronym="MDCFG_12" offset="1584" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_13" acronym="MDCFG_13" offset="1588" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_14" acronym="MDCFG_14" offset="1592" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_15" acronym="MDCFG_15" offset="1596" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_16" acronym="MDCFG_16" offset="1600" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_17" acronym="MDCFG_17" offset="1604" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_18" acronym="MDCFG_18" offset="1608" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_19" acronym="MDCFG_19" offset="1612" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_20" acronym="MDCFG_20" offset="1616" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_21" acronym="MDCFG_21" offset="1620" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_22" acronym="MDCFG_22" offset="1624" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_23" acronym="MDCFG_23" offset="1628" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_24" acronym="MDCFG_24" offset="1632" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_25" acronym="MDCFG_25" offset="1636" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_26" acronym="MDCFG_26" offset="1640" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_27" acronym="MDCFG_27" offset="1644" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_28" acronym="MDCFG_28" offset="1648" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_29" acronym="MDCFG_29" offset="1652" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_30" acronym="MDCFG_30" offset="1656" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDCFG_31" acronym="MDCFG_31" offset="1660" width="32" description="Module Configuration Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0" description="Power Domain Indicates which power domain this module belongs  to (0 to 31)" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0" description="Async LPSC" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="This is a synchronous LPSC" />
			<bitenum id="YES" value="27" token="YES" description="This is an asynchronous LPSC" />
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="9" end="9" resetval="0" description="IcePick Support" range="" rwaccess="R">
			<bitenum id="NOT_SUPPORTED" value="11" token="NOT_SUPPORTED" description="LPSC does not support IcePick control" />
			<bitenum id="SUPPORTED" value="27" token="SUPPORTED" description="LPSC supports IcePick control" />
		</bitfield>
		<bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0" description="Permanently Disable" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Not permanently disable module" />
			<bitenum id="YES" value="27" token="YES" description="Permanently disable module" />
		</bitfield>
		<bitfield id="CKRST" width="1" begin="7" end="7" resetval="0" description="Modclk During MSM reset source assert" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="LPSC does not give modclk when its MSM reset source is asserted" />
			<bitenum id="YES" value="27" token="YES" description="LPSC gives modclk even when the MSM reset source is asserted" />
		</bitfield>
		<bitfield id="PLLCKGT" width="1" begin="6" end="6" resetval="0" description="PLL Clock Gate" range="" rwaccess="R">
			<bitenum id="GATE" value="11" token="GATE" description="LPSC gates modclk directly" />
			<bitenum id="NO_GATE" value="27" token="NO_GATE" description="LPSC does not gate modclk directly" />
		</bitfield>
		<bitfield id="LSRSTBLK" width="1" begin="5" end="5" resetval="0" description="LRST Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked to LRST" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked to LRST" />
		</bitfield>
		<bitfield id="SRSTBLK" width="1" begin="4" end="4" resetval="0" description="Soft Reset Block" range="" rwaccess="R">
			<bitenum id="NOT_BLOCKED" value="11" token="NOT_BLOCKED" description="Soft resets are not blocked" />
			<bitenum id="BLOCKED" value="27" token="BLOCKED" description="Soft resets are blocked" />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0" description="Number of modclks supported on LPSC" range="0  3" rwaccess="R">
			<bitenum id="ONE_MODCLK" value="11" token="ONE_MODCLK" description="One module clock" />
			<bitenum id="TWO_MODCLKS" value="27" token="TWO_MODCLKS" description="Two module clocks" />
			<bitenum id="THREE_MODCLKS" value="267" token="THREE_MODCLKS" description="Three module clocks" />
			<bitenum id="FOUR_MODCLKS" value="283" token="FOUR_MODCLKS" description="Four module clocks" />
		</bitfield>
	</register>
	<register id="MDSTAT_0" acronym="MDSTAT_0" offset="2048" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_1" acronym="MDSTAT_1" offset="2052" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_2" acronym="MDSTAT_2" offset="2056" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_3" acronym="MDSTAT_3" offset="2060" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_4" acronym="MDSTAT_4" offset="2064" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_5" acronym="MDSTAT_5" offset="2068" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_6" acronym="MDSTAT_6" offset="2072" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_7" acronym="MDSTAT_7" offset="2076" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_8" acronym="MDSTAT_8" offset="2080" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_9" acronym="MDSTAT_9" offset="2084" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_10" acronym="MDSTAT_10" offset="2088" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_11" acronym="MDSTAT_11" offset="2092" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_12" acronym="MDSTAT_12" offset="2096" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_13" acronym="MDSTAT_13" offset="2100" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_14" acronym="MDSTAT_14" offset="2104" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_15" acronym="MDSTAT_15" offset="2108" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_16" acronym="MDSTAT_16" offset="2112" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_17" acronym="MDSTAT_17" offset="2116" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_18" acronym="MDSTAT_18" offset="2120" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_19" acronym="MDSTAT_19" offset="2124" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_20" acronym="MDSTAT_20" offset="2128" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_21" acronym="MDSTAT_21" offset="2132" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_22" acronym="MDSTAT_22" offset="2136" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_23" acronym="MDSTAT_23" offset="2140" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_24" acronym="MDSTAT_24" offset="2144" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_25" acronym="MDSTAT_25" offset="2148" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_26" acronym="MDSTAT_26" offset="2152" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_27" acronym="MDSTAT_27" offset="2156" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_28" acronym="MDSTAT_28" offset="2160" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_29" acronym="MDSTAT_29" offset="2164" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_30" acronym="MDSTAT_30" offset="2168" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDSTAT_31" acronym="MDSTAT_31" offset="2172" width="32" description="Module Status Registers (0 _ 31) ">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MSTID" width="6" begin="29" end="24" resetval="0" description="Master ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="20" end="20" resetval="0" description="Wakeup Request to Module in Sleep Detected" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Wakeup Request to Module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP" value="27" token="OCCURED_DURING_SLEEP" description="Wakeup Request to Module in Sleep Detected" />
		</bitfield>
		<bitfield id="ACSLP" width="2" begin="19" end="18" resetval="0" description="Non_emulation access to Module in Sleep Occured" range="" rwaccess="R">
			<bitenum id="NOT_OCCURED" value="11" token="NOT_OCCURED" description="Access to module did not occur" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" value="27" token="OCCURED_DURING_SLEEP_TO_TEMP_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Temp Wake state then back to Sleep State" />
			<bitenum id="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" value="267" token="OCCURED_DURING_SLEEP_TO_ENABLE_TRNS" description="Access to module in sleep occurred . PSC transitioned the module from Sleep state to Enable state" />
		</bitfield>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired module state" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation alters user_desired module state" />
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R">
			<bitenum id="NO_ALERT" value="11" token="NO_ALERT" description="No emulation altering user_desired reset (mrst or lrst)" />
			<bitenum id="ALERT" value="27" token="ALERT" description="Emulation has altered module reset (mrst or lrst) to be different from what user desires" />
		</bitfield>
		<bitfield id="_RESV_8" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="GATED" value="11" token="GATED" description="modclk gated" />
			<bitenum id="NOT_GATED" value="27" token="NOT_GATED" description="modclk on" />
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="Module reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="Module reset initialization done" />
		</bitfield>
		<bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0" description="Module reset actual status" range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="Module reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="Module reset de_asserted" />
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset initialization done status" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="local reset initialization not done" />
			<bitenum id="YES" value="27" token="YES" description="local reset initialization done" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status " range="" rwaccess="R">
			<bitenum id="ASSERTED" value="11" token="ASSERTED" description="local reset asserted" />
			<bitenum id="DE_ASSERTED" value="27" token="DE_ASSERTED" description="local reset de_asserted" />
		</bitfield>
		<bitfield id="_RESV_14" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="These bits indicate the current module state" range="" rwaccess="R">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
			<bitenum id="DISABLE_WAIT_CLK_STOP_ACK" value="16777227" token="DISABLE_WAIT_CLK_STOP_ACK" description="Disable In_Prog (waiting for clkstop_ack = 1)" />
			<bitenum id="DISABLE_DETECTED_NEW_VBUS_REQ" value="16777243" token="DISABLE_DETECTED_NEW_VBUS_REQ" description="Disable In_Prog (detected new vbus_req. Remove clkstop request)" />
			<bitenum id="DISABLE_RETRY" value="16777483" token="DISABLE_RETRY" description="Disable In_Prog (Retrygive clkstop_req = 1 again) " />
			<bitenum id="CLKOFF_DISABLE_CLKON_TO_DISABLE" value="16777499" token="CLKOFF_DISABLE_CLKON_TO_DISABLE" description="ClkOff (from DisableClkOn to Disable)" />
			<bitenum id="ENABLE_IN_PROGRESS" value="16781323" token="ENABLE_IN_PROGRESS" description="Enable In_Prog" />
			<bitenum id="DISABLE_CLKON" value="16781339" token="DISABLE_CLKON" description="Disable Clk On" />
			<bitenum id="CLKON_DISABLE_TO_DISABLE_CLKON" value="16781579" token="CLKON_DISABLE_TO_DISABLE_CLKON" description="ClkOn (from Disable to DisableClkOn)" />
			<bitenum id="CLKON_SW_RST_DISABLE_TO_SYNC_RST" value="16781595" token="CLKON_SW_RST_DISABLE_TO_SYNC_RST" description="ClkOn (from SwRstDisable to SyncRst)" />
			<bitenum id="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" value="16842763" token="CLKOFF_SYNC_RST_TO_SW_RST_DISABLE" description="ClkOff (from SyncRst to SwRstDisable)" />
		</bitfield>
	</register>
	<register id="MDCTL_0" acronym="MDCTL_0" offset="2560" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_1" acronym="MDCTL_1" offset="2564" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_2" acronym="MDCTL_2" offset="2568" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_3" acronym="MDCTL_3" offset="2572" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_4" acronym="MDCTL_4" offset="2576" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_5" acronym="MDCTL_5" offset="2580" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_6" acronym="MDCTL_6" offset="2584" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_7" acronym="MDCTL_7" offset="2588" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_8" acronym="MDCTL_8" offset="2592" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_9" acronym="MDCTL_9" offset="2596" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_10" acronym="MDCTL_10" offset="2600" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_11" acronym="MDCTL_11" offset="2604" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_12" acronym="MDCTL_12" offset="2608" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_13" acronym="MDCTL_13" offset="2612" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_14" acronym="MDCTL_14" offset="2616" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_15" acronym="MDCTL_15" offset="2620" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_16" acronym="MDCTL_16" offset="2624" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_17" acronym="MDCTL_17" offset="2628" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_18" acronym="MDCTL_18" offset="2632" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_19" acronym="MDCTL_19" offset="2636" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_20" acronym="MDCTL_20" offset="2640" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_21" acronym="MDCTL_21" offset="2644" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_22" acronym="MDCTL_22" offset="2648" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_23" acronym="MDCTL_23" offset="2652" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_24" acronym="MDCTL_24" offset="2656" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_25" acronym="MDCTL_25" offset="2660" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_26" acronym="MDCTL_26" offset="2664" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_27" acronym="MDCTL_27" offset="2668" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_28" acronym="MDCTL_28" offset="2672" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_29" acronym="MDCTL_29" offset="2676" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_30" acronym="MDCTL_30" offset="2680" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MDCTL_31" acronym="MDCTL_31" offset="2684" width="32" description="Module Control Registers (0 _ 31)">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WKRSLPIE" width="1" begin="14" end="14" resetval="0" description="Wakeup Request to module in sleep Error Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep Error" />
		</bitfield>
		<bitfield id="WKRSLP" width="1" begin="13" end="13" resetval="0" description="Wakeup Request to Module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Wakeup Request to module in sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Wakeup Request to module in sleep" />
		</bitfield>
		<bitfield id="ACSLPIE" width="1" begin="12" end="12" resetval="0" description="Non_Emulation Access to module in sleep Error  Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation Access to module in sleep Error " />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation Access to module in sleep Error " />
		</bitfield>
		<bitfield id="ACSLP" width="1" begin="11" end="11" resetval="0" description="Non_Emulation access to module in Sleep will cause this action" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Non_Emulation access to module in Sleep" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Non_Emulation access to module in Sleep" />
		</bitfield>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation Alters Module State" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alters Module State interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alters Module State interrupt" />
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="11" token="DISABLE" description="Disables Emulation Alter Reset interrupt" />
			<bitenum id="ENABLE" value="27" token="ENABLE" description="Enables Emulation Alter Reset interrupt" />
		</bitfield>
		<bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0" description="Module local reset control (only applicable to some  modulese.g. GEM, BCG EMIF)" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="11" token="ASSERT" description="assert local reset" />
			<bitenum id="DE_ASSERT" value="27" token="DE_ASSERT" description="de_assert local reset" />
		</bitfield>
		<bitfield id="_RESV_9" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State" range="" rwaccess="RW">
			<bitenum id="SW_RST_DISABLE" value="11" token="SW_RST_DISABLE" description="SwRstDisable" />
			<bitenum id="SYNC_RST" value="27" token="SYNC_RST" description="SyncRst" />
			<bitenum id="DISABLE" value="267" token="DISABLE" description="Disable" />
			<bitenum id="ENABLE" value="283" token="ENABLE" description="Enable" />
		</bitfield>
	</register>
	<register id="MPFAR" acronym="MPFAR" offset="0x0E00" width="32" description="Memory Protection Fault Address Register">
		<bitfield id="FADDR" width="32" begin="31" end="0" resetval="0" description="Memory Protection Fault Address Captures the faulting address when a memory  protection violation is detected. This register can  only be cleared via MPFCR.MPFCLR." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="MPFSR" acronym="MPFSR" offset="0x0E04" width="32" description="Memory Protection Fault Status Register ">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FID" width="4" begin="12" end="9" resetval="0" description="Faulted ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SECE" width="1" begin="7" end="7" resetval="0" description="Secure Access Error" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SRE" width="1" begin="5" end="5" resetval="0" description="Supervisor Read Error" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="No error" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a Supervisor read error" />
		</bitfield>
		<bitfield id="SWE" width="1" begin="4" end="4" resetval="0" description="Supervisor Write Error" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="No error" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a Supervisor write error" />
		</bitfield>
		<bitfield id="SXE" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute Error. This bit is hard_wired to 0  to indicate no Supervisor Execute Error" range="" rwaccess="R">
		</bitfield>
		<bitfield id="URE" width="1" begin="2" end="2" resetval="0" description="User Read Error" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="No error" />
			<bitenum id="YES" value="27" token="YES" description="Indicates user read error" />
		</bitfield>
		<bitfield id="UWE" width="1" begin="1" end="1" resetval="0" description="User Write Error" range="" rwaccess="R">
			<bitenum id="NO" value="11" token="NO" description="No error" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a user write error" />
		</bitfield>
		<bitfield id="UXE" width="1" begin="0" end="0" resetval="0" description="User Execute Error. This bit is hard_wired to 0 to  indicate no User Execute Error " range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="MPFCR" acronym="MPFCR" offset="0x0E08" width="32" description="Memory Protection Fault Command Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Set to Clear Fault" range="" rwaccess="W">
			<bitenum id="CLEAR" value="27" token="CLEAR" description="Clears fault" />
		</bitfield>
	</register>
	<register id="MPPA" acronym="MPPA" offset="0x0E0C" width="32" description="Memory Protection Page Attribute Register">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="AID5" width="1" begin="15" end="15" resetval="0" description="Controls access from ID = 5." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="AID4" width="1" begin="14" end="14" resetval="0" description="Controls access from ID = 4." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="AID3" width="1" begin="13" end="13" resetval="0" description="Controls access from ID = 3." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="AID2" width="1" begin="12" end="12" resetval="0" description="Controls access from ID =2." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="AID1" width="1" begin="11" end="11" resetval="0" description="Controls access from ID = 1." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="AID0" width="1" begin="10" end="10" resetval="0" description="Controls access from ID = 0." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="EXT" width="1" begin="9" end="9" resetval="0" description="Controls ID &gt;=6." range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Access denied" />
			<bitenum id="YES" value="27" token="YES" description="Access granted" />
		</bitfield>
		<bitfield id="LCL" width="1" begin="8" end="8" resetval="0" description="Local Access Permission " range="" rwaccess="R">
		</bitfield>
		<bitfield id="NS" width="1" begin="7" end="7" resetval="0" description="Secure Access Permission " range="" rwaccess="R">
		</bitfield>
		<bitfield id="EMU" width="1" begin="6" end="6" resetval="0" description="Emulation Security Permission" range="" rwaccess="R">
		</bitfield>
		<bitfield id="SR" width="1" begin="5" end="5" resetval="0" description="Supervisor Read Permission" range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Normal operation" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a Supervisor read request" />
		</bitfield>
		<bitfield id="SW" width="1" begin="4" end="4" resetval="0" description="Supervisor Write Permission" range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Normal operation" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a Supervisor write request" />
		</bitfield>
		<bitfield id="SX" width="1" begin="3" end="3" resetval="0" description="Supervisor Execute Permission" range="" rwaccess="R">
		</bitfield>
		<bitfield id="UR" width="1" begin="2" end="2" resetval="0" description="User Read Permission" range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Normal operation" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a user read request" />
		</bitfield>
		<bitfield id="UW" width="1" begin="1" end="1" resetval="0" description="User Write Permission" range="" rwaccess="RW">
			<bitenum id="NO" value="11" token="NO" description="Normal operation" />
			<bitenum id="YES" value="27" token="YES" description="Indicates a user write request" />
		</bitfield>
		<bitfield id="UX" width="1" begin="0" end="0" resetval="0" description="User Execute Permission" range="" rwaccess="R">
		</bitfield>
	</register>
</module>
