==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:08 ; elapsed = 00:15:07 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 2053 ; free virtual = 11592
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:08 ; elapsed = 00:15:07 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 2054 ; free virtual = 11593
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:10 ; elapsed = 00:15:09 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 2047 ; free virtual = 11589
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_27_div3' into 'operator_int_27_div3' (test.cpp:7530) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div6' (test.cpp:7546) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div3' into 'operator_float_div6' (test.cpp:7577) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div6' (test.cpp:7579) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7521: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:10 ; elapsed = 00:15:09 . Memory (MB): peak = 693.328 ; gain = 320.723 ; free physical = 2036 ; free virtual = 11580
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7518) in function 'int_27_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div3' into 'operator_int_27_div3' (test.cpp:7530) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div6' (test.cpp:7546) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div3' into 'operator_float_div6' (test.cpp:7577) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div6' (test.cpp:7579) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7559:7) in function 'operator_float_div6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7560:8) to (test.cpp:7578:3) in function 'operator_float_div6'... converting 12 basic blocks.
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'operator_float_div6' (test.cpp:7516->test.cpp:7530->test.cpp:7577) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:10 ; elapsed = 00:15:09 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2040 ; free virtual = 11586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:11 ; elapsed = 00:15:10 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2034 ; free virtual = 11580
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div6/in' to 'operator_float_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.851ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mux' operation ('agg_result_V_i_i2', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577) (1.96 ns)
	'mux' operation ('agg_result_V_i_i3', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577) (1.96 ns)
	'mux' operation ('agg_result_V_i_i4', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577) (1.96 ns)
	'mux' operation ('agg_result_V_i_i5', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577) (1.96 ns)
	'mux' operation ('agg_result_V_i4_i6', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577) (1.96 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7546) ('new_mant.V', test.cpp:7577) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 225.97 seconds; current allocated memory: 321.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 323.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_mux_646_1_1_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 334.401 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:12 ; elapsed = 00:15:12 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2018 ; free virtual = 11570
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:47 ; elapsed = 00:11:17 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1964 ; free virtual = 10311
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:47 ; elapsed = 00:11:17 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1964 ; free virtual = 10311
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:48 ; elapsed = 00:11:18 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1963 ; free virtual = 10311
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_27_div3' (test.cpp:386) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div6' (test.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div3' into 'operator_float_div6' (test.cpp:441) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div6' (test.cpp:446) automatically.
WARNING: [SYNCHK 200-23] test.cpp:389: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:48 ; elapsed = 00:11:18 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1956 ; free virtual = 10305
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_27_div3' (test.cpp:386) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div3' into 'operator_int_27_div3' (test.cpp:397) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div6' (test.cpp:412) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div3' into 'operator_float_div6' (test.cpp:441) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div6' (test.cpp:446) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:388:6) in function 'operator_float_div6'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:49 ; elapsed = 00:11:19 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1927 ; free virtual = 10278
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:49 ; elapsed = 00:11:19 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1925 ; free virtual = 10277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div6/in' to 'operator_float_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 224.56 seconds; current allocated memory: 206.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 207.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_q0' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_q1' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_q2' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_q3' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_lshr_27ns_5ns_27_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 208.437 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:50 ; elapsed = 00:11:20 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1934 ; free virtual = 10292
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:40 ; elapsed = 00:07:53 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2127 ; free virtual = 9779
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:40 ; elapsed = 00:07:53 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2127 ; free virtual = 9779
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:41 ; elapsed = 00:07:54 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2124 ; free virtual = 9780
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_27_div3' into 'operator_int_27_div3' (test.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div6' (test.cpp:460) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div3' into 'operator_float_div6' (test.cpp:489) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div6' (test.cpp:494) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:41 ; elapsed = 00:07:55 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2122 ; free virtual = 9779
INFO: [XFORM 203-602] Inlining function 'int_27_div3' into 'operator_int_27_div3' (test.cpp:445) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div6' (test.cpp:460) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div3' into 'operator_float_div6' (test.cpp:489) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div6' (test.cpp:494) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:495:3) in function 'operator_float_div6'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:41 ; elapsed = 00:07:55 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2098 ; free virtual = 9757
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:41 ; elapsed = 00:07:55 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2095 ; free virtual = 9753
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div6/in' to 'operator_float_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.23 seconds; current allocated memory: 180.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 181.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 181.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 181.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_lshr_23ns_8ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div6_shl_32ns_8ns_32_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 182.882 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:43 ; elapsed = 00:07:56 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 2086 ; free virtual = 9747
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
