Analysis & Synthesis Status : Successful - Mon Sep  9 20:04:42 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Revision Name : Tutorial-FPGA-NIOS-IP
Top-level Entity Name : topLevel
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1952
Total pins : 13
Total virtual pins : 0
Total block memory bits : 1,823,744
Total DSP Blocks : 3
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
