###############################################################################
#
# IAR ELF Linker V8.32.2.178/W32 for ARM                  06/Feb/2019  11:39:49
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  C:\Users\10737\Desktop\lab4\Debug\Exe\lab1partB1.out
#    Map file     =  C:\Users\10737\Desktop\lab4\Debug\List\lab1partB1.map
#    Command line =  
#        -f C:\Users\10737\AppData\Local\Temp\EW765B.tmp
#        (C:\Users\10737\Desktop\lab4\Debug\Obj\uartSample.o --no_out_extension
#        -o C:\Users\10737\Desktop\lab4\Debug\Exe\lab1partB1.out --redirect
#        _Printf=_PrintfFullNoMb --redirect _Scanf=_ScanfFullNoMb --map
#        C:\Users\10737\Desktop\lab4\Debug\List\lab1partB1.map --config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.2_3\arm\config\linker\TexasInstruments\TM4C123GH6.icf" --semihosting
#        --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3'ffff] { ro };
define block CSTACK with size = 4K, alignment = 8 { };
define block HEAP with size = 8K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'7fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                        0x40
  .intvec            ro code          0x0    0x40  vector_table_M.o [4]
                                   - 0x40    0x40

"P1":                                       0x1f4
  .text              ro code         0x40    0xf0  uartSample.o [1]
  .text              ro code        0x130    0x2c  copy_init3.o [4]
  .text              ro code        0x15c    0x28  data_init.o [4]
  .text              ro code        0x184    0x22  fpinit_M.o [3]
  .iar.init_table    const          0x1a8    0x14  - Linker created -
  .text              ro code        0x1bc     0x2  vector_table_M.o [4]
  .text              ro code        0x1c0    0x1e  cmain.o [4]
  .text              ro code        0x1de     0x4  low_level_init.o [2]
  .text              ro code        0x1e2     0x4  exit.o [2]
  .text              ro code        0x1e8     0xa  cexit.o [4]
  .text              ro code        0x1f4    0x14  exit.o [5]
  .rodata            const          0x208    0x1c  uartSample.o [1]
  .text              ro code        0x224     0xc  cstartup_M.o [4]
  Initializer bytes  const          0x230     0x4  <for P2-1>
  .rodata            const          0x234     0x0  copy_init3.o [4]
                                  - 0x234   0x1f4

"P2", part 1 of 2:                            0x4
  P2-1                        0x2000'0000     0x4  <Init block>
    .data            inited   0x2000'0000     0x4  uartSample.o [1]
                            - 0x2000'0004     0x4

"P2", part 2 of 2:                         0x1000
  CSTACK                      0x2000'0008  0x1000  <Block>
    CSTACK           uninit   0x2000'0008  0x1000  <Block tail>
                            - 0x2000'1008  0x1000

Unused ranges:

         From           To      Size
         ----           --      ----
        0x234     0x3'ffff  0x3'fdcc
  0x2000'0004  0x2000'0007       0x4
  0x2000'1008  0x2000'7fff    0x6ff8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Copy (__iar_copy_init3)
    1 source range, total size 0x4:
                0x230   0x4
    1 destination range, total size 0x4:
          0x2000'0000   0x4



*******************************************************************************
*** MODULE SUMMARY
***

    Module            ro code  ro data  rw data
    ------            -------  -------  -------
command line/config:
    -------------------------------------------
    Total:

C:\Users\10737\Desktop\lab4\Debug\Obj: [1]
    uartSample.o          240       32        4
    -------------------------------------------
    Total:                240       32        4

dl7M_tlf.a: [2]
    exit.o                  4
    low_level_init.o        4
    -------------------------------------------
    Total:                  8

m7M_tls.a: [3]
    fpinit_M.o             34
    -------------------------------------------
    Total:                 34

rt7M_tl.a: [4]
    cexit.o                10
    cmain.o                30
    copy_init3.o           44
    cstartup_M.o           12
    data_init.o            40
    vector_table_M.o       66
    -------------------------------------------
    Total:                202

shb_l.a: [5]
    exit.o                 20
    -------------------------------------------
    Total:                 20

    Gaps                    6        2
    Linker created                  20    4 096
-----------------------------------------------
    Grand Total:          510       54    4 100


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address  Size  Type      Object
-----                       -------  ----  ----      ------
.iar.init_table$$Base         0x1a8         --   Gb  - Linker created -
.iar.init_table$$Limit        0x1bc         --   Gb  - Linker created -
?main                         0x1c1        Code  Gb  cmain.o [4]
CSTACK$$Base            0x2000'0008         --   Gb  - Linker created -
CSTACK$$Limit           0x2000'1008         --   Gb  - Linker created -
Region$$Table$$Base           0x1a8         --   Gb  - Linker created -
Region$$Table$$Limit          0x1bc         --   Gb  - Linker created -
UART_InChar                    0xd7  0x10  Code  Gb  uartSample.o [1]
UART_Init                      0x6b  0x6c  Code  Gb  uartSample.o [1]
UART_OutChar                   0xe7  0x10  Code  Gb  uartSample.o [1]
__cmain                       0x1c1        Code  Gb  cmain.o [4]
__exit                        0x1f5  0x14  Code  Gb  exit.o [5]
__iar_copy_init3              0x131  0x2c  Code  Gb  copy_init3.o [4]
__iar_data_init3              0x15d  0x28  Code  Gb  data_init.o [4]
__iar_init_vfp                0x185        Code  Gb  fpinit_M.o [3]
__iar_program_start           0x225        Code  Gb  cstartup_M.o [4]
__low_level_init              0x1df   0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0        Data  Gb  vector_table_M.o [4]
_call_main                    0x1cd        Code  Gb  cmain.o [4]
_exit                         0x1e9        Code  Gb  cexit.o [4]
_main                         0x1db        Code  Gb  cmain.o [4]
exit                          0x1e3   0x4  Code  Gb  exit.o [2]
main                           0x41  0x2a  Code  Gb  uartSample.o [1]
msg                     0x2000'0000   0x4  Data  Gb  uartSample.o [1]


[1] = C:\Users\10737\Desktop\lab4\Debug\Obj
[2] = dl7M_tlf.a
[3] = m7M_tls.a
[4] = rt7M_tl.a
[5] = shb_l.a

    510 bytes of readonly  code memory
     54 bytes of readonly  data memory
  4 100 bytes of readwrite data memory

Errors: none
Warnings: none
