// Seed: 3234696212
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output wire id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1
    , id_17,
    input wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri1 id_13,
    input tri id_14,
    output tri0 id_15
);
  assign id_5 = id_14;
  xor (id_3, id_2, id_6, id_4, id_10, id_14, id_12, id_17, id_11, id_9, id_7);
  module_0(
      id_0, id_11, id_3
  );
endmodule
