
14. Printing statistics.

=== rr_15x15_1 ===

   Number of wires:                 16
   Number of wire bits:            227
   Number of public wires:          16
   Number of public wire bits:     227
   Number of ports:                  3
   Number of port bits:             60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_11                        1
     NR_11_4                         1
     NR_4_11                         1
     NR_4_4                          1
     customAdder15_0                 1
     customAdder19_3                 1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_4_11 is unknown!
   Area for cell type \NR_11_4 is unknown!
   Area for cell type \NR_11_11 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \customAdder19_3 is unknown!

=== multiplier16bit_39 ===

   Number of wires:                 16
   Number of wire bits:            238
   Number of public wires:          16
   Number of public wire bits:     238
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_15_1                         1
     NR_1_1                          1
     NR_1_15                         1
     customAdder15_0                 1
     customAdder31_15                1
     rr_15x15_1                      1

   Area for cell type \NR_1_15 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_15_1 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \customAdder31_15 is unknown!
   Area for cell type \rr_15x15_1 is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder19_3 ===

   Number of wires:                  3
   Number of wire bits:             55
   Number of public wires:           3
   Number of public wire bits:      55
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder19bit      1

   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder31_15 ===

   Number of wires:                  3
   Number of wire bits:             79
   Number of public wires:           3
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder31bit      1

   Area for cell type \unsignedBrentKungAdder31bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder15_0 ===

   Number of wires:                  3
   Number of wire bits:             46
   Number of public wires:           3
   Number of public wire bits:      46
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder15bit      1

   Area for cell type \unsignedBrentKungAdder15bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder31bit ===

   Number of wires:                169
   Number of wire bits:            260
   Number of public wires:         169
   Number of public wire bits:     260
   Number of ports:                  3
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     BitwisePG                      31
     BlackCell                      22
     GrayCell                       30
     XorGate                        30

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_11_4 ===

   Number of wires:                 87
   Number of wire bits:            114
   Number of public wires:          87
   Number of public wire bits:     114
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     AndGate                        44
     FullAdder                      17
     HalfAdder                       3
     unsignedBrentKungAdder13bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_15 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2x2_ASAP7_75t_R             15

   Chip area for module '\NR_1_15': 1.312200
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_4_11 ===

   Number of wires:                 87
   Number of wire bits:            114
   Number of public wires:          87
   Number of public wire bits:     114
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     AndGate                        44
     FullAdder                      17
     HalfAdder                       3
     unsignedBrentKungAdder13bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        16
     FullAdder                       3
     HalfAdder                       3
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder15bit ===

   Number of wires:                 77
   Number of wire bits:            120
   Number of public wires:          77
   Number of public wire bits:     120
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     BitwisePG                      15
     BlackCell                       8
     GrayCell                       14
     XorGate                        14

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder20bit ===

   Number of wires:                109
   Number of wire bits:            167
   Number of public wires:         109
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     BitwisePG                      20
     BlackCell                      14
     GrayCell                       19
     XorGate                        19

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_11_11 ===

   Number of wires:                304
   Number of wire bits:            345
   Number of public wires:         304
   Number of public wire bits:     345
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                212
     AndGate                       121
     FullAdder                      80
     HalfAdder                      10
     unsignedBrentKungAdder20bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder20bit is unknown!

=== NR_15_1 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2x2_ASAP7_75t_R             15

   Chip area for module '\NR_15_1': 1.312200
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_39                1
     NR_15_1                         1
     NR_1_1                          1
     NR_1_15                         1
     customAdder15_0                 1
       unsignedBrentKungAdder15bit      1
         BitwisePG                  15
         BlackCell                   8
         GrayCell                   14
         XorGate                    14
     customAdder31_15                1
       unsignedBrentKungAdder31bit      1
         BitwisePG                  31
         BlackCell                  22
         GrayCell                   30
         XorGate                    30
     rr_15x15_1                      1
       NR_11_11                      1
         AndGate                   121
         FullAdder                  80
         HalfAdder                  10
         unsignedBrentKungAdder20bit      1
           BitwisePG                20
           BlackCell                14
           GrayCell                 19
           XorGate                  19
       NR_11_4                       1
         AndGate                    44
         FullAdder                  17
         HalfAdder                   3
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       NR_4_11                       1
         AndGate                    44
         FullAdder                  17
         HalfAdder                   3
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       NR_4_4                        1
         AndGate                    16
         FullAdder                   3
         HalfAdder                   3
         unsignedBrentKungAdder6bit      1
           BitwisePG                 6
           BlackCell                 2
           GrayCell                  5
           XorGate                   5
       customAdder15_0               1
         unsignedBrentKungAdder15bit      1
           BitwisePG                15
           BlackCell                 8
           GrayCell                 14
           XorGate                  14
       customAdder19_3               1
         unsignedBrentKungAdder19bit      1
           BitwisePG                19
           BlackCell                12
           GrayCell                 18
           XorGate                  18

   Number of wires:               4828
   Number of wire bits:           6019
   Number of public wires:        4828
   Number of public wire bits:    6019
   Number of ports:               3399
   Number of port bits:           4275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1434
     AND2x2_ASAP7_75t_R            487
     AO21x1_ASAP7_75t_R            204
     MAJx2_ASAP7_75t_R             117
     NAND3xp33_ASAP7_75t_R         117
     NOR3xp33_ASAP7_75t_R          117
     OAI21xp33_ASAP7_75t_R         117
     XOR2xp5_ASAP7_75t_R           275

   Chip area for top module '\multiplier16bit_39': 137.474820
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.32e-05   8.42e-05   1.20e-07   1.58e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.32e-05   8.42e-05   1.20e-07   1.58e-04 100.0%
                          46.5%      53.5%       0.1%
Startpoint: B[3] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  46.21   46.21 ^ B[3] (in)
  36.29   82.49 ^ M1/M4/uut32/_0_/Y (AND2x2_ASAP7_75t_R)
  30.12  112.62 ^ M1/M4/uut126/_2_/Y (MAJx2_ASAP7_75t_R)
  26.34  138.96 v M1/M4/uut126/_5_/Y (OAI21xp33_ASAP7_75t_R)
  39.25  178.21 v M1/M4/uut144/_2_/Y (MAJx2_ASAP7_75t_R)
  32.75  210.96 v M1/M4/uut168/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  243.65 ^ M1/M4/uut168/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  278.81 ^ M1/M4/uut187/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  304.91 v M1/M4/uut187/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  342.95 v M1/M4/uut204/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  369.94 ^ M1/M4/uut204/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  412.35 ^ M1/M4/uut211/uut12/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.47  441.82 ^ M1/M4/uut211/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.53  462.35 ^ M1/M4/uut211/uut33/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  481.07 ^ M1/M4/uut211/uut36/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  507.17 ^ M1/M4/uut211/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.40  529.57 ^ M1/M4/uut211/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  560.19 ^ M1/M4/uut211/uut69/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.21  599.40 ^ M1/adder2/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.83  626.23 ^ M1/adder2/adder_module/uut22/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.97  645.21 ^ M1/adder2/adder_module/uut29/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  673.57 ^ M1/adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.68  699.25 ^ M1/adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.83  720.08 ^ M1/adder2/adder_module/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  750.69 ^ M1/adder2/adder_module/uut59/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98  789.66 ^ adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  816.21 ^ adder2/adder_module/uut42/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  836.38 ^ adder2/adder_module/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  855.10 ^ adder2/adder_module/uut55/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  881.20 ^ adder2/adder_module/uut57/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.26  908.46 ^ adder2/adder_module/uut60/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  932.61 ^ adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  39.53  972.14 ^ adder2/adder_module/uut112/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  972.14 ^ P[31] (out)
         972.14   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -972.14   data arrival time
---------------------------------------------------------
        9027.86   slack (MET)


