INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/RegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sim_1/new/Test_RegBank_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_RegBank_unit
