%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\Andre\AppData\Local\Temp\s964xn.o
reset_vec CODE 0 0 0 2 2
end_init CODE 0 40 40 2 2
config CONFIG 4 8007 8007 5 2
$dist/default/debug\SCE_Project.X.debug.o
cinit CODE 0 42 42 2C 2
text1 CODE 0 BE2 BE2 31 2
text2 CODE 0 9E6 9E6 C 2
text3 CODE 0 CB4 CB4 39 2
text4 CODE 0 C7B C7B 39 2
text5 CODE 0 EEE EEE 86 2
text6 CODE 0 998 998 4 2
text7 CODE 0 98A 98A 3 2
text8 CODE 0 B2C B2C 1C 2
text9 CODE 0 BC3 BC3 1F 2
text10 CODE 0 9A8 9A8 6 2
text11 CODE 0 BA4 BA4 1F 2
text12 CODE 0 9A2 9A2 6 2
text13 CODE 0 9FF 9FF E 2
text14 CODE 0 B85 B85 1F 2
text15 CODE 0 99C 99C 6 2
text16 CODE 0 9F2 9F2 D 2
text17 CODE 0 9C9 9C9 8 2
text18 CODE 0 7C3 7C3 3D 2
text19 CODE 0 9D1 9D1 9 2
text20 CODE 0 AE2 AE2 17 2
text21 CODE 0 987 987 3 2
text22 CODE 0 AF9 AF9 19 2
text23 CODE 0 E78 E78 76 2
text24 CODE 0 63C 63C D4 2
text25 CODE 0 D74 D74 53 2
text26 CODE 0 E1E E1E 5A 2
text28 CODE 0 ACB ACB 17 2
text29 CODE 0 3 3 1 2
text30 CODE 0 3CD 3CD 162 2
text31 CODE 0 52F 52F 10D 2
text32 CODE 0 B12 B12 1A 2
text33 CODE 0 B48 B48 1E 2
text34 CODE 0 9DA 9DA C 2
text35 CODE 0 A61 A61 12 2
text36 CODE 0 A3E A3E 11 2
text37 CODE 0 AB4 AB4 17 2
text38 CODE 0 2 2 1 2
text39 CODE 0 6E 6E 1C2 2
text40 CODE 0 994 994 4 2
text41 CODE 0 984 984 3 2
text42 CODE 0 981 981 3 2
text43 CODE 0 A87 A87 16 2
text44 CODE 0 230 230 19D 2
text45 CODE 0 A4F A4F 12 2
text46 CODE 0 B66 B66 1F 2
text47 CODE 0 C47 C47 34 2
text48 CODE 0 CED CED 3C 2
text49 CODE 0 C13 C13 34 2
text50 CODE 0 990 990 4 2
text51 CODE 0 97E 97E 3 2
text52 CODE 0 97B 97B 3 2
text53 CODE 0 A73 A73 14 2
text54 CODE 0 9C1 9C1 8 2
text55 CODE 0 9BA 9BA 7 2
text56 CODE 0 710 710 B3 2
text57 CODE 0 D29 D29 4B 2
text58 CODE 0 A2D A2D 11 2
text59 CODE 0 A9D A9D 17 2
text60 CODE 0 A1C A1C 11 2
text61 CODE 0 DC7 DC7 57 2
text62 CODE 0 97A 97A 1 2
nvBANK0 BANK0 1 6B 6B 4 1
nvBANK1 BANK1 1 AA AA 8 1
maintext CODE 0 F74 F74 8C 2
cstackCOMMON COMMON 1 70 70 E 1
cstackBANK0 BANK0 1 20 20 2D 1
cstackBANK1 BANK1 1 A0 A0 A 1
inittext CODE 0 9B4 9B4 6 2
stringtext1 STRCODE 0 100F 100F A 2
stringtext2 STRCODE 0 1000 1000 F 2
stringtext3 STRCODE 0 1019 1019 7 2
stringtext4 STRCODE 0 1020 1020 5 2
intentry CODE 0 4 4 3C 2
bssBANK0 BANK0 1 4D 4D F 1
bssBANK1 BANK1 1 B2 B2 7 1
idataBANK0 CODE 0 A0D A0D F 2
idataBANK1 CODE 0 98D 98D 3 2
dataBANK0 BANK0 1 5C 5C F 1
dataBANK1 BANK1 1 B9 B9 3 1
clrtext CODE 0 9AE 9AE 6 2
config CONFIG 4 8007 8007 5 2
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 6F-6F 1
RAM BC-EF 1
RAM 120-16F 1
RAM 1A0-1EF 1
RAM 220-26F 1
RAM 2A0-2EF 1
RAM 320-36F 1
RAM 3A0-3EF 1
RAM 420-46F 1
RAM 4A0-4EF 1
RAM 520-56F 1
RAM 5A0-5EF 1
RAM 620-64F 1
BANK0 6F-6F 1
BANK1 BC-EF 1
BANK2 120-16F 1
BANK3 1A0-1EF 1
BANK4 220-26F 1
BANK5 2A0-2EF 1
BANK6 320-36F 1
BANK7 3A0-3EF 1
BANK8 420-46F 1
BANK9 4A0-4EF 1
CONST 800-979 2
CONST 1025-1FFF 2
ENTRY 800-979 2
ENTRY 1025-1FFF 2
IDLOC 8000-8003 2
SFR10 500-51F 1
SFR11 580-59F 1
SFR12 600-61F 1
SFR13 680-6EF 1
SFR14 700-76F 1
SFR15 780-7EF 1
SFR16 800-86F 1
SFR17 880-8EF 1
SFR18 900-96F 1
SFR19 980-9EF 1
SFR20 A00-A6F 1
SFR21 A80-AEF 1
SFR22 B00-B6F 1
SFR23 B80-BEF 1
SFR24 C00-C6F 1
SFR25 C80-CEF 1
SFR26 D00-D6F 1
SFR27 D80-DEF 1
SFR28 E00-E6F 1
SFR29 E80-EEF 1
SFR30 F00-F6F 1
SFR31 F80-FEF 1
STACK 206C-23EF 1
CODE 800-979 2
CODE 1025-1FFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-11F 1
SFR3 180-19F 1
SFR4 200-21F 1
SFR5 280-29F 1
SFR6 300-31F 1
SFR7 380-39F 1
SFR8 400-41F 1
SFR9 480-49F 1
BANK10 520-56F 1
BANK11 5A0-5EF 1
BANK12 620-64F 1
BIGRAM 2000-23EF 1
EEDATA F000-F0FF 2
STRCODE 800-979 2
STRCODE 1025-1FFF 2
STRING 800-979 2
STRING 1025-1FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug\SCE_Project.X.debug.o
42 cinit CODE >15952:C:\Users\Andre\AppData\Local\Temp\s964x.s
42 cinit CODE >15955:C:\Users\Andre\AppData\Local\Temp\s964x.s
42 cinit CODE >16059:C:\Users\Andre\AppData\Local\Temp\s964x.s
43 cinit CODE >16060:C:\Users\Andre\AppData\Local\Temp\s964x.s
44 cinit CODE >16061:C:\Users\Andre\AppData\Local\Temp\s964x.s
45 cinit CODE >16062:C:\Users\Andre\AppData\Local\Temp\s964x.s
46 cinit CODE >16063:C:\Users\Andre\AppData\Local\Temp\s964x.s
47 cinit CODE >16064:C:\Users\Andre\AppData\Local\Temp\s964x.s
48 cinit CODE >16065:C:\Users\Andre\AppData\Local\Temp\s964x.s
49 cinit CODE >16066:C:\Users\Andre\AppData\Local\Temp\s964x.s
4A cinit CODE >16067:C:\Users\Andre\AppData\Local\Temp\s964x.s
4B cinit CODE >16068:C:\Users\Andre\AppData\Local\Temp\s964x.s
4E cinit CODE >16072:C:\Users\Andre\AppData\Local\Temp\s964x.s
4F cinit CODE >16073:C:\Users\Andre\AppData\Local\Temp\s964x.s
50 cinit CODE >16074:C:\Users\Andre\AppData\Local\Temp\s964x.s
51 cinit CODE >16075:C:\Users\Andre\AppData\Local\Temp\s964x.s
52 cinit CODE >16076:C:\Users\Andre\AppData\Local\Temp\s964x.s
53 cinit CODE >16077:C:\Users\Andre\AppData\Local\Temp\s964x.s
54 cinit CODE >16078:C:\Users\Andre\AppData\Local\Temp\s964x.s
55 cinit CODE >16079:C:\Users\Andre\AppData\Local\Temp\s964x.s
56 cinit CODE >16080:C:\Users\Andre\AppData\Local\Temp\s964x.s
57 cinit CODE >16081:C:\Users\Andre\AppData\Local\Temp\s964x.s
5A cinit CODE >16098:C:\Users\Andre\AppData\Local\Temp\s964x.s
5B cinit CODE >16099:C:\Users\Andre\AppData\Local\Temp\s964x.s
5C cinit CODE >16100:C:\Users\Andre\AppData\Local\Temp\s964x.s
5D cinit CODE >16101:C:\Users\Andre\AppData\Local\Temp\s964x.s
5E cinit CODE >16102:C:\Users\Andre\AppData\Local\Temp\s964x.s
5F cinit CODE >16103:C:\Users\Andre\AppData\Local\Temp\s964x.s
62 cinit CODE >16107:C:\Users\Andre\AppData\Local\Temp\s964x.s
63 cinit CODE >16108:C:\Users\Andre\AppData\Local\Temp\s964x.s
64 cinit CODE >16109:C:\Users\Andre\AppData\Local\Temp\s964x.s
65 cinit CODE >16110:C:\Users\Andre\AppData\Local\Temp\s964x.s
66 cinit CODE >16111:C:\Users\Andre\AppData\Local\Temp\s964x.s
67 cinit CODE >16112:C:\Users\Andre\AppData\Local\Temp\s964x.s
6A cinit CODE >16118:C:\Users\Andre\AppData\Local\Temp\s964x.s
6A cinit CODE >16120:C:\Users\Andre\AppData\Local\Temp\s964x.s
6B cinit CODE >16121:C:\Users\Andre\AppData\Local\Temp\s964x.s
6C cinit CODE >16122:C:\Users\Andre\AppData\Local\Temp\s964x.s
4 intentry CODE >52:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
6 intentry CODE >55:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
A intentry CODE >57:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
13 intentry CODE >59:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
16 intentry CODE >60:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
17 intentry CODE >61:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
1F intentry CODE >63:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
22 intentry CODE >64:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
23 intentry CODE >65:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
2B intentry CODE >67:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
2E intentry CODE >68:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
2F intentry CODE >69:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
38 intentry CODE >73:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
3E intentry CODE >80:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
3E intentry CODE >86:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/interrupt_manager.c
97A text62 CODE >182:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
97A text62 CODE >185:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
DC7 text61 CODE >295:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DC7 text61 CODE >297:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DCC text61 CODE >299:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DD2 text61 CODE >300:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DD6 text61 CODE >301:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DD7 text61 CODE >303:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DDD text61 CODE >305:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DE1 text61 CODE >306:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DE2 text61 CODE >308:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DE8 text61 CODE >309:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DE9 text61 CODE >313:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E06 text61 CODE >314:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E0B text61 CODE >315:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E0E text61 CODE >316:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E12 text61 CODE >319:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E1D text61 CODE >320:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
A1C text60 CODE >127:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A1C text60 CODE >129:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A21 text60 CODE >132:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A22 text60 CODE >135:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A24 text60 CODE >136:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A26 text60 CODE >139:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A27 text60 CODE >140:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A28 text60 CODE >144:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A2A text60 CODE >145:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A2C text60 CODE >147:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A9D text59 CODE >164:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A9D text59 CODE >168:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A9F text59 CODE >169:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
AA7 text59 CODE >171:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
AAE text59 CODE >173:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
AB3 text59 CODE >175:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
A2D text58 CODE >127:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A2D text58 CODE >129:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A32 text58 CODE >132:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A33 text58 CODE >135:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A35 text58 CODE >136:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A37 text58 CODE >139:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A38 text58 CODE >140:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A39 text58 CODE >144:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A3B text58 CODE >145:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A3D text58 CODE >147:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
D29 text57 CODE >47:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D2A text57 CODE >49:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D2D text57 CODE >50:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D32 text57 CODE >54:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D44 text57 CODE >56:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D45 text57 CODE >57:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D4A text57 CODE >59:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D51 text57 CODE >68:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D63 text57 CODE >70:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D67 text57 CODE >71:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D72 text57 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D73 text57 CODE >78:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
710 text56 CODE >137:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
711 text56 CODE >142:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
716 text56 CODE >143:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
722 text56 CODE >145:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
72E text56 CODE >146:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
73E text56 CODE >147:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
74E text56 CODE >148:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
760 text56 CODE >149:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
772 text56 CODE >151:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
784 text56 CODE >152:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
796 text56 CODE >153:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
7A8 text56 CODE >155:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
7BA text56 CODE >156:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
7BF text56 CODE >157:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
7C2 text56 CODE >158:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9BA text55 CODE >183:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9BB text55 CODE >185:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9C0 text55 CODE >186:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9C1 text54 CODE >188:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9C2 text54 CODE >190:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9C8 text54 CODE >191:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
A73 text53 CODE >193:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
A74 text53 CODE >197:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
A86 text53 CODE >198:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
97B text52 CODE >229:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
97B text52 CODE >230:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
97D text52 CODE >231:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
97E text51 CODE >100:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
97E text51 CODE >103:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
980 text51 CODE >104:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
990 text50 CODE >106:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
990 text50 CODE >108:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
993 text50 CODE >109:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
C13 text49 CODE >213:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C13 text49 CODE >216:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C14 text49 CODE >217:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C16 text49 CODE >218:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C1A text49 CODE >216:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C20 text49 CODE >220:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C29 text49 CODE >221:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C2A text49 CODE >222:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C2C text49 CODE >223:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C30 text49 CODE >221:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C36 text49 CODE >225:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C3E text49 CODE >226:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C46 text49 CODE >227:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CED text48 CODE >5:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
CED text48 CODE >13:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
CEF text48 CODE >14:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
CF5 text48 CODE >15:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
CF7 text48 CODE >16:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
CF8 text48 CODE >17:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
CFD text48 CODE >18:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D01 text48 CODE >16:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D05 text48 CODE >21:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D0A text48 CODE >22:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D14 text48 CODE >23:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D18 text48 CODE >24:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D19 text48 CODE >26:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D1E text48 CODE >27:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D24 text48 CODE >29:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
D28 text48 CODE >30:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwdiv.c
C47 text47 CODE >5:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C47 text47 CODE >12:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C4D text47 CODE >13:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C4F text47 CODE >14:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C50 text47 CODE >15:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C55 text47 CODE >16:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C59 text47 CODE >14:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C5D text47 CODE >19:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C67 text47 CODE >20:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C6B text47 CODE >21:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C70 text47 CODE >22:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C76 text47 CODE >24:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
C7A text47 CODE >25:E:\Microchip\xc8\v2.30\pic\sources\c90\common\lwmod.c
B66 text46 CODE >15:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B66 text46 CODE >43:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B68 text46 CODE >45:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B6C text46 CODE >46:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B70 text46 CODE >47:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B75 text46 CODE >48:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B7A text46 CODE >49:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B80 text46 CODE >52:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
B84 text46 CODE >53:E:\Microchip\xc8\v2.30\pic\sources\c90\common\Umul16.c
A4F text45 CODE >8:E:\Microchip\xc8\v2.30\pic\sources\c90\common\isdigit.c
A50 text45 CODE >14:E:\Microchip\xc8\v2.30\pic\sources\c90\common\isdigit.c
A60 text45 CODE >15:E:\Microchip\xc8\v2.30\pic\sources\c90\common\isdigit.c
230 text44 CODE >505:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
232 text44 CODE >550:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
236 text44 CODE >553:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
237 text44 CODE >555:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
23D text44 CODE >558:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
248 text44 CODE >559:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
249 text44 CODE >563:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
24B text44 CODE >565:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
24D text44 CODE >596:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
24D text44 CODE >597:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
24E text44 CODE >598:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
252 text44 CODE >568:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
25B text44 CODE >614:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
267 text44 CODE >615:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
26A text44 CODE >617:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
27B text44 CODE >618:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
28E text44 CODE >619:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
29A text44 CODE >661:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2B2 text44 CODE >1285:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2BD text44 CODE >1287:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2C1 text44 CODE >1288:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2C5 text44 CODE >1289:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2CA text44 CODE >1331:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2CC text44 CODE >1332:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2E6 text44 CODE >1331:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2F0 text44 CODE >1371:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
2FC text44 CODE >1372:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
300 text44 CODE >1407:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
30B text44 CODE >1408:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
314 text44 CODE >1410:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
317 text44 CODE >1413:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
31B text44 CODE >1418:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
321 text44 CODE >1419:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
32C text44 CODE >1441:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
332 text44 CODE >1443:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
33D text44 CODE >1444:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
348 text44 CODE >1454:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
34E text44 CODE >1456:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
359 text44 CODE >1457:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
363 text44 CODE >1464:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
369 text44 CODE >1465:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
374 text44 CODE >1498:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
378 text44 CODE >1500:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
379 text44 CODE >1515:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
3A0 text44 CODE >1550:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
3AB text44 CODE >1500:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
3B4 text44 CODE >553:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
3C8 text44 CODE >1564:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
3CC text44 CODE >1567:E:\Microchip\xc8\v2.30\pic\sources\c90\common\doprnt.c
A87 text43 CODE >74:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
A87 text43 CODE >77:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
A92 text43 CODE >80:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
A9C text43 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
981 text42 CODE >233:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
981 text42 CODE >234:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
983 text42 CODE >235:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
984 text41 CODE >111:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
984 text41 CODE >114:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
986 text41 CODE >115:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
994 text40 CODE >117:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
994 text40 CODE >119:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
997 text40 CODE >120:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
6E text39 CODE >324:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
6E text39 CODE >326:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
75 text39 CODE >327:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
92 text39 CODE >328:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
93 text39 CODE >329:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
B0 text39 CODE >331:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
B4 text39 CODE >332:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
B8 text39 CODE >335:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BE text39 CODE >336:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C2 text39 CODE >337:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C6 text39 CODE >340:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CC text39 CODE >341:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D0 text39 CODE >342:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D4 text39 CODE >343:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D5 text39 CODE >344:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D9 text39 CODE >345:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DD text39 CODE >349:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E3 text39 CODE >350:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E7 text39 CODE >351:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EB text39 CODE >352:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EC text39 CODE >353:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F0 text39 CODE >354:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F4 text39 CODE >358:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA text39 CODE >359:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE text39 CODE >360:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
102 text39 CODE >361:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
103 text39 CODE >362:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
107 text39 CODE >363:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
10B text39 CODE >365:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
11B text39 CODE >370:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
11B text39 CODE >371:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
127 text39 CODE >372:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
13C text39 CODE >375:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
143 text39 CODE >376:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
148 text39 CODE >377:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
14B text39 CODE >378:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
14E text39 CODE >380:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
15C text39 CODE >381:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
161 text39 CODE >382:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
162 text39 CODE >383:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
165 text39 CODE >385:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
16C text39 CODE >386:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
172 text39 CODE >387:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
178 text39 CODE >388:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
17B text39 CODE >389:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
17F text39 CODE >393:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
183 text39 CODE >394:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
187 text39 CODE >395:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
187 text39 CODE >397:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
18B text39 CODE >399:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
191 text39 CODE >400:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1A0 text39 CODE >401:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1A1 text39 CODE >402:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1B0 text39 CODE >404:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1B4 text39 CODE >406:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1B8 text39 CODE >409:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1BE text39 CODE >410:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1CD text39 CODE >411:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1CE text39 CODE >412:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1DD text39 CODE >414:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1E1 text39 CODE >416:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1E8 text39 CODE >417:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1EE text39 CODE >418:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1F2 text39 CODE >419:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1FA text39 CODE >420:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
1FE text39 CODE >421:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
206 text39 CODE >422:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
20B text39 CODE >424:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
213 text39 CODE >425:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
217 text39 CODE >426:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
21F text39 CODE >427:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
223 text39 CODE >428:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
22B text39 CODE >429:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
22F text39 CODE >432:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
2 text38 CODE >182:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
2 text38 CODE >185:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
AB4 text37 CODE >164:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
AB4 text37 CODE >168:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
AB6 text37 CODE >169:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
ABE text37 CODE >171:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
AC5 text37 CODE >173:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
ACA text37 CODE >175:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
A3E text36 CODE >128:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A3E text36 CODE >130:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A43 text36 CODE >133:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A44 text36 CODE >136:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A46 text36 CODE >137:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A48 text36 CODE >140:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A49 text36 CODE >141:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A4A text36 CODE >145:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A4C text36 CODE >146:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A4E text36 CODE >148:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
A61 text35 CODE >130:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A62 text35 CODE >133:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A65 text35 CODE >136:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A66 text35 CODE >139:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A67 text35 CODE >142:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A68 text35 CODE >145:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A69 text35 CODE >148:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A69 text35 CODE >150:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A6E text35 CODE >154:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
A72 text35 CODE >155:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
9DA text34 CODE >202:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9DA text34 CODE >204:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9DD text34 CODE >205:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9DF text34 CODE >206:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9E0 text34 CODE >207:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9E1 text34 CODE >208:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9E2 text34 CODE >209:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9E3 text34 CODE >211:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
9E5 text34 CODE >212:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B48 text33 CODE >180:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B48 text33 CODE >182:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B4C text33 CODE >184:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B4F text33 CODE >185:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B51 text33 CODE >186:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B53 text33 CODE >187:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B54 text33 CODE >188:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B55 text33 CODE >189:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B56 text33 CODE >190:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B58 text33 CODE >191:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B5A text33 CODE >192:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B5B text33 CODE >194:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B5B text33 CODE >196:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B5F text33 CODE >198:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B60 text33 CODE >199:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B65 text33 CODE >200:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/memory.c
B12 text32 CODE >32:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
B12 text32 CODE >34:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
B25 text32 CODE >35:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
B26 text32 CODE >36:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
B2A text32 CODE >37:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
B2B text32 CODE >38:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
52F text31 CODE >63:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
52F text31 CODE >66:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
52F text31 CODE >67:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
53B text31 CODE >68:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
54B text31 CODE >70:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
55B text31 CODE >71:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
56B text31 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
57B text31 CODE >73:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
58B text31 CODE >74:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
59D text31 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5AE text31 CODE >76:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5B3 text31 CODE >77:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5B7 text31 CODE >79:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5C2 text31 CODE >80:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5D2 text31 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5E2 text31 CODE >82:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
5F2 text31 CODE >83:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
602 text31 CODE >84:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
612 text31 CODE >85:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
624 text31 CODE >86:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
635 text31 CODE >87:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
63A text31 CODE >89:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
63B text31 CODE >90:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
3CD text30 CODE >437:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
3CD text30 CODE >438:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
3D4 text30 CODE >440:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
3E6 text30 CODE >442:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
400 text30 CODE >444:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
419 text30 CODE >445:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
433 text30 CODE >446:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
44D text30 CODE >447:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
467 text30 CODE >448:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
481 text30 CODE >450:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
49A text30 CODE >451:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4B2 text30 CODE >452:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4CA text30 CODE >454:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4CA text30 CODE >456:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4CE text30 CODE >457:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4DB text30 CODE >458:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4DE text30 CODE >460:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4E6 text30 CODE >461:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4ED text30 CODE >465:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4F2 text30 CODE >467:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
4FD text30 CODE >468:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
502 text30 CODE >469:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
507 text30 CODE >471:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
50A text30 CODE >473:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
50C text30 CODE >474:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
50E text30 CODE >476:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
50F text30 CODE >477:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
510 text30 CODE >481:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
51B text30 CODE >482:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
520 text30 CODE >483:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
525 text30 CODE >486:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
528 text30 CODE >488:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
52A text30 CODE >489:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
52C text30 CODE >492:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
52D text30 CODE >493:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
52E text30 CODE >498:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
3 text29 CODE >183:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
3 text29 CODE >186:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
ACB text28 CODE >165:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
ACB text28 CODE >169:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
ACD text28 CODE >170:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
AD5 text28 CODE >172:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
ADC text28 CODE >174:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
AE1 text28 CODE >176:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
E1E text26 CODE >47:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E20 text26 CODE >49:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E23 text26 CODE >50:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E28 text26 CODE >54:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E3D text26 CODE >56:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E3F text26 CODE >57:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E44 text26 CODE >59:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E4B text26 CODE >68:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E61 text26 CODE >70:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E66 text26 CODE >71:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E75 text26 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
E77 text26 CODE >78:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\I2C/i2c.c
D74 text25 CODE >98:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D76 text25 CODE >100:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D85 text25 CODE >101:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
D9A text25 CODE >102:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DAD text25 CODE >103:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DC0 text25 CODE >104:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
DC6 text25 CODE >105:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
63C text24 CODE >137:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
63E text24 CODE >142:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
643 text24 CODE >143:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
64F text24 CODE >145:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
65E text24 CODE >146:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
673 text24 CODE >147:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
686 text24 CODE >148:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
69B text24 CODE >149:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
6B0 text24 CODE >151:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
6C6 text24 CODE >152:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
6DB text24 CODE >153:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
6F0 text24 CODE >155:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
706 text24 CODE >156:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
70C text24 CODE >157:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
70F text24 CODE >158:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E78 text23 CODE >160:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E78 text23 CODE >162:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E81 text23 CODE >163:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E85 text23 CODE >164:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E91 text23 CODE >165:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E95 text23 CODE >166:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
E99 text23 CODE >167:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EA5 text23 CODE >168:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EA9 text23 CODE >169:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EAD text23 CODE >170:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EB9 text23 CODE >171:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EBD text23 CODE >172:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EC1 text23 CODE >173:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
ECD text23 CODE >174:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
ED1 text23 CODE >176:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
ED7 text23 CODE >177:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EDD text23 CODE >178:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EE3 text23 CODE >179:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EE9 text23 CODE >180:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EED text23 CODE >181:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
AF9 text22 CODE >74:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
AF9 text22 CODE >77:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
B05 text22 CODE >80:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
B11 text22 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
987 text21 CODE >233:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
987 text21 CODE >234:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
989 text21 CODE >235:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
AE2 text20 CODE >63:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE2 text20 CODE >67:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE4 text20 CODE >69:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE5 text20 CODE >71:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE6 text20 CODE >73:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE7 text20 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE8 text20 CODE >77:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AE9 text20 CODE >79:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AEA text20 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AEC text20 CODE >83:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AED text20 CODE >85:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AEE text20 CODE >87:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AEF text20 CODE >89:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF0 text20 CODE >91:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF1 text20 CODE >93:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF2 text20 CODE >95:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF3 text20 CODE >97:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF4 text20 CODE >99:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF6 text20 CODE >101:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
AF8 text20 CODE >104:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/adcc.c
9D1 text19 CODE >63:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D1 text19 CODE >66:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D4 text19 CODE >68:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D5 text19 CODE >70:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D6 text19 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D8 text19 CODE >74:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D9 text19 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
7C3 text18 CODE >57:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7C3 text18 CODE >62:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7C5 text18 CODE >63:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7C6 text18 CODE >64:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7C7 text18 CODE >65:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7C8 text18 CODE >66:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7C9 text18 CODE >71:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7CB text18 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7CD text18 CODE >73:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7CF text18 CODE >74:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7D1 text18 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7D3 text18 CODE >80:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7D6 text18 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7D8 text18 CODE >82:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7DA text18 CODE >83:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7DC text18 CODE >84:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7DE text18 CODE >89:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7DF text18 CODE >90:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E0 text18 CODE >91:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E1 text18 CODE >92:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E2 text18 CODE >93:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E3 text18 CODE >98:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E4 text18 CODE >99:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E5 text18 CODE >100:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E6 text18 CODE >101:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E7 text18 CODE >102:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7E8 text18 CODE >107:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7EA text18 CODE >108:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7EC text18 CODE >109:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7EE text18 CODE >110:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7F0 text18 CODE >111:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7F2 text18 CODE >120:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7F5 text18 CODE >121:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7F8 text18 CODE >122:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7FA text18 CODE >123:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7FC text18 CODE >124:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
7FF text18 CODE >125:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pin_manager.c
9C9 text17 CODE >77:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9C9 text17 CODE >80:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9CB text17 CODE >82:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9CC text17 CODE >84:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9CD text17 CODE >86:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9CE text17 CODE >88:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9CF text17 CODE >90:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9D0 text17 CODE >91:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
9F2 text16 CODE >58:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
9F2 text16 CODE >62:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
9F5 text16 CODE >65:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
9F7 text16 CODE >68:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
9F9 text16 CODE >71:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
9FE text16 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/pwm6.c
99C text15 CODE >178:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
99C text15 CODE >179:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
9A1 text15 CODE >180:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B85 text14 CODE >64:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B85 text14 CODE >69:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B87 text14 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B88 text14 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B8A text14 CODE >78:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B8C text14 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B8E text14 CODE >84:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B95 text14 CODE >87:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B97 text14 CODE >90:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
B98 text14 CODE >93:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
BA0 text14 CODE >96:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
BA3 text14 CODE >97:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr1.c
9FF text13 CODE >62:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
9FF text13 CODE >67:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A02 text13 CODE >70:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A03 text13 CODE >73:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A04 text13 CODE >76:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A06 text13 CODE >79:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A07 text13 CODE >82:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A09 text13 CODE >85:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
A0C text13 CODE >86:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
9A2 text12 CODE >178:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
9A2 text12 CODE >179:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
9A7 text12 CODE >180:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BA4 text11 CODE >64:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BA4 text11 CODE >69:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BA6 text11 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BA7 text11 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BA9 text11 CODE >78:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BAB text11 CODE >81:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BAD text11 CODE >84:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BB4 text11 CODE >87:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BB6 text11 CODE >90:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BB7 text11 CODE >93:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BBF text11 CODE >96:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
BC2 text11 CODE >97:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr3.c
9A8 text10 CODE >179:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
9A8 text10 CODE >180:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
9AD text10 CODE >181:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BC3 text9 CODE >64:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BC3 text9 CODE >69:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BC5 text9 CODE >72:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BC6 text9 CODE >75:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BC8 text9 CODE >79:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BCA text9 CODE >82:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BCC text9 CODE >85:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BD3 text9 CODE >88:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BD5 text9 CODE >91:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BD6 text9 CODE >94:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BDE text9 CODE >97:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
BE1 text9 CODE >98:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr5.c
B2C text8 CODE >50:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B2C text8 CODE >52:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B2F text8 CODE >53:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B32 text8 CODE >54:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B35 text8 CODE >55:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B38 text8 CODE >56:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B3B text8 CODE >57:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B3E text8 CODE >58:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B41 text8 CODE >59:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B44 text8 CODE >60:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
B47 text8 CODE >61:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/mcc.c
98A text7 CODE >111:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
98A text7 CODE >114:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
98C text7 CODE >115:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
998 text6 CODE >117:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
998 text6 CODE >119:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
99B text6 CODE >120:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/tmr2.c
EEE text5 CODE >502:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EEE text5 CODE >504:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EF3 text5 CODE >505:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EF4 text5 CODE >506:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EF5 text5 CODE >507:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EF6 text5 CODE >510:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
EFB text5 CODE >511:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F04 text5 CODE >512:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F09 text5 CODE >513:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F0D text5 CODE >514:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F1C text5 CODE >515:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F1F text5 CODE >516:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F23 text5 CODE >517:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F24 text5 CODE >519:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F24 text5 CODE >521:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F29 text5 CODE >522:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F2F text5 CODE >523:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F35 text5 CODE >524:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F36 text5 CODE >525:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F37 text5 CODE >526:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F3E text5 CODE >528:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F45 text5 CODE >529:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F4B text5 CODE >530:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F4C text5 CODE >531:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F4D text5 CODE >532:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F54 text5 CODE >534:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F5B text5 CODE >535:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F61 text5 CODE >536:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F62 text5 CODE >537:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F63 text5 CODE >538:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F69 text5 CODE >541:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F73 text5 CODE >544:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C7B text4 CODE >570:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C7B text4 CODE >571:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C7E text4 CODE >572:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C7F text4 CODE >575:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C84 text4 CODE >576:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C8D text4 CODE >577:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C8F text4 CODE >578:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C93 text4 CODE >579:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C98 text4 CODE >581:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C98 text4 CODE >583:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C9C text4 CODE >584:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CA2 text4 CODE >585:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CA8 text4 CODE >586:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CA9 text4 CODE >588:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CB3 text4 CODE >591:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CB4 text3 CODE >546:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CB4 text3 CODE >547:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CB7 text3 CODE >549:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CB8 text3 CODE >552:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CBD text3 CODE >553:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CC6 text3 CODE >554:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CC8 text3 CODE >555:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CCC text3 CODE >556:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CD1 text3 CODE >558:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CD1 text3 CODE >560:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CD5 text3 CODE >561:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CDB text3 CODE >562:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CE1 text3 CODE >563:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CE2 text3 CODE >565:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
CEC text3 CODE >568:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9E6 text2 CODE >83:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
9E6 text2 CODE >85:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
9EB text2 CODE >87:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
9EC text2 CODE >88:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
9EE text2 CODE >89:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
9EF text2 CODE >90:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
9F1 text2 CODE >95:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\mcc_generated_files/i2c1_driver.c
BE2 text1 CODE >593:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BE2 text1 CODE >595:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BE2 text1 CODE >596:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BE7 text1 CODE >597:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BF0 text1 CODE >598:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BF3 text1 CODE >599:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BF8 text1 CODE >601:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BF8 text1 CODE >603:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
BFC text1 CODE >604:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C08 text1 CODE >605:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
C12 text1 CODE >608:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F74 maintext CODE >610:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F74 maintext CODE >613:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F77 maintext CODE >615:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F7E maintext CODE >616:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F81 maintext CODE >617:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F84 maintext CODE >619:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F8C maintext CODE >621:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F94 maintext CODE >623:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F9C maintext CODE >629:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
F9F maintext CODE >630:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA1 maintext CODE >631:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA2 maintext CODE >632:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA4 maintext CODE >633:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA5 maintext CODE >634:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA8 maintext CODE >637:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FA9 maintext CODE >640:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FAA maintext CODE >644:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FAF maintext CODE >645:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FB8 maintext CODE >647:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FCE maintext CODE >648:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FCF maintext CODE >649:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FD0 maintext CODE >650:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FD1 maintext CODE >651:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FD2 maintext CODE >653:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FD6 maintext CODE >655:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FDB maintext CODE >661:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FDE maintext CODE >662:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FDE maintext CODE >663:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE1 maintext CODE >664:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE1 maintext CODE >665:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE4 maintext CODE >666:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE4 maintext CODE >667:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE7 maintext CODE >668:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
FE8 maintext CODE >658:E:\Andre\IST\5ºAno_1ºSemestre\SCE\GIT\SCE_Project.X\main.c
9AE clrtext CODE >16087:C:\Users\Andre\AppData\Local\Temp\s964x.s
9AE clrtext CODE >16088:C:\Users\Andre\AppData\Local\Temp\s964x.s
9AF clrtext CODE >16089:C:\Users\Andre\AppData\Local\Temp\s964x.s
9AF clrtext CODE >16090:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B0 clrtext CODE >16091:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B1 clrtext CODE >16092:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B2 clrtext CODE >16093:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B3 clrtext CODE >16094:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B4 inittext CODE >16048:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B4 inittext CODE >16049:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B5 inittext CODE >16050:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B5 inittext CODE >16051:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B6 inittext CODE >16052:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B7 inittext CODE >16053:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B8 inittext CODE >16054:C:\Users\Andre\AppData\Local\Temp\s964x.s
9B9 inittext CODE >16055:C:\Users\Andre\AppData\Local\Temp\s964x.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
_t 4D 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
___latbits 2 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
___lwmod@counter 7D 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__LdataBANK0 0 0 ABS 0 dataBANK0 -
__LdataBANK1 0 0 ABS 0 dataBANK1 -
_clkAlarm 5C 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
__Hspace_0 1025 0 ABS 0 - -
__Hspace_1 BC 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
__Hspace_4 10013 0 ABS 0 - -
TMR3_SetInterruptHandler@InterruptHandler A0 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
__HidataBANK0 0 0 ABS 0 idataBANK0 -
__HidataBANK1 0 0 ABS 0 idataBANK1 -
_SSP1STATbits 18F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR3_SetInterruptHandler 1350 0 CODE 0 text12 dist/default/debug\SCE_Project.X.debug.o
_PWM6CON 38E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PWM6DCH 38D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PWM6DCL 38C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
_lumAlarm 60 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
__end_of_LCDcmd 1382 0 CODE 0 text55 dist/default/debug\SCE_Project.X.debug.o
__end_of_LCDstr 150E 0 CODE 0 text53 dist/default/debug\SCE_Project.X.debug.o
_lumLevel 5A 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
_T1CONbits 20E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_toggleAlarms 17C4 0 CODE 0 text1 dist/default/debug\SCE_Project.X.debug.o
_PMD_Initialize 1392 0 CODE 0 text17 dist/default/debug\SCE_Project.X.debug.o
__Hstrings 0 0 ABS 0 strings -
_LATA 16 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_LATB 17 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_LATC 18 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_LATD 19 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_LATE 1A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PMD0 796 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PMD1 797 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PMD2 798 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PMD3 799 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PMD4 79A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PMD5 79B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2PR 28D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR2 28C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUA F39 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUB F44 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUC F4F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUD F5A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUE F65 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
___sp 0 0 STACK 2 stack C:\Users\Andre\AppData\Local\Temp\s964xn.o
_main 1EE8 0 CODE 0 maintext dist/default/debug\SCE_Project.X.debug.o
_mode 52 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
_temp 5B 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
btemp 7E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
start 80 0 CODE 0 init C:\Users\Andre\AppData\Local\Temp\s964xn.o
_PWM6_LoadDutyValue 15F2 0 CODE 0 text22 dist/default/debug\SCE_Project.X.debug.o
__size_of_main 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of___lwdiv 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of___lwmod 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_menuLCD_ISR 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
TMR5_WriteTimer@timerVal 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
LCDsend2x4@hc A6 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
LCDsend2x4@lc A7 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR2_Stop 131A 0 CODE 0 text7 dist/default/debug\SCE_Project.X.debug.o
_editingTempAlarm 59 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
?___wmul 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_ofi1_PWM6_LoadDutyValue 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR2_Stop 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_LCDchar 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_LCDinit 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_LCDsend 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR2_StopTimer 1338 0 CODE 0 text6 dist/default/debug\SCE_Project.X.debug.o
_PWM6_Initialize 13E4 0 CODE 0 text16 dist/default/debug\SCE_Project.X.debug.o
__LidataBANK0 0 0 ABS 0 idataBANK0 -
__LidataBANK1 0 0 ABS 0 idataBANK1 -
__end_of_editLum 1968 0 CODE 0 text4 dist/default/debug\SCE_Project.X.debug.o
?_ADCC_GetSingleConversion 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Hpowerup 0 0 CODE 0 powerup -
__size_of_TMR1_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR1_WriteTimer 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR2_Initialize 13FE 0 CODE 0 text13 dist/default/debug\SCE_Project.X.debug.o
_TMR2_StartTimer 1320 0 CODE 0 text50 dist/default/debug\SCE_Project.X.debug.o
__end_of_Clock_ISR 1C3C 0 CODE 0 text61 dist/default/debug\SCE_Project.X.debug.o
__size_of_SYSTEM_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_PWM_Output_D4_Disable 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_Clock_ISR 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_ofi1_PWM6_LoadDutyValue 153A 0 CODE 0 text43 dist/default/debug\SCE_Project.X.debug.o
_TMR2_Stop 1314 0 CODE 0 text7 dist/default/debug\SCE_Project.X.debug.o
intlevel0 0 0 ENTRY 0 functab C:\Users\Andre\AppData\Local\Temp\s964xn.o
intlevel1 0 0 ENTRY 0 functab C:\Users\Andre\AppData\Local\Temp\s964xn.o
intlevel2 0 0 ENTRY 0 functab C:\Users\Andre\AppData\Local\Temp\s964xn.o
intlevel3 0 0 ENTRY 0 functab C:\Users\Andre\AppData\Local\Temp\s964xn.o
intlevel4 0 0 ENTRY 0 functab C:\Users\Andre\AppData\Local\Temp\s964xn.o
intlevel5 0 0 ENTRY 0 functab C:\Users\Andre\AppData\Local\Temp\s964xn.o
_i2c1_driver_open 13CC 0 CODE 0 text2 dist/default/debug\SCE_Project.X.debug.o
__size_of_toggleAlarms 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
wtemp0 7E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Hfunctab 0 0 ENTRY 0 functab -
PWM6_LoadDutyValue@dutyValue A0 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
__end_of_PMD_Initialize 13A2 0 CODE 0 text17 dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR1_DefaultInterruptHandler 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Hclrtext 0 0 ABS 0 clrtext -
_Clock_ISR 1B8E 0 CODE 0 text61 dist/default/debug\SCE_Project.X.debug.o
i1_WriteI2C 1A52 0 CODE 0 text57 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR1_DefaultInterruptHandler 12F6 0 CODE 0 text62 dist/default/debug\SCE_Project.X.debug.o
___wmul@multiplicand 72 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR3_Initialize 1786 0 CODE 0 text11 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR3_WriteTimer 147C 0 CODE 0 text58 dist/default/debug\SCE_Project.X.debug.o
_ADACCH 91 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADACCL 90 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON0 93 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON1 94 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON2 95 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON3 96 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADERRH 117 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADERRL 116 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADLTHH 10F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADLTHL 10E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADRESH 8D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADRESL 8C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADSTAT 97 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADUTHH 111 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADUTHL 110 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_i2c1_driver_i2cISR B5 0 BANK1 1 bssBANK1 dist/default/debug\SCE_Project.X.debug.o
_ANSELA F38 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ANSELB F43 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ANSELC F4E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ANSELD F59 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ANSELE F64 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
DATAEE_WriteByte@GIEBitValue 79 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_of_ADCC_GetSingleConversion 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_toggleAlarms 1826 0 CODE 0 text1 dist/default/debug\SCE_Project.X.debug.o
_editingLumAlarm 58 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
__end_of_INTERRUPT_InterruptManager 80 0 CODE 0 intentry dist/default/debug\SCE_Project.X.debug.o
__size_of_ReadI2C 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR1_SetInterruptHandler 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR3_DefaultInterruptHandler 4 0 CODE 0 text38 dist/default/debug\SCE_Project.X.debug.o
__end_of___wmul 170A 0 CODE 0 text46 dist/default/debug\SCE_Project.X.debug.o
LCDsend2x4@mode A2 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
ADCC_GetSingleConversion@channel 73 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Lmaintext 0 0 ABS 0 maintext -
__size_of_sprintf 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR5_SetInterruptHandler 1350 0 CODE 0 text10 dist/default/debug\SCE_Project.X.debug.o
__LnvBANK0 0 0 ABS 0 nvBANK0 -
__LnvBANK1 0 0 ABS 0 nvBANK1 -
___lwmod@divisor 78 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__end_of___lwdiv 1A52 0 CODE 0 text48 dist/default/debug\SCE_Project.X.debug.o
__end_of___lwmod 18F6 0 CODE 0 text47 dist/default/debug\SCE_Project.X.debug.o
__size_of_isdigit 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_DATAEE_ReadByte 13CC 0 CODE 0 text34 dist/default/debug\SCE_Project.X.debug.o
_T5GCONbits 21B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_monitoring_ISR 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
TMR5_SetInterruptHandler@InterruptHandler A0 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
__end_ofi1_TMR2_Stop 130E 0 CODE 0 text41 dist/default/debug\SCE_Project.X.debug.o
menuLCD_ISR@tt 43 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
___stackhi 23EF 0 ABS 0 - C:\Users\Andre\AppData\Local\Temp\s964xn.o
___stacklo 206C 0 ABS 0 - C:\Users\Andre\AppData\Local\Temp\s964xn.o
__end_of_LCDchar 1392 0 CODE 0 text54 dist/default/debug\SCE_Project.X.debug.o
__end_of_LCDinit 1DDC 0 CODE 0 text23 dist/default/debug\SCE_Project.X.debug.o
__end_of_LCDsend 1B8E 0 CODE 0 text25 dist/default/debug\SCE_Project.X.debug.o
_dpowers 201E 0 STRCODE 0 stringtext1 dist/default/debug\SCE_Project.X.debug.o
__size_of_PWM6_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
___lwdiv@quotient 75 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_LCDcmd 1374 0 CODE 0 text55 dist/default/debug\SCE_Project.X.debug.o
_LCDstr 14E6 0 CODE 0 text53 dist/default/debug\SCE_Project.X.debug.o
__size_of_tsttc 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR2_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR2_StartTimer 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_prevLumLevel 66 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
_TMR3_Initialize 1748 0 CODE 0 text11 dist/default/debug\SCE_Project.X.debug.o
_TMR3_WriteTimer 145A 0 CODE 0 text58 dist/default/debug\SCE_Project.X.debug.o
___lwmod@dividend 7A 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_PIN_MANAGER_Initialize F86 0 CODE 0 text18 dist/default/debug\SCE_Project.X.debug.o
__end_ofi1_WriteI2C 1AE8 0 CODE 0 text57 dist/default/debug\SCE_Project.X.debug.o
__end_of_i2c1_driver_open 13E4 0 CODE 0 text2 dist/default/debug\SCE_Project.X.debug.o
start_initialization 84 0 CODE 0 cinit dist/default/debug\SCE_Project.X.debug.o
_ODCONA F3A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ODCONB F45 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ODCONC F50 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ODCOND F5B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ODCONE F66 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_editTemp 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_OSCFRQ 893 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
differenceBetweenTimePeriod@start 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_TRISCbits 13 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PWM6EN 1C77 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
monitoring_ISR@test1 22 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
monitoring_ISR@test2 23 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
monitoring_ISR@test3 24 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__size_of_i2c1_driver_open 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADFLTRH 115 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADFLTRL 114 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADPREVH 8F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADPREVL 8E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADSTPTH 113 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADSTPTL 112 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_RA6PPS F16 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_RC3PPS F23 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_RC4PPS F24 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_DATAEE_WriteByte 1690 0 CODE 0 text33 dist/default/debug\SCE_Project.X.debug.o
__end_of_SYSTEM_Initialize 1690 0 CODE 0 text8 dist/default/debug\SCE_Project.X.debug.o
_T3GCONbits 215 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
clear_ram0 135C 0 CODE 0 clrtext dist/default/debug\SCE_Project.X.debug.o
__pcstackBANK0 20 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__pcstackBANK1 A0 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
_T1GATE 210 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T1GCON 20F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T3GATE 216 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T3GCON 215 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T5GATE 21C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T5GCON 21B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2CLKCON 290 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR2_Start 12FC 0 CODE 0 text51 dist/default/debug\SCE_Project.X.debug.o
__end_of_ADCC_GetSingleConversion 14E6 0 CODE 0 text35 dist/default/debug\SCE_Project.X.debug.o
_DATAEE_ReadByte 13B4 0 CODE 0 text34 dist/default/debug\SCE_Project.X.debug.o
_LCDsend2x4 C78 0 CODE 0 text24 dist/default/debug\SCE_Project.X.debug.o
tsttc@value 73 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR1_SetInterruptHandler 1344 0 CODE 0 text15 dist/default/debug\SCE_Project.X.debug.o
LCDsend2x4@c A5 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
__size_of_LCDcmd 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_LCDstr 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_ADCC_Initialize 15F2 0 CODE 0 text20 dist/default/debug\SCE_Project.X.debug.o
__end_of_ReadI2C 1658 0 CODE 0 text32 dist/default/debug\SCE_Project.X.debug.o
___int_sp 0 0 STACK 2 stack C:\Users\Andre\AppData\Local\Temp\s964xn.o
_menuLCD_ISR DC 0 CODE 0 text39 dist/default/debug\SCE_Project.X.debug.o
_alarmPWMStart B9 0 BANK1 1 dataBANK1 dist/default/debug\SCE_Project.X.debug.o
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Hbank4 0 0 ABS 0 bank4 -
__Hbank5 0 0 ABS 0 bank5 -
__Hbank6 0 0 ABS 0 bank6 -
__Hbank7 0 0 ABS 0 bank7 -
__Hbank8 0 0 ABS 0 bank8 -
__Hbank9 0 0 ABS 0 bank9 -
__Hcinit DC 0 CODE 0 cinit -
__size_of_PWM_Output_D4_Enable 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
i1_TMR2_StopTimer 1328 0 CODE 0 text40 dist/default/debug\SCE_Project.X.debug.o
__size_of_OSCILLATOR_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Hsfr10 0 0 ABS 0 sfr10 -
__Hsfr11 0 0 ABS 0 sfr11 -
__Hsfr12 0 0 ABS 0 sfr12 -
__Hsfr13 0 0 ABS 0 sfr13 -
__Hsfr14 0 0 ABS 0 sfr14 -
__Hsfr15 0 0 ABS 0 sfr15 -
__Hsfr16 0 0 ABS 0 sfr16 -
__Hsfr17 0 0 ABS 0 sfr17 -
__Hsfr18 0 0 ABS 0 sfr18 -
__Hsfr19 0 0 ABS 0 sfr19 -
__Hsfr20 0 0 ABS 0 sfr20 -
__Hsfr21 0 0 ABS 0 sfr21 -
__Hsfr22 0 0 ABS 0 sfr22 -
__Hsfr23 0 0 ABS 0 sfr23 -
__Hsfr24 0 0 ABS 0 sfr24 -
__Hsfr25 0 0 ABS 0 sfr25 -
__Hsfr26 0 0 ABS 0 sfr26 -
__Hsfr27 0 0 ABS 0 sfr27 -
__Hsfr28 0 0 ABS 0 sfr28 -
__Hsfr29 0 0 ABS 0 sfr29 -
__Hsfr30 0 0 ABS 0 sfr30 -
__Hsfr31 0 0 ABS 0 sfr31 -
__Hstack 0 0 STACK 2 stack -
___lwdiv@counter 77 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_NVMADRH 81B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_NVMADRL 81A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_NVMCON2 81F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_NVMDATH 81D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_NVMDATL 81C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
LCDcmd@c 78 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Hbank10 0 0 ABS 0 bank10 -
__Hbank11 0 0 ABS 0 bank11 -
__Hbank12 0 0 ABS 0 bank12 -
__Hbank13 0 0 BANK13 1 bank13 -
__Hbank14 0 0 BANK14 1 bank14 -
__Hbank15 0 0 BANK15 1 bank15 -
__Hbank16 0 0 BANK16 1 bank16 -
__Hbank17 0 0 BANK17 1 bank17 -
__Hbank18 0 0 BANK18 1 bank18 -
__Hbank19 0 0 BANK19 1 bank19 -
__Hbank20 0 0 BANK20 1 bank20 -
__Hbank21 0 0 BANK21 1 bank21 -
__Hbank22 0 0 BANK22 1 bank22 -
__Hbank23 0 0 BANK23 1 bank23 -
__Hbank24 0 0 BANK24 1 bank24 -
__Hbank25 0 0 BANK25 1 bank25 -
__Hbank26 0 0 BANK26 1 bank26 -
__Hbank27 0 0 BANK27 1 bank27 -
__Hbank28 0 0 BANK28 1 bank28 -
__Hbank29 0 0 BANK29 1 bank29 -
__Hbank30 0 0 BANK30 1 bank30 -
__Hbank31 0 0 BANK31 1 bank31 -
__Hbigram 0 0 ABS 0 bigram -
__Hmaintext 0 0 ABS 0 maintext -
LCDstr@c 7A 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
LCDstr@p 7B 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_of_differenceBetweenTimePeriod 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_PWM6_LoadDutyValue 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_sprintf 79A 0 CODE 0 text44 dist/default/debug\SCE_Project.X.debug.o
__Hcommon 0 0 ABS 0 common -
__Hconfig 10018 0 CONFIG 4 config -
menuLCD_ISR@l 47 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
TMR3_WriteTimer@timerVal 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_ofi1_PWM_Output_D4_Disable 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2HLTbits 28F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_editTemp 1968 0 CODE 0 text3 dist/default/debug\SCE_Project.X.debug.o
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 ABS 0 bank2 -
__Lbank3 0 0 ABS 0 bank3 -
__Lbank4 0 0 ABS 0 bank4 -
__Lbank5 0 0 ABS 0 bank5 -
__Lbank6 0 0 ABS 0 bank6 -
__Lbank7 0 0 ABS 0 bank7 -
__Lbank8 0 0 ABS 0 bank8 -
__Lbank9 0 0 ABS 0 bank9 -
__end_of_isdigit 14C2 0 CODE 0 text45 dist/default/debug\SCE_Project.X.debug.o
__Lcinit 84 0 CODE 0 cinit -
_T1GCONbits 20F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Lsfr10 0 0 ABS 0 sfr10 -
__Lsfr11 0 0 ABS 0 sfr11 -
__Lsfr12 0 0 ABS 0 sfr12 -
__Lsfr13 0 0 ABS 0 sfr13 -
__Lsfr14 0 0 ABS 0 sfr14 -
__Lsfr15 0 0 ABS 0 sfr15 -
__Lsfr16 0 0 ABS 0 sfr16 -
__Lsfr17 0 0 ABS 0 sfr17 -
__Lsfr18 0 0 ABS 0 sfr18 -
__Lsfr19 0 0 ABS 0 sfr19 -
__Lsfr20 0 0 ABS 0 sfr20 -
__Lsfr21 0 0 ABS 0 sfr21 -
__Lsfr22 0 0 ABS 0 sfr22 -
__Lsfr23 0 0 ABS 0 sfr23 -
__Lsfr24 0 0 ABS 0 sfr24 -
__Lsfr25 0 0 ABS 0 sfr25 -
__Lsfr26 0 0 ABS 0 sfr26 -
__Lsfr27 0 0 ABS 0 sfr27 -
__Lsfr28 0 0 ABS 0 sfr28 -
__Lsfr29 0 0 ABS 0 sfr29 -
__Lsfr30 0 0 ABS 0 sfr30 -
__Lsfr31 0 0 ABS 0 sfr31 -
__Lstack 0 0 STACK 2 stack -
init_ram 1368 0 CODE 0 inittext dist/default/debug\SCE_Project.X.debug.o
__end_of_PWM_Output_D4_Enable 12FC 0 CODE 0 text52 dist/default/debug\SCE_Project.X.debug.o
__Linittext 0 0 ABS 0 inittext -
_PORTBbits D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PORTCbits E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_INTCONbits B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
differenceBetweenTimePeriod@diff 76 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
differenceBetweenTimePeriod@stop 73 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hinit 80 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Hsfr4 0 0 ABS 0 sfr4 -
__Hsfr5 0 0 ABS 0 sfr5 -
__Hsfr6 0 0 ABS 0 sfr6 -
__Hsfr7 0 0 ABS 0 sfr7 -
__Hsfr8 0 0 ABS 0 sfr8 -
__Hsfr9 0 0 ABS 0 sfr9 -
__Htext 0 0 ABS 0 text -
_editLum 18F6 0 CODE 0 text4 dist/default/debug\SCE_Project.X.debug.o
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Linit 80 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Lsfr4 0 0 ABS 0 sfr4 -
__Lsfr5 0 0 ABS 0 sfr5 -
__Lsfr6 0 0 ABS 0 sfr6 -
__Lsfr7 0 0 ABS 0 sfr7 -
__Lsfr8 0 0 ABS 0 sfr8 -
__Lsfr9 0 0 ABS 0 sfr9 -
__Ltext 0 0 ABS 0 text -
__pstringtext1 201E 0 STRCODE 0 stringtext1 dist/default/debug\SCE_Project.X.debug.o
__pstringtext2 2000 0 STRCODE 0 stringtext2 dist/default/debug\SCE_Project.X.debug.o
__pstringtext3 2032 0 STRCODE 0 stringtext3 dist/default/debug\SCE_Project.X.debug.o
__pstringtext4 2040 0 STRCODE 0 stringtext4 dist/default/debug\SCE_Project.X.debug.o
__pstringtext5 0 0 STRCODE 0 stringtext5 dist/default/debug\SCE_Project.X.debug.o
__pnvBANK0 6B 0 BANK0 1 nvBANK0 dist/default/debug\SCE_Project.X.debug.o
__pnvBANK1 AA 0 BANK1 1 nvBANK1 dist/default/debug\SCE_Project.X.debug.o
__end_of_editTemp 19DA 0 CODE 0 text3 dist/default/debug\SCE_Project.X.debug.o
_SSP1CON1 190 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SSP1CON2 191 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SSP1STAT 18F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
___wmul 16CC 0 CODE 0 text46 dist/default/debug\SCE_Project.X.debug.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
__LcstackBANK1 0 0 ABS 0 cstackBANK1 -
int$flags 7E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
__size_of_TMR5_SetInterruptHandler 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_INTERRUPT_InterruptManager 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_differenceBetweenTimePeriod 188E 0 CODE 0 text49 dist/default/debug\SCE_Project.X.debug.o
_PR2 28D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__S0 1025 0 ABS 0 - -
__S1 BC 0 ABS 0 - -
__S2 0 0 ABS 0 - -
__S3 0 0 ABS 0 - -
__size_of_TMR1_ISR 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR3_ISR 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR5_ISR 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR3_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR3_WriteTimer 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR2_Start 1302 0 CODE 0 text51 dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR3_DefaultInterruptHandler 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
i1WriteI2C@data_out 71 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_T2RSTbits 291 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCC_Initialize 15C4 0 CODE 0 text20 dist/default/debug\SCE_Project.X.debug.o
__end_of_LCDsend2x4 E20 0 CODE 0 text24 dist/default/debug\SCE_Project.X.debug.o
_tempAlarm 63 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
__end_of_DATAEE_WriteByte 16CC 0 CODE 0 text33 dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR2_StopTimer 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR3_DefaultInterruptHandler 6 0 CODE 0 text38 dist/default/debug\SCE_Project.X.debug.o
sprintf@val 2E 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
_SYSTEM_Initialize 1658 0 CODE 0 text8 dist/default/debug\SCE_Project.X.debug.o
__size_ofi1_TMR2_Stop 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_editClock 1EE8 0 CODE 0 text5 dist/default/debug\SCE_Project.X.debug.o
__size_of_DATAEE_WriteByte 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__HnvBANK0 0 0 ABS 0 nvBANK0 -
__HnvBANK1 0 0 ABS 0 nvBANK1 -
__Lintentry 8 0 CODE 0 intentry -
i1_PWM6_LoadDutyValue 150E 0 CODE 0 text43 dist/default/debug\SCE_Project.X.debug.o
i1LCDsend2x4@hc 76 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
i1LCDsend2x4@lc 77 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_of_editClock 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR5_DefaultInterruptHandler 6 0 CODE 0 text29 dist/default/debug\SCE_Project.X.debug.o
reset_vec 0 0 CODE 0 reset_vec C:\Users\Andre\AppData\Local\Temp\s964xn.o
__size_of_DATAEE_ReadByte 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_CCPTMRS1bits 21F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR5_Initialize 17C4 0 CODE 0 text9 dist/default/debug\SCE_Project.X.debug.o
__pdataBANK0 5C 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
__pdataBANK1 B9 0 BANK1 1 dataBANK1 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR5_WriteTimer 149E 0 CODE 0 text36 dist/default/debug\SCE_Project.X.debug.o
__size_of___wmul 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__LbssBANK0 0 0 ABS 0 bssBANK0 -
__LbssBANK1 0 0 ABS 0 bssBANK1 -
__Lstringtext1 0 0 ABS 0 stringtext1 -
__Lstringtext2 0 0 ABS 0 stringtext2 -
__Lstringtext3 0 0 ABS 0 stringtext3 -
__Lstringtext4 0 0 ABS 0 stringtext4 -
__Lstringtext5 0 0 ABS 0 stringtext5 -
__end_ofi1_TMR2_StopTimer 1330 0 CODE 0 text40 dist/default/debug\SCE_Project.X.debug.o
_INTERRUPT_InterruptManager 8 0 CODE 0 intentry dist/default/debug\SCE_Project.X.debug.o
i1LCDsend2x4@c 75 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_of_PMD_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PIE3bits 719 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PIE4bits 71A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_editClock 1DDC 0 CODE 0 text5 dist/default/debug\SCE_Project.X.debug.o
sprintf@flag 30 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
sprintf@prec 2D 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__size_of_WriteI2C 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR1_ISR 153A 0 CODE 0 text59 dist/default/debug\SCE_Project.X.debug.o
__size_ofi1_TMR2_StopTimer 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__ptext10 1350 0 CODE 0 text10 dist/default/debug\SCE_Project.X.debug.o
__ptext11 1748 0 CODE 0 text11 dist/default/debug\SCE_Project.X.debug.o
__ptext12 1344 0 CODE 0 text12 dist/default/debug\SCE_Project.X.debug.o
__ptext13 13FE 0 CODE 0 text13 dist/default/debug\SCE_Project.X.debug.o
__ptext14 170A 0 CODE 0 text14 dist/default/debug\SCE_Project.X.debug.o
__ptext15 1338 0 CODE 0 text15 dist/default/debug\SCE_Project.X.debug.o
__ptext16 13E4 0 CODE 0 text16 dist/default/debug\SCE_Project.X.debug.o
__ptext17 1392 0 CODE 0 text17 dist/default/debug\SCE_Project.X.debug.o
__ptext18 F86 0 CODE 0 text18 dist/default/debug\SCE_Project.X.debug.o
__ptext19 13A2 0 CODE 0 text19 dist/default/debug\SCE_Project.X.debug.o
__ptext20 15C4 0 CODE 0 text20 dist/default/debug\SCE_Project.X.debug.o
__ptext21 130E 0 CODE 0 text21 dist/default/debug\SCE_Project.X.debug.o
__ptext22 15F2 0 CODE 0 text22 dist/default/debug\SCE_Project.X.debug.o
__ptext23 1CF0 0 CODE 0 text23 dist/default/debug\SCE_Project.X.debug.o
__ptext24 C78 0 CODE 0 text24 dist/default/debug\SCE_Project.X.debug.o
__ptext25 1AE8 0 CODE 0 text25 dist/default/debug\SCE_Project.X.debug.o
__ptext26 1C3C 0 CODE 0 text26 dist/default/debug\SCE_Project.X.debug.o
__ptext28 1596 0 CODE 0 text28 dist/default/debug\SCE_Project.X.debug.o
__ptext29 6 0 CODE 0 text29 dist/default/debug\SCE_Project.X.debug.o
__ptext30 79A 0 CODE 0 text30 dist/default/debug\SCE_Project.X.debug.o
__ptext31 A5E 0 CODE 0 text31 dist/default/debug\SCE_Project.X.debug.o
__ptext32 1624 0 CODE 0 text32 dist/default/debug\SCE_Project.X.debug.o
__ptext33 1690 0 CODE 0 text33 dist/default/debug\SCE_Project.X.debug.o
__ptext34 13B4 0 CODE 0 text34 dist/default/debug\SCE_Project.X.debug.o
__ptext35 14C2 0 CODE 0 text35 dist/default/debug\SCE_Project.X.debug.o
__ptext36 147C 0 CODE 0 text36 dist/default/debug\SCE_Project.X.debug.o
__ptext37 1568 0 CODE 0 text37 dist/default/debug\SCE_Project.X.debug.o
__ptext38 4 0 CODE 0 text38 dist/default/debug\SCE_Project.X.debug.o
__ptext39 DC 0 CODE 0 text39 dist/default/debug\SCE_Project.X.debug.o
__ptext40 1328 0 CODE 0 text40 dist/default/debug\SCE_Project.X.debug.o
__ptext41 1308 0 CODE 0 text41 dist/default/debug\SCE_Project.X.debug.o
__ptext42 1302 0 CODE 0 text42 dist/default/debug\SCE_Project.X.debug.o
__ptext43 150E 0 CODE 0 text43 dist/default/debug\SCE_Project.X.debug.o
__ptext44 460 0 CODE 0 text44 dist/default/debug\SCE_Project.X.debug.o
__ptext45 149E 0 CODE 0 text45 dist/default/debug\SCE_Project.X.debug.o
__ptext46 16CC 0 CODE 0 text46 dist/default/debug\SCE_Project.X.debug.o
__ptext47 188E 0 CODE 0 text47 dist/default/debug\SCE_Project.X.debug.o
__ptext48 19DA 0 CODE 0 text48 dist/default/debug\SCE_Project.X.debug.o
__ptext49 1826 0 CODE 0 text49 dist/default/debug\SCE_Project.X.debug.o
__ptext50 1320 0 CODE 0 text50 dist/default/debug\SCE_Project.X.debug.o
__ptext51 12FC 0 CODE 0 text51 dist/default/debug\SCE_Project.X.debug.o
__ptext52 12F6 0 CODE 0 text52 dist/default/debug\SCE_Project.X.debug.o
__ptext53 14E6 0 CODE 0 text53 dist/default/debug\SCE_Project.X.debug.o
__ptext54 1382 0 CODE 0 text54 dist/default/debug\SCE_Project.X.debug.o
__ptext55 1374 0 CODE 0 text55 dist/default/debug\SCE_Project.X.debug.o
__ptext56 E20 0 CODE 0 text56 dist/default/debug\SCE_Project.X.debug.o
__ptext57 1A52 0 CODE 0 text57 dist/default/debug\SCE_Project.X.debug.o
__ptext58 145A 0 CODE 0 text58 dist/default/debug\SCE_Project.X.debug.o
__ptext59 153A 0 CODE 0 text59 dist/default/debug\SCE_Project.X.debug.o
__ptext60 1438 0 CODE 0 text60 dist/default/debug\SCE_Project.X.debug.o
__ptext61 1B8E 0 CODE 0 text61 dist/default/debug\SCE_Project.X.debug.o
__ptext62 12F4 0 CODE 0 text62 dist/default/debug\SCE_Project.X.debug.o
_TMR3_ISR 1568 0 CODE 0 text37 dist/default/debug\SCE_Project.X.debug.o
_TMR5_ISR 1596 0 CODE 0 text28 dist/default/debug\SCE_Project.X.debug.o
_TMR3_SetInterruptHandler 1344 0 CODE 0 text12 dist/default/debug\SCE_Project.X.debug.o
__end_of_PIN_MANAGER_Initialize 1000 0 CODE 0 text18 dist/default/debug\SCE_Project.X.debug.o
___lwdiv 19DA 0 CODE 0 text48 dist/default/debug\SCE_Project.X.debug.o
___lwmod 188E 0 CODE 0 text47 dist/default/debug\SCE_Project.X.debug.o
__Lbank10 0 0 ABS 0 bank10 -
__Lbank11 0 0 ABS 0 bank11 -
__Lbank12 0 0 ABS 0 bank12 -
__Lbank13 0 0 BANK13 1 bank13 -
__Lbank14 0 0 BANK14 1 bank14 -
__Lbank15 0 0 BANK15 1 bank15 -
__Lbank16 0 0 BANK16 1 bank16 -
__Lbank17 0 0 BANK17 1 bank17 -
__Lbank18 0 0 BANK18 1 bank18 -
__Lbank19 0 0 BANK19 1 bank19 -
__Lbank20 0 0 BANK20 1 bank20 -
__Lbank21 0 0 BANK21 1 bank21 -
__Lbank22 0 0 BANK22 1 bank22 -
__Lbank23 0 0 BANK23 1 bank23 -
__Lbank24 0 0 BANK24 1 bank24 -
__Lbank25 0 0 BANK25 1 bank25 -
__Lbank26 0 0 BANK26 1 bank26 -
__Lbank27 0 0 BANK27 1 bank27 -
__Lbank28 0 0 BANK28 1 bank28 -
__Lbank29 0 0 BANK29 1 bank29 -
__Lbank30 0 0 BANK30 1 bank30 -
__Lbank31 0 0 BANK31 1 bank31 -
__pmaintext 1EE8 0 CODE 0 maintext dist/default/debug\SCE_Project.X.debug.o
__Lbigram 0 0 ABS 0 bigram -
__size_ofi1_WriteI2C 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Lcommon 0 0 ABS 0 common -
__Lconfig 0 0 CONFIG 4 config -
__end_of_TMR1_ISR 1568 0 CODE 0 text59 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR3_ISR 1596 0 CODE 0 text37 dist/default/debug\SCE_Project.X.debug.o
__Hinittext 0 0 ABS 0 inittext -
__end_of_TMR5_ISR 15C4 0 CODE 0 text28 dist/default/debug\SCE_Project.X.debug.o
_LCDchar 1382 0 CODE 0 text54 dist/default/debug\SCE_Project.X.debug.o
_LCDinit 1CF0 0 CODE 0 text23 dist/default/debug\SCE_Project.X.debug.o
_LCDsend 1AE8 0 CODE 0 text25 dist/default/debug\SCE_Project.X.debug.o
___wmul@multiplier 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_LATAbits 16 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_regIdx 50 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR5_SetInterruptHandler 135C 0 CODE 0 text10 dist/default/debug\SCE_Project.X.debug.o
___lwdiv@divisor 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
i1LCDsend2x4@mode 72 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__end_of_PWM_Output_D4_Disable 1314 0 CODE 0 text21 dist/default/debug\SCE_Project.X.debug.o
WriteI2C@data_out A1 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
_SSP1CLKPPS EC5 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_OSCCON1 88D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_OSCCON3 88F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_OSCTUNE 892 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR5_Initialize 1786 0 CODE 0 text9 dist/default/debug\SCE_Project.X.debug.o
_SSP1DATPPS EC6 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON0bits 93 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON1bits 94 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR5_WriteTimer 147C 0 CODE 0 text36 dist/default/debug\SCE_Project.X.debug.o
_ADCON2bits 95 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCON3bits 96 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_ADCC_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__Lspace_4 0 0 ABS 0 - -
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
__HcstackBANK1 0 0 ABS 0 cstackBANK1 -
_PWM_Output_D4_Disable 130E 0 CODE 0 text21 dist/default/debug\SCE_Project.X.debug.o
_TMR5_InterruptHandler AA 0 BANK1 1 nvBANK1 dist/default/debug\SCE_Project.X.debug.o
_PIR3bits 70F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PIR4bits 710 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Lend_init 80 0 CODE 0 end_init -
_monitoring_ISR 79A 0 CODE 0 text30 dist/default/debug\SCE_Project.X.debug.o
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
end_of_initialization D4 0 CODE 0 cinit dist/default/debug\SCE_Project.X.debug.o
_WriteI2C 1C3C 0 CODE 0 text26 dist/default/debug\SCE_Project.X.debug.o
_T5CONbits 21A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Hintentry 80 0 CODE 0 intentry -
LCDchar@c 78 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Lstrings 0 0 ABS 0 strings -
___lwdiv@dividend 72 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
?___lwdiv 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
?___lwmod 78 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Hreset_vec 4 0 CODE 0 reset_vec -
TMR1_SetInterruptHandler@InterruptHandler A0 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
__HbssBANK0 0 0 ABS 0 bssBANK0 -
__HbssBANK1 0 0 ABS 0 bssBANK1 -
__end_of_WriteI2C 1CF0 0 CODE 0 text26 dist/default/debug\SCE_Project.X.debug.o
_ReadI2C 1624 0 CODE 0 text32 dist/default/debug\SCE_Project.X.debug.o
_prevTemp 68 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
__ptext1 17C4 0 CODE 0 text1 dist/default/debug\SCE_Project.X.debug.o
__ptext2 13CC 0 CODE 0 text2 dist/default/debug\SCE_Project.X.debug.o
__ptext3 1968 0 CODE 0 text3 dist/default/debug\SCE_Project.X.debug.o
__ptext4 18F6 0 CODE 0 text4 dist/default/debug\SCE_Project.X.debug.o
__ptext5 1DDC 0 CODE 0 text5 dist/default/debug\SCE_Project.X.debug.o
__ptext6 1330 0 CODE 0 text6 dist/default/debug\SCE_Project.X.debug.o
__ptext7 1314 0 CODE 0 text7 dist/default/debug\SCE_Project.X.debug.o
__ptext8 1658 0 CODE 0 text8 dist/default/debug\SCE_Project.X.debug.o
__ptext9 1786 0 CODE 0 text9 dist/default/debug\SCE_Project.X.debug.o
_i2c1_driver_busCollisionISR B7 0 BANK1 1 bssBANK1 dist/default/debug\SCE_Project.X.debug.o
DATAEE_WriteByte@bAdd 76 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_sprintf 460 0 CODE 0 text44 dist/default/debug\SCE_Project.X.debug.o
__Lpowerup 0 0 CODE 0 powerup -
__end_of_menuLCD_ISR 460 0 CODE 0 text39 dist/default/debug\SCE_Project.X.debug.o
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
sprintf@ap 2C 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
sprintf@sp 34 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
TMR1_WriteTimer@timerVal 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_isdigit 149E 0 CODE 0 text45 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR1_Initialize 1748 0 CODE 0 text14 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR1_WriteTimer 145A 0 CODE 0 text60 dist/default/debug\SCE_Project.X.debug.o
i1PWM6_LoadDutyValue@dutyValue 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
i1_LCDsend2x4 E20 0 CODE 0 text56 dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR2_Start 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__Lreset_vec 0 0 CODE 0 reset_vec -
__Hstringtext1 0 0 ABS 0 stringtext1 -
__Hstringtext2 0 0 ABS 0 stringtext2 -
__Hstringtext3 0 0 ABS 0 stringtext3 -
__Hstringtext4 0 0 ABS 0 stringtext4 -
__Hstringtext5 0 0 ABS 0 stringtext5 -
__size_of_LCDsend2x4 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SLRCONA F3B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SLRCONB F46 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SLRCONC F51 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SLRCOND F5C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SLRCONE F67 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_monitoring_ISR A5E 0 CODE 0 text30 dist/default/debug\SCE_Project.X.debug.o
__end_of__initialization D4 0 CODE 0 cinit dist/default/debug\SCE_Project.X.debug.o
DATAEE_ReadByte@bAdd 76 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__Lfunctab 0 0 ENTRY 0 functab -
__size_of_TMR3_SetInterruptHandler 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADSTATbits 97 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR5_DefaultInterruptHandler 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_NVMCON1bits 81E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__pidataBANK0 141A 0 CODE 0 idataBANK0 dist/default/debug\SCE_Project.X.debug.o
__pidataBANK1 131A 0 CODE 0 idataBANK1 dist/default/debug\SCE_Project.X.debug.o
_TMR3_InterruptHandler AC 0 BANK1 1 nvBANK1 dist/default/debug\SCE_Project.X.debug.o
__Lclrtext 0 0 ABS 0 clrtext -
_SSP1CON1bits 190 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SSP1CON2bits 191 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_timer1ReloadVal B0 0 BANK1 1 nvBANK1 dist/default/debug\SCE_Project.X.debug.o
_TMR1_DefaultInterruptHandler 12F4 0 CODE 0 text62 dist/default/debug\SCE_Project.X.debug.o
i1_TMR2_Stop 1308 0 CODE 0 text41 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR5_DefaultInterruptHandler 8 0 CODE 0 text29 dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR5_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_dimingLed 56 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
__size_of_TMR5_WriteTimer 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_PWM_Output_D4_Enable 12F6 0 CODE 0 text52 dist/default/debug\SCE_Project.X.debug.o
__pcstackCOMMON 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
DATAEE_WriteByte@bData 78 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
LCDsend@c A3 0 BANK1 1 cstackBANK1 dist/default/debug\SCE_Project.X.debug.o
_T3CONbits 214 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SSP1ADD 18D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SSP1BUF 18C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_SSP1MSK 18E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_editingClockAlarm 54 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
menuLCD_ISR@F12809 B2 0 BANK1 1 bssBANK1 dist/default/debug\SCE_Project.X.debug.o
__Hend_init 84 0 CODE 0 end_init -
_timer3ReloadVal 6D 0 BANK0 1 nvBANK0 dist/default/debug\SCE_Project.X.debug.o
sprintf@c 33 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
sprintf@f 20 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__end_of_main 2000 0 CODE 0 maintext dist/default/debug\SCE_Project.X.debug.o
isdigit@c 71 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__size_ofi1_LCDsend2x4 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADACQ 9D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADACT 99 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCAP 9B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCLK 98 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADCNT 10C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADPCH 9E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADPRE 9C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADREF 9A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_ADRPT 10D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_dpowers 2032 0 STRCODE 0 stringtext1 dist/default/debug\SCE_Project.X.debug.o
?_sprintf 20 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__size_of_editLum 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_OSCEN 891 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_isdigit$2900 70 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
_T1CLK 211 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T1CON 20E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2CON 28E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2HLT 28F 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2RST 291 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T2TMR 28C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T3CLK 217 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T3CON 214 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T5CLK 21D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_T5CON 21A 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR1H 20D 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR1L 20C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR3H 213 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR3L 212 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR5H 219 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TMR5L 218 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TRISA 11 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TRISB 12 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TRISC 13 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TRISD 14 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_TRISE 15 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUC3 7A7B 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
_WPUC4 7A7C 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__end_of_tsttc C78 0 CODE 0 text31 dist/default/debug\SCE_Project.X.debug.o
menuLCD_ISR@diff 4A 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
_TMR1_Initialize 170A 0 CODE 0 text14 dist/default/debug\SCE_Project.X.debug.o
_TMR1_WriteTimer 1438 0 CODE 0 text60 dist/default/debug\SCE_Project.X.debug.o
_alarmsEnable 6A 0 BANK0 1 dataBANK0 dist/default/debug\SCE_Project.X.debug.o
_timer5ReloadVal 6B 0 BANK0 1 nvBANK0 dist/default/debug\SCE_Project.X.debug.o
_tsttc A5E 0 CODE 0 text31 dist/default/debug\SCE_Project.X.debug.o
_differenceBetweenTimePeriod 1826 0 CODE 0 text49 dist/default/debug\SCE_Project.X.debug.o
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
__pintentry 8 0 CODE 0 intentry dist/default/debug\SCE_Project.X.debug.o
sprintf@width 31 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
__HdataBANK0 0 0 ABS 0 dataBANK0 -
__HdataBANK1 0 0 ABS 0 dataBANK1 -
__end_of_OSCILLATOR_Initialize 13B4 0 CODE 0 text19 dist/default/debug\SCE_Project.X.debug.o
i1_PWM_Output_D4_Disable 1302 0 CODE 0 text42 dist/default/debug\SCE_Project.X.debug.o
__initialization 84 0 CODE 0 cinit dist/default/debug\SCE_Project.X.debug.o
_ADCC_GetSingleConversion 14C2 0 CODE 0 text35 dist/default/debug\SCE_Project.X.debug.o
__pbssBANK0 4D 0 BANK0 1 bssBANK0 dist/default/debug\SCE_Project.X.debug.o
__pbssBANK1 B2 0 BANK1 1 bssBANK1 dist/default/debug\SCE_Project.X.debug.o
__end_ofi1_PWM_Output_D4_Disable 1308 0 CODE 0 text42 dist/default/debug\SCE_Project.X.debug.o
_T2CONbits 28E 0 ABS 0 - dist/default/debug\SCE_Project.X.debug.o
menuLCD_ISR@str 3B 0 BANK0 1 cstackBANK0 dist/default/debug\SCE_Project.X.debug.o
___wmul@product 74 0 COMMON 1 cstackCOMMON dist/default/debug\SCE_Project.X.debug.o
__end_ofi1_LCDsend2x4 F86 0 CODE 0 text56 dist/default/debug\SCE_Project.X.debug.o
_TMR2_StopTimer 1330 0 CODE 0 text6 dist/default/debug\SCE_Project.X.debug.o
__end_of_PWM6_Initialize 13FE 0 CODE 0 text16 dist/default/debug\SCE_Project.X.debug.o
_TMR1_SetInterruptHandler 1338 0 CODE 0 text15 dist/default/debug\SCE_Project.X.debug.o
__end_of_PWM6_LoadDutyValue 1624 0 CODE 0 text22 dist/default/debug\SCE_Project.X.debug.o
_TMR1_InterruptHandler AE 0 BANK1 1 nvBANK1 dist/default/debug\SCE_Project.X.debug.o
_OSCILLATOR_Initialize 13A2 0 CODE 0 text19 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR2_Initialize 141A 0 CODE 0 text13 dist/default/debug\SCE_Project.X.debug.o
__end_of_TMR2_StartTimer 1328 0 CODE 0 text50 dist/default/debug\SCE_Project.X.debug.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
text1 0 BE2 17C4 31 2
text2 0 9E6 13CC C 2
text3 0 CB4 1968 39 2
text4 0 C7B 18F6 39 2
text5 0 EEE 1DDC 86 2
text6 0 998 1330 4 2
text7 0 98A 1314 3 2
text8 0 B2C 1658 1C 2
text9 0 BC3 1786 1F 2
text10 0 9A8 1350 6 2
text11 0 BA4 1748 1F 2
text12 0 9A2 1344 6 2
text13 0 9FF 13FE E 2
text14 0 B85 170A 1F 2
text15 0 99C 1338 6 2
text16 0 9F2 13E4 D 2
text17 0 9C9 1392 8 2
text19 0 9D1 13A2 9 2
text20 0 AE2 15C4 17 2
text21 0 987 130E 3 2
text22 0 AF9 15F2 19 2
text23 0 E78 1CF0 76 2
text25 0 D74 1AE8 53 2
text26 0 E1E 1C3C 5A 2
text28 0 ACB 1596 17 2
text29 0 3 6 1 2
text32 0 B12 1624 1A 2
text33 0 B48 1690 1E 2
text34 0 9DA 13B4 C 2
text35 0 A61 14C2 12 2
text36 0 A3E 147C 11 2
text37 0 AB4 1568 17 2
text40 0 994 1328 4 2
text41 0 984 1308 3 2
text42 0 981 1302 3 2
text43 0 A87 150E 16 2
text45 0 A4F 149E 12 2
text46 0 B66 16CC 1F 2
text47 0 C47 188E 34 2
text48 0 CED 19DA 3C 2
text49 0 C13 1826 34 2
text50 0 990 1320 4 2
text51 0 97E 12FC 3 2
text52 0 97B 12F6 3 2
text53 0 A73 14E6 14 2
text54 0 9C1 1382 8 2
text55 0 9BA 1374 7 2
text57 0 D29 1A52 4B 2
text58 0 A2D 145A 11 2
text59 0 A9D 153A 17 2
text60 0 A1C 1438 11 2
text61 0 DC7 1B8E 57 2
text62 0 97A 12F4 1 2
maintext 0 F74 1EE8 8C 2
cstackCOMMON 1 70 70 E 1
cstackBANK0 1 20 20 4F 1
cstackBANK1 1 A0 A0 1C 1
inittext 0 9B4 1368 6 2
stringtext2 0 1000 2000 25 2
intentry 0 4 8 7FC 2
reset_vec 0 0 0 3 2
idataBANK0 0 A0D 141A F 2
idataBANK1 0 98D 131A 3 2
clrtext 0 9AE 135C 6 2
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
